Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Sep 19 00:15:34 2023
| Host         : Gianluca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISCV_demonstrator_wrapper_timing_summary_routed.rpt -pb RISCV_demonstrator_wrapper_timing_summary_routed.pb -rpx RISCV_demonstrator_wrapper_timing_summary_routed.rpx
| Design       : RISCV_demonstrator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         135         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (7549)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7549)
---------------------------------
 There are 7549 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.665      -28.203                    144                21189        0.020        0.000                      0                21189        2.000        0.000                       0                  7553  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk_fpga_0                                 {0.000 10.000}       20.000          50.000          
sys_clk_pin                                {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_demonstrator_clk_wiz_0_1  {0.000 11.111}       22.222          45.000          
  clkfbout_RISCV_demonstrator_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_demonstrator_clk_wiz_0    {0.000 11.111}       22.222          45.000          
  clkfbout_RISCV_demonstrator_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0_1       -0.661      -27.611                    140                15725        0.147        0.000                      0                15725       10.131        0.000                       0                  7549  
  clkfbout_RISCV_demonstrator_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0         -0.665      -28.203                    144                15725        0.147        0.000                      0                15725       10.131        0.000                       0                  7549  
  clkfbout_RISCV_demonstrator_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1       -0.665      -28.203                    144                15725        0.020        0.000                      0                15725  
clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0         -0.665      -28.203                    144                15725        0.020        0.000                      0                15725  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0          8.138        0.000                      0                 5464        0.592        0.000                      0                 5464  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0          8.138        0.000                      0                 5464        0.465        0.000                      0                 5464  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1        8.138        0.000                      0                 5464        0.465        0.000                      0                 5464  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0_1        8.142        0.000                      0                 5464        0.592        0.000                      0                 5464  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :          140  Failing Endpoints,  Worst Slack       -0.661ns,  Total Violation      -27.611ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.480ns  (logic 7.253ns (32.265%)  route 15.227ns (67.735%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.719    21.460    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.584 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    21.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[26]
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.123    20.892    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.031    20.923    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         20.923    
                         arrival time                         -21.584    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.476ns  (logic 7.253ns (32.270%)  route 15.223ns (67.730%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.715    21.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.580 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    21.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[25]
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.123    20.892    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.029    20.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         20.921    
                         arrival time                         -21.580    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 7.253ns (32.408%)  route 15.127ns (67.592%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.487    20.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.124    20.418 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.943    21.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    21.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[3]_i_1/O
                         net (fo=1, routed)           0.000    21.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[3]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.123    20.892    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.031    20.923    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         20.923    
                         arrival time                         -21.484    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 7.253ns (32.408%)  route 15.127ns (67.592%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 20.550 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.620    21.361    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X53Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_1/O
                         net (fo=1, routed)           0.000    21.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[31]
    SLICE_X53Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.472    20.550    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/C
                         clock pessimism              0.467    21.016    
                         clock uncertainty           -0.123    20.893    
    SLICE_X53Y31         FDCE (Setup_fdce_C_D)        0.031    20.924    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         20.924    
                         arrival time                         -21.485    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 7.755ns (34.690%)  route 14.600ns (65.310%))
  Logic Levels:           28  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 20.545 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.357     6.576    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.694     7.393    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          1.089     8.606    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.730 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.454     9.184    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.308 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.446     9.754    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.878 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.596    10.474    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.598 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          0.739    11.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153/O
                         net (fo=1, routed)           0.000    11.461    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.993 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20_0[0]
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.107    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.335 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20/CO[2]
                         net (fo=39, routed)          1.595    13.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_7[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.313    14.243 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.991    15.234    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.665    16.023    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.147 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.403    16.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         0.942    17.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.124    17.739 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823/O
                         net (fo=1, routed)           0.000    17.739    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    17.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572/O
                         net (fo=1, routed)           0.000    17.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    18.081 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324/O
                         net (fo=1, routed)           0.819    18.900    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.316    19.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    19.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    19.463 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    19.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    19.561 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.854    20.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.319    20.735 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.601    21.336    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.460 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    21.460    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X47Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.468    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X47Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.453    20.998    
                         clock uncertainty           -0.123    20.874    
    SLICE_X47Y68         FDCE (Setup_fdce_C_D)        0.029    20.903    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.325ns  (logic 7.253ns (32.488%)  route 15.072ns (67.512%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.565    21.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.124    21.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[24]_i_1/O
                         net (fo=1, routed)           0.000    21.429    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[24]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.123    20.892    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.032    20.924    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         20.924    
                         arrival time                         -21.429    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.486ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.303ns  (logic 7.253ns (32.521%)  route 15.050ns (67.479%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.156    21.283    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.407 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[11]_i_1/O
                         net (fo=1, routed)           0.000    21.407    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[11]
    SLICE_X53Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.123    20.892    
    SLICE_X53Y30         FDCE (Setup_fdce_C_D)        0.029    20.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         20.921    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.276ns  (logic 7.253ns (32.559%)  route 15.023ns (67.441%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.130    21.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[6]_i_1/O
                         net (fo=1, routed)           0.000    21.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[6]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.123    20.892    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.029    20.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.921    
                         arrival time                         -21.381    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.456ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.274ns  (logic 7.253ns (32.562%)  route 15.021ns (67.438%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.128    21.255    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.379 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    21.379    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[0]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.123    20.892    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.031    20.923    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         20.923    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                 -0.456    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.239ns  (logic 7.755ns (34.872%)  route 14.484ns (65.128%))
  Logic Levels:           28  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 20.545 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.357     6.576    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.694     7.393    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          1.089     8.606    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.730 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.454     9.184    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.308 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.446     9.754    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.878 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.596    10.474    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.598 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          0.739    11.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153/O
                         net (fo=1, routed)           0.000    11.461    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.993 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20_0[0]
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.107    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.335 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20/CO[2]
                         net (fo=39, routed)          1.595    13.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_7[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.313    14.243 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.991    15.234    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.665    16.023    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.147 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.403    16.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         0.942    17.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.124    17.739 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823/O
                         net (fo=1, routed)           0.000    17.739    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    17.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572/O
                         net (fo=1, routed)           0.000    17.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    18.081 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324/O
                         net (fo=1, routed)           0.819    18.900    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.316    19.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    19.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    19.463 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    19.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    19.561 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.747    20.308    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I4_O)        0.319    20.627 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3/O
                         net (fo=1, routed)           0.592    21.219    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.343 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_1/O
                         net (fo=1, routed)           0.000    21.343    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[27]
    SLICE_X44Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.468    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X44Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/C
                         clock pessimism              0.453    20.998    
                         clock uncertainty           -0.123    20.874    
    SLICE_X44Y68         FDCE (Setup_fdce_C_D)        0.031    20.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.905    
                         arrival time                         -21.343    
  -------------------------------------------------------------------
                         slack                                 -0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.331    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X46Y107        LUT2 (Prop_lut2_I1_O)        0.045    -0.286 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.909    -0.806    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.121    -0.433    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.553    -0.655    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X37Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/Q
                         net (fo=6, routed)           0.099    -0.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.369 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q[1]_i_1_n_0
    SLICE_X36Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X36Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.120    -0.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.657    -0.550    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.104    -0.305    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X31Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.929    -0.786    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism              0.252    -0.534    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.076    -0.458    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.551%)  route 0.104ns (42.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.104    -0.303    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[29]
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism              0.252    -0.532    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.075    -0.457    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.210ns (44.916%)  route 0.258ns (55.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.641    -0.566    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.258    -0.145    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.046    -0.099 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0
    SLICE_X32Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.826    -0.889    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.131    -0.255    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.585    -0.623    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X63Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/Q
                         net (fo=1, routed)           0.116    -0.365    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[14]
    SLICE_X66Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.853    -0.862    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X66Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X66Y44         FDCE (Hold_fdce_C_D)         0.063    -0.525    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.328    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism              0.236    -0.548    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.060    -0.488    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.590    -0.618    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.398    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.856    -0.859    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.618    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.060    -0.558    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.590    -0.618    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.398    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.618    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.060    -0.558    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.588    -0.620    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/Q
                         net (fo=1, routed)           0.056    -0.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/C
                         clock pessimism              0.239    -0.620    
    SLICE_X82Y42         FDCE (Hold_fdce_C_D)         0.060    -0.560    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 11.111 }
Period(ns):         22.222
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X3Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X0Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X0Y5      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X1Y7      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X2Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X1Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X3Y10     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X4Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X2Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X3Y7      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       22.222      191.138    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y93     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y93     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y93     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y93     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :          144  Failing Endpoints,  Worst Slack       -0.665ns,  Total Violation      -28.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.480ns  (logic 7.253ns (32.265%)  route 15.227ns (67.735%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.719    21.460    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.584 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    21.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[26]
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.584    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.663ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.476ns  (logic 7.253ns (32.270%)  route 15.223ns (67.730%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.715    21.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.580 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    21.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[25]
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.580    
  -------------------------------------------------------------------
                         slack                                 -0.663    

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 7.253ns (32.408%)  route 15.127ns (67.592%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.487    20.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.124    20.418 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.943    21.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    21.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[3]_i_1/O
                         net (fo=1, routed)           0.000    21.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[3]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.484    
  -------------------------------------------------------------------
                         slack                                 -0.566    

Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 7.253ns (32.408%)  route 15.127ns (67.592%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 20.550 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.620    21.361    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X53Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_1/O
                         net (fo=1, routed)           0.000    21.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[31]
    SLICE_X53Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.472    20.550    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/C
                         clock pessimism              0.467    21.016    
                         clock uncertainty           -0.128    20.889    
    SLICE_X53Y31         FDCE (Setup_fdce_C_D)        0.031    20.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -21.485    
  -------------------------------------------------------------------
                         slack                                 -0.565    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 7.755ns (34.690%)  route 14.600ns (65.310%))
  Logic Levels:           28  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 20.545 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.357     6.576    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.694     7.393    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          1.089     8.606    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.730 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.454     9.184    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.308 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.446     9.754    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.878 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.596    10.474    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.598 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          0.739    11.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153/O
                         net (fo=1, routed)           0.000    11.461    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.993 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20_0[0]
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.107    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.335 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20/CO[2]
                         net (fo=39, routed)          1.595    13.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_7[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.313    14.243 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.991    15.234    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.665    16.023    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.147 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.403    16.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         0.942    17.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.124    17.739 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823/O
                         net (fo=1, routed)           0.000    17.739    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    17.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572/O
                         net (fo=1, routed)           0.000    17.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    18.081 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324/O
                         net (fo=1, routed)           0.819    18.900    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.316    19.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    19.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    19.463 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    19.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    19.561 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.854    20.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.319    20.735 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.601    21.336    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.460 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    21.460    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X47Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.468    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X47Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.453    20.998    
                         clock uncertainty           -0.128    20.870    
    SLICE_X47Y68         FDCE (Setup_fdce_C_D)        0.029    20.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.325ns  (logic 7.253ns (32.488%)  route 15.072ns (67.512%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.565    21.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.124    21.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[24]_i_1/O
                         net (fo=1, routed)           0.000    21.429    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[24]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.032    20.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -21.429    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.490ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.303ns  (logic 7.253ns (32.521%)  route 15.050ns (67.479%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.156    21.283    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.407 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[11]_i_1/O
                         net (fo=1, routed)           0.000    21.407    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[11]
    SLICE_X53Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y30         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                 -0.490    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.276ns  (logic 7.253ns (32.559%)  route 15.023ns (67.441%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.130    21.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[6]_i_1/O
                         net (fo=1, routed)           0.000    21.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[6]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.381    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.274ns  (logic 7.253ns (32.562%)  route 15.021ns (67.438%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.128    21.255    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.379 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    21.379    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[0]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.239ns  (logic 7.755ns (34.872%)  route 14.484ns (65.128%))
  Logic Levels:           28  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 20.545 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.357     6.576    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.694     7.393    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          1.089     8.606    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.730 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.454     9.184    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.308 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.446     9.754    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.878 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.596    10.474    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.598 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          0.739    11.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153/O
                         net (fo=1, routed)           0.000    11.461    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.993 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20_0[0]
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.107    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.335 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20/CO[2]
                         net (fo=39, routed)          1.595    13.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_7[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.313    14.243 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.991    15.234    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.665    16.023    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.147 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.403    16.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         0.942    17.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.124    17.739 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823/O
                         net (fo=1, routed)           0.000    17.739    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    17.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572/O
                         net (fo=1, routed)           0.000    17.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    18.081 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324/O
                         net (fo=1, routed)           0.819    18.900    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.316    19.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    19.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    19.463 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    19.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    19.561 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.747    20.308    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I4_O)        0.319    20.627 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3/O
                         net (fo=1, routed)           0.592    21.219    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.343 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_1/O
                         net (fo=1, routed)           0.000    21.343    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[27]
    SLICE_X44Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.468    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X44Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/C
                         clock pessimism              0.453    20.998    
                         clock uncertainty           -0.128    20.870    
    SLICE_X44Y68         FDCE (Setup_fdce_C_D)        0.031    20.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                         -21.343    
  -------------------------------------------------------------------
                         slack                                 -0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.331    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X46Y107        LUT2 (Prop_lut2_I1_O)        0.045    -0.286 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.909    -0.806    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.121    -0.433    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.553    -0.655    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X37Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/Q
                         net (fo=6, routed)           0.099    -0.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.369 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q[1]_i_1_n_0
    SLICE_X36Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X36Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.120    -0.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.657    -0.550    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.104    -0.305    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X31Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.929    -0.786    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism              0.252    -0.534    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.076    -0.458    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.551%)  route 0.104ns (42.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.104    -0.303    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[29]
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism              0.252    -0.532    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.075    -0.457    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.210ns (44.916%)  route 0.258ns (55.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.641    -0.566    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.258    -0.145    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.046    -0.099 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0
    SLICE_X32Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.826    -0.889    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism              0.503    -0.386    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.131    -0.255    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.585    -0.623    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X63Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/Q
                         net (fo=1, routed)           0.116    -0.365    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[14]
    SLICE_X66Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.853    -0.862    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X66Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X66Y44         FDCE (Hold_fdce_C_D)         0.063    -0.525    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.328    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism              0.236    -0.548    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.060    -0.488    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.590    -0.618    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.398    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.856    -0.859    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.618    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.060    -0.558    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.590    -0.618    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.398    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.618    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.060    -0.558    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.588    -0.620    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/Q
                         net (fo=1, routed)           0.056    -0.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/C
                         clock pessimism              0.239    -0.620    
    SLICE_X82Y42         FDCE (Hold_fdce_C_D)         0.060    -0.560    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 11.111 }
Period(ns):         22.222
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X3Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X0Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X0Y5      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X1Y7      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X2Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X1Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X3Y10     RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X4Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X2Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.222      19.278     RAMB36_X3Y7      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       22.222      191.138    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y93     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y93     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y93     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y93     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.111      10.131     SLICE_X30Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :          144  Failing Endpoints,  Worst Slack       -0.665ns,  Total Violation      -28.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.480ns  (logic 7.253ns (32.265%)  route 15.227ns (67.735%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.719    21.460    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.584 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    21.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[26]
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.584    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.663ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.476ns  (logic 7.253ns (32.270%)  route 15.223ns (67.730%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.715    21.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.580 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    21.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[25]
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.580    
  -------------------------------------------------------------------
                         slack                                 -0.663    

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 7.253ns (32.408%)  route 15.127ns (67.592%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.487    20.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.124    20.418 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.943    21.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    21.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[3]_i_1/O
                         net (fo=1, routed)           0.000    21.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[3]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.484    
  -------------------------------------------------------------------
                         slack                                 -0.566    

Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 7.253ns (32.408%)  route 15.127ns (67.592%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 20.550 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.620    21.361    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X53Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_1/O
                         net (fo=1, routed)           0.000    21.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[31]
    SLICE_X53Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.472    20.550    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/C
                         clock pessimism              0.467    21.016    
                         clock uncertainty           -0.128    20.889    
    SLICE_X53Y31         FDCE (Setup_fdce_C_D)        0.031    20.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -21.485    
  -------------------------------------------------------------------
                         slack                                 -0.565    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 7.755ns (34.690%)  route 14.600ns (65.310%))
  Logic Levels:           28  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 20.545 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.357     6.576    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.694     7.393    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          1.089     8.606    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.730 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.454     9.184    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.308 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.446     9.754    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.878 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.596    10.474    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.598 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          0.739    11.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153/O
                         net (fo=1, routed)           0.000    11.461    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.993 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20_0[0]
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.107    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.335 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20/CO[2]
                         net (fo=39, routed)          1.595    13.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_7[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.313    14.243 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.991    15.234    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.665    16.023    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.147 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.403    16.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         0.942    17.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.124    17.739 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823/O
                         net (fo=1, routed)           0.000    17.739    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    17.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572/O
                         net (fo=1, routed)           0.000    17.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    18.081 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324/O
                         net (fo=1, routed)           0.819    18.900    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.316    19.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    19.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    19.463 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    19.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    19.561 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.854    20.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.319    20.735 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.601    21.336    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.460 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    21.460    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X47Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.468    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X47Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.453    20.998    
                         clock uncertainty           -0.128    20.870    
    SLICE_X47Y68         FDCE (Setup_fdce_C_D)        0.029    20.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.325ns  (logic 7.253ns (32.488%)  route 15.072ns (67.512%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.565    21.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.124    21.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[24]_i_1/O
                         net (fo=1, routed)           0.000    21.429    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[24]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.032    20.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -21.429    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.490ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.303ns  (logic 7.253ns (32.521%)  route 15.050ns (67.479%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.156    21.283    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.407 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[11]_i_1/O
                         net (fo=1, routed)           0.000    21.407    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[11]
    SLICE_X53Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y30         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                 -0.490    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.276ns  (logic 7.253ns (32.559%)  route 15.023ns (67.441%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.130    21.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[6]_i_1/O
                         net (fo=1, routed)           0.000    21.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[6]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.381    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.274ns  (logic 7.253ns (32.562%)  route 15.021ns (67.438%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.128    21.255    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.379 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    21.379    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[0]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.239ns  (logic 7.755ns (34.872%)  route 14.484ns (65.128%))
  Logic Levels:           28  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 20.545 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.357     6.576    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.694     7.393    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          1.089     8.606    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.730 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.454     9.184    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.308 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.446     9.754    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.878 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.596    10.474    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.598 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          0.739    11.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153/O
                         net (fo=1, routed)           0.000    11.461    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.993 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20_0[0]
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.107    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.335 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20/CO[2]
                         net (fo=39, routed)          1.595    13.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_7[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.313    14.243 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.991    15.234    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.665    16.023    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.147 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.403    16.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         0.942    17.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.124    17.739 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823/O
                         net (fo=1, routed)           0.000    17.739    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    17.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572/O
                         net (fo=1, routed)           0.000    17.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    18.081 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324/O
                         net (fo=1, routed)           0.819    18.900    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.316    19.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    19.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    19.463 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    19.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    19.561 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.747    20.308    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I4_O)        0.319    20.627 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3/O
                         net (fo=1, routed)           0.592    21.219    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.343 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_1/O
                         net (fo=1, routed)           0.000    21.343    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[27]
    SLICE_X44Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.468    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X44Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/C
                         clock pessimism              0.453    20.998    
                         clock uncertainty           -0.128    20.870    
    SLICE_X44Y68         FDCE (Setup_fdce_C_D)        0.031    20.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                         -21.343    
  -------------------------------------------------------------------
                         slack                                 -0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.331    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X46Y107        LUT2 (Prop_lut2_I1_O)        0.045    -0.286 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.909    -0.806    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.128    -0.427    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.121    -0.306    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.553    -0.655    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X37Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/Q
                         net (fo=6, routed)           0.099    -0.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.369 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q[1]_i_1_n_0
    SLICE_X36Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X36Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.128    -0.514    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.120    -0.394    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.657    -0.550    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.104    -0.305    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X31Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.929    -0.786    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism              0.252    -0.534    
                         clock uncertainty            0.128    -0.407    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.076    -0.331    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.551%)  route 0.104ns (42.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.104    -0.303    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[29]
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism              0.252    -0.532    
                         clock uncertainty            0.128    -0.405    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.075    -0.330    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.210ns (44.916%)  route 0.258ns (55.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.641    -0.566    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.258    -0.145    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.046    -0.099 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0
    SLICE_X32Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.826    -0.889    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.128    -0.259    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.131    -0.128    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.585    -0.623    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X63Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/Q
                         net (fo=1, routed)           0.116    -0.365    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[14]
    SLICE_X66Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.853    -0.862    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X66Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.128    -0.460    
    SLICE_X66Y44         FDCE (Hold_fdce_C_D)         0.063    -0.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.328    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism              0.236    -0.548    
                         clock uncertainty            0.128    -0.421    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.060    -0.361    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.590    -0.618    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.398    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.856    -0.859    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.618    
                         clock uncertainty            0.128    -0.490    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.060    -0.430    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.590    -0.618    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.398    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.618    
                         clock uncertainty            0.128    -0.490    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.060    -0.430    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.588    -0.620    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/Q
                         net (fo=1, routed)           0.056    -0.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.128    -0.492    
    SLICE_X82Y42         FDCE (Hold_fdce_C_D)         0.060    -0.432    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :          144  Failing Endpoints,  Worst Slack       -0.665ns,  Total Violation      -28.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.480ns  (logic 7.253ns (32.265%)  route 15.227ns (67.735%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.719    21.460    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.584 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    21.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[26]
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.584    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.663ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.476ns  (logic 7.253ns (32.270%)  route 15.223ns (67.730%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.715    21.456    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.580 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    21.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[25]
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X52Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.580    
  -------------------------------------------------------------------
                         slack                                 -0.663    

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 7.253ns (32.408%)  route 15.127ns (67.592%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.487    20.294    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/_inferred__0/i__carry
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.124    20.418 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[23]_i_3/O
                         net (fo=24, routed)          0.943    21.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[15]
    SLICE_X53Y29         LUT6 (Prop_lut6_I4_O)        0.124    21.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[3]_i_1/O
                         net (fo=1, routed)           0.000    21.484    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[3]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.484    
  -------------------------------------------------------------------
                         slack                                 -0.566    

Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 7.253ns (32.408%)  route 15.127ns (67.592%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 20.550 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.620    21.361    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X53Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.485 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_1/O
                         net (fo=1, routed)           0.000    21.485    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[31]
    SLICE_X53Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.472    20.550    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y31         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]/C
                         clock pessimism              0.467    21.016    
                         clock uncertainty           -0.128    20.889    
    SLICE_X53Y31         FDCE (Setup_fdce_C_D)        0.031    20.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -21.485    
  -------------------------------------------------------------------
                         slack                                 -0.565    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 7.755ns (34.690%)  route 14.600ns (65.310%))
  Logic Levels:           28  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 20.545 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.357     6.576    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.694     7.393    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          1.089     8.606    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.730 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.454     9.184    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.308 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.446     9.754    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.878 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.596    10.474    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.598 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          0.739    11.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153/O
                         net (fo=1, routed)           0.000    11.461    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.993 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20_0[0]
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.107    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.335 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20/CO[2]
                         net (fo=39, routed)          1.595    13.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_7[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.313    14.243 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.991    15.234    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.665    16.023    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.147 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.403    16.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         0.942    17.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.124    17.739 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823/O
                         net (fo=1, routed)           0.000    17.739    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    17.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572/O
                         net (fo=1, routed)           0.000    17.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    18.081 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324/O
                         net (fo=1, routed)           0.819    18.900    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.316    19.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    19.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    19.463 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    19.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    19.561 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.854    20.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.319    20.735 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3/O
                         net (fo=1, routed)           0.601    21.336    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_3_n_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.460 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[5]_i_1/O
                         net (fo=1, routed)           0.000    21.460    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[4]
    SLICE_X47Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.468    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X47Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]/C
                         clock pessimism              0.453    20.998    
                         clock uncertainty           -0.128    20.870    
    SLICE_X47Y68         FDCE (Setup_fdce_C_D)        0.029    20.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.509ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.325ns  (logic 7.253ns (32.488%)  route 15.072ns (67.512%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.693    19.639    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[1]
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.303    19.942 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.674    20.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.740 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.565    21.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.124    21.429 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[24]_i_1/O
                         net (fo=1, routed)           0.000    21.429    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[24]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.032    20.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         20.920    
                         arrival time                         -21.429    
  -------------------------------------------------------------------
                         slack                                 -0.509    

Slack (VIOLATED) :        -0.490ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.303ns  (logic 7.253ns (32.521%)  route 15.050ns (67.479%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.156    21.283    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.407 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[11]_i_1/O
                         net (fo=1, routed)           0.000    21.407    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[11]
    SLICE_X53Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y30         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                 -0.490    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.276ns  (logic 7.253ns (32.559%)  route 15.023ns (67.441%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.130    21.257    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[6]_i_1/O
                         net (fo=1, routed)           0.000    21.381    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[6]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.029    20.917    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.917    
                         arrival time                         -21.381    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.274ns  (logic 7.253ns (32.562%)  route 15.021ns (67.438%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 20.549 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.503     6.722    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X40Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.846 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.303     7.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.295     7.568    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.692 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.738     8.430    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          0.919     9.473    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.597 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51/O
                         net (fo=4, routed)           0.935    10.532    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_51_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23/O
                         net (fo=1, routed)           0.000    10.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_23_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.873 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10/O
                         net (fo=2, routed)           0.833    11.706    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_10_n_0
    SLICE_X46Y28         LUT5 (Prop_lut5_I0_O)        0.299    12.005 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          1.015    13.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.144 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38/O
                         net (fo=3, routed)           0.718    13.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_38_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31/O
                         net (fo=1, routed)           0.000    13.985    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_31_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    14.202 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12/O
                         net (fo=2, routed)           0.620    14.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.299    15.121 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13/O
                         net (fo=8, routed)           0.756    15.877    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_13_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.001 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         0.655    16.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_1
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.780 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2/O
                         net (fo=6, routed)           0.924    17.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_xh_q_i_2_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.829 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_writeback_q_i_2/O
                         net (fo=37, routed)          0.569    18.398    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_invalidate_q_reg_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.522 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.946 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[1]
                         net (fo=14, routed)          0.558    19.504    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/O[1]
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.807 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_wr_q[3]_i_8/O
                         net (fo=4, routed)           0.196    20.003    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_wr_q_reg[2]_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.127 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6/O
                         net (fo=32, routed)          1.128    21.255    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[31]_i_6_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.379 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    21.379    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[0]
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.471    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X53Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]/C
                         clock pessimism              0.467    21.015    
                         clock uncertainty           -0.128    20.888    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)        0.031    20.919    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.239ns  (logic 7.755ns (34.872%)  route 14.484ns (65.128%))
  Logic Levels:           28  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 20.545 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.796    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.558 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_1_0/DOADO[2]
                         net (fo=3, routed)           2.273     3.831    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[10]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.955 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47/O
                         net (fo=1, routed)           0.770     4.725    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_47_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     4.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25/O
                         net (fo=1, routed)           0.000     4.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.250 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.250    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_9_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.592 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.314     5.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X44Y23         LUT4 (Prop_lut4_I2_O)        0.313     6.218 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.357     6.576    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X45Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.700 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.694     7.393    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/writeback_mem_exception_w[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_i_1__0/O
                         net (fo=92, routed)          1.089     8.606    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_w
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.730 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.454     9.184    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.308 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.446     9.754    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.878 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_137/O
                         net (fo=1, routed)           0.596    10.474    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/fetch_pc_f_w[1]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.598 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          0.739    11.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_pc_q_reg[0]_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153/O
                         net (fo=1, routed)           0.000    11.461    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q[1]_i_153_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.993 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.993    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20_0[0]
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.107 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.107    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_47_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.335 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20/CO[2]
                         net (fo=39, routed)          1.595    13.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_7[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.313    14.243 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_41/O
                         net (fo=48, routed)          0.991    15.234    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_20
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879/O
                         net (fo=1, routed)           0.665    16.023    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_879_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.147 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.403    16.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    16.673 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         0.942    17.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.124    17.739 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823/O
                         net (fo=1, routed)           0.000    17.739    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_823_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    17.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572/O
                         net (fo=1, routed)           0.000    17.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_572_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    18.081 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324/O
                         net (fo=1, routed)           0.819    18.900    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_324_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.316    19.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131/O
                         net (fo=1, routed)           0.000    19.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_131_n_0
    SLICE_X46Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    19.463 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52/O
                         net (fo=1, routed)           0.000    19.463    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_52_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    19.561 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.747    20.308    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I4_O)        0.319    20.627 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3/O
                         net (fo=1, routed)           0.592    21.219    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_3_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I2_O)        0.124    21.343 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[28]_i_1/O
                         net (fo=1, routed)           0.000    21.343    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[27]
    SLICE_X44Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.468    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X44Y68         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]/C
                         clock pessimism              0.453    20.998    
                         clock uncertainty           -0.128    20.870    
    SLICE_X44Y68         FDCE (Setup_fdce_C_D)        0.031    20.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[28]
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                         -21.343    
  -------------------------------------------------------------------
                         slack                                 -0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.331    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X46Y107        LUT2 (Prop_lut2_I1_O)        0.045    -0.286 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.909    -0.806    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.128    -0.427    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.121    -0.306    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.553    -0.655    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X37Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]/Q
                         net (fo=6, routed)           0.099    -0.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.369 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q[1]_i_1_n_0
    SLICE_X36Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/clk
    SLICE_X36Y20         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.128    -0.514    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.120    -0.394    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/pending_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.657    -0.550    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.104    -0.305    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X31Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.929    -0.786    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y107        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism              0.252    -0.534    
                         clock uncertainty            0.128    -0.407    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.076    -0.331    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.551%)  route 0.104ns (42.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.104    -0.303    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[29]
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism              0.252    -0.532    
                         clock uncertainty            0.128    -0.405    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.075    -0.330    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.210ns (44.916%)  route 0.258ns (55.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.641    -0.566    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.258    -0.145    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.046    -0.099 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0
    SLICE_X32Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.826    -0.889    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism              0.503    -0.386    
                         clock uncertainty            0.128    -0.259    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.131    -0.128    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.585    -0.623    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X63Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q_reg[14]/Q
                         net (fo=1, routed)           0.116    -0.365    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_e2_q[14]
    SLICE_X66Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.853    -0.862    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X66Y44         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]/C
                         clock pessimism              0.275    -0.588    
                         clock uncertainty            0.128    -0.460    
    SLICE_X66Y44         FDCE (Hold_fdce_C_D)         0.063    -0.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/pc_wb_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.328    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism              0.236    -0.548    
                         clock uncertainty            0.128    -0.421    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.060    -0.361    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.590    -0.618    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.398    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_0
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.856    -0.859    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.618    
                         clock uncertainty            0.128    -0.490    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.060    -0.430    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.590    -0.618    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.398    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_2
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.618    
                         clock uncertainty            0.128    -0.490    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.060    -0.430    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.588    -0.620    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q_reg/Q
                         net (fo=1, routed)           0.056    -0.400    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_e2_q
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X82Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.128    -0.492    
    SLICE_X82Y42         FDCE (Hold_fdce_C_D)         0.060    -0.432    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/csr_wr_wb_q_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 0.642ns (4.842%)  route 12.616ns (95.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 20.611 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       12.076    12.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X59Y61         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.534    20.611    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X59Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/C
                         clock pessimism              0.467    21.078    
                         clock uncertainty           -0.128    20.950    
    SLICE_X59Y61         FDCE (Recov_fdce_C_CLR)     -0.405    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]
  -------------------------------------------------------------------
                         required time                         20.545    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 0.642ns (4.842%)  route 12.616ns (95.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 20.611 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       12.076    12.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X58Y61         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.534    20.611    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X58Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/C
                         clock pessimism              0.467    21.078    
                         clock uncertainty           -0.128    20.950    
    SLICE_X58Y61         FDCE (Recov_fdce_C_CLR)     -0.319    20.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]
  -------------------------------------------------------------------
                         required time                         20.631    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.583%)  route 0.474ns (69.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.245     0.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X39Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X39Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.583%)  route 0.474ns (69.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.245     0.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X39Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X39Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.783%)  route 0.543ns (72.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.314     0.182    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X41Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X41Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.469%)  route 0.581ns (73.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.351     0.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.469%)  route 0.581ns (73.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.351     0.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.362%)  route 0.584ns (73.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.354     0.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.362%)  route 0.584ns (73.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.354     0.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.209ns (31.774%)  route 0.449ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.219     0.088    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X45Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.911    -0.804    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X45Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.209ns (31.774%)  route 0.449ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.219     0.088    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X45Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.911    -0.804    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X45Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.396%)  route 0.614ns (74.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.384     0.253    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X41Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X41Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 0.642ns (4.842%)  route 12.616ns (95.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 20.611 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       12.076    12.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X59Y61         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.534    20.611    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X59Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/C
                         clock pessimism              0.467    21.078    
                         clock uncertainty           -0.128    20.950    
    SLICE_X59Y61         FDCE (Recov_fdce_C_CLR)     -0.405    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]
  -------------------------------------------------------------------
                         required time                         20.545    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 0.642ns (4.842%)  route 12.616ns (95.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 20.611 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       12.076    12.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X58Y61         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.534    20.611    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X58Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/C
                         clock pessimism              0.467    21.078    
                         clock uncertainty           -0.128    20.950    
    SLICE_X58Y61         FDCE (Recov_fdce_C_CLR)     -0.319    20.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]
  -------------------------------------------------------------------
                         required time                         20.631    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.583%)  route 0.474ns (69.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.245     0.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X39Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X39Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.583%)  route 0.474ns (69.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.245     0.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X39Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X39Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.783%)  route 0.543ns (72.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.314     0.182    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X41Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X41Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.469%)  route 0.581ns (73.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.351     0.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.469%)  route 0.581ns (73.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.351     0.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.362%)  route 0.584ns (73.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.354     0.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.362%)  route 0.584ns (73.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.354     0.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.209ns (31.774%)  route 0.449ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.219     0.088    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X45Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.911    -0.804    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X45Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.128    -0.425    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.209ns (31.774%)  route 0.449ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.219     0.088    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X45Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.911    -0.804    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X45Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.128    -0.425    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.396%)  route 0.614ns (74.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.384     0.253    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X41Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X41Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.604    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 0.642ns (4.842%)  route 12.616ns (95.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 20.611 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       12.076    12.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X59Y61         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.534    20.611    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X59Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/C
                         clock pessimism              0.467    21.078    
                         clock uncertainty           -0.128    20.950    
    SLICE_X59Y61         FDCE (Recov_fdce_C_CLR)     -0.405    20.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]
  -------------------------------------------------------------------
                         required time                         20.545    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 0.642ns (4.842%)  route 12.616ns (95.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 20.611 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       12.076    12.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X58Y61         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.534    20.611    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X58Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/C
                         clock pessimism              0.467    21.078    
                         clock uncertainty           -0.128    20.950    
    SLICE_X58Y61         FDCE (Recov_fdce_C_CLR)     -0.319    20.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]
  -------------------------------------------------------------------
                         required time                         20.631    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.128    20.954    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.583%)  route 0.474ns (69.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.245     0.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X39Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X39Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.583%)  route 0.474ns (69.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.245     0.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X39Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X39Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.783%)  route 0.543ns (72.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.314     0.182    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X41Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X41Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.469%)  route 0.581ns (73.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.351     0.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.469%)  route 0.581ns (73.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.351     0.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.362%)  route 0.584ns (73.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.354     0.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.362%)  route 0.584ns (73.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.354     0.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.327    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.209ns (31.774%)  route 0.449ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.219     0.088    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X45Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.911    -0.804    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X45Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.128    -0.425    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.209ns (31.774%)  route 0.449ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.219     0.088    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X45Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.911    -0.804    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X45Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.128    -0.425    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.396%)  route 0.614ns (74.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.384     0.253    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X41Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X41Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/C
                         clock pessimism              0.503    -0.387    
                         clock uncertainty            0.128    -0.260    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.352    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.604    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 0.642ns (4.842%)  route 12.616ns (95.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 20.611 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       12.076    12.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X59Y61         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.534    20.611    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X59Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]/C
                         clock pessimism              0.467    21.078    
                         clock uncertainty           -0.123    20.954    
    SLICE_X59Y61         FDCE (Recov_fdce_C_CLR)     -0.405    20.549    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[26][14]
  -------------------------------------------------------------------
                         required time                         20.549    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  8.142    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 0.642ns (4.842%)  route 12.616ns (95.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 20.611 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       12.076    12.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X58Y61         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.534    20.611    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X58Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]/C
                         clock pessimism              0.467    21.078    
                         clock uncertainty           -0.123    20.954    
    SLICE_X58Y61         FDCE (Recov_fdce_C_CLR)     -0.319    20.635    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[27][12]
  -------------------------------------------------------------------
                         required time                         20.635    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.123    20.958    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][16]
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.123    20.958    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][19]
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.123    20.958    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][20]
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.123    20.958    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][21]
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.123    20.958    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][28]
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.123    20.958    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][3]
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.123    20.958    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][8]
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/CLR
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@22.222ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 0.642ns (4.879%)  route 12.515ns (95.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.842    -0.850    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.540     0.208    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.332 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)       11.976    12.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X60Y60         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  sysclk (IN)
                         net (fo=0)                   0.000    22.222    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.538    20.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X60Y60         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]/C
                         clock pessimism              0.467    21.082    
                         clock uncertainty           -0.123    20.958    
    SLICE_X60Y60         FDCE (Recov_fdce_C_CLR)     -0.405    20.553    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_target_q_reg[30][9]
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  8.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.583%)  route 0.474ns (69.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.245     0.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X39Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X39Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.583%)  route 0.474ns (69.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.245     0.113    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X39Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X39Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.783%)  route 0.543ns (72.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.314     0.182    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X41Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X41Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.469%)  route 0.581ns (73.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.351     0.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.469%)  route 0.581ns (73.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.351     0.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.362%)  route 0.584ns (73.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.354     0.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.362%)  route 0.584ns (73.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.354     0.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X36Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X36Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.454    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.209ns (31.774%)  route 0.449ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.219     0.088    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X45Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.911    -0.804    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X45Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.209ns (31.774%)  route 0.449ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.219     0.088    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X45Y102        FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.911    -0.804    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X45Y102        FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.644    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.209ns (25.396%)  route 0.614ns (74.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.230    -0.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.131 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6489, routed)        0.384     0.253    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X41Y99         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X41Y99         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.732    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.417ns  (logic 1.592ns (21.458%)  route 5.826ns (78.542%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.232     6.700    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.124     6.824 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.593     7.417    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.572    -1.573    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.303ns  (logic 1.618ns (22.149%)  route 5.685ns (77.851%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.232     6.700    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.150     6.850 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.453     7.303    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X21Y15         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.573    -1.572    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y15         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.249ns  (logic 1.633ns (22.525%)  route 5.616ns (77.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           5.171     6.650    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.153     6.803 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.445     7.249    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X21Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.572    -1.573    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 1.604ns (23.120%)  route 5.333ns (76.880%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           5.171     6.650    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.774 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.162     6.936    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.571    -1.574    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 1.530ns (28.342%)  route 3.869ns (71.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.869     5.399    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.651    -1.494    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.530ns (29.204%)  route 3.709ns (70.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.709     5.240    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.652    -1.493    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.297ns (15.048%)  route 1.679ns (84.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.679     1.977    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.910    -0.805    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.025ns  (logic 0.297ns (14.690%)  route 1.728ns (85.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.728     2.025    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.909    -0.806    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.281ns (11.187%)  route 2.227ns (88.813%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.173     2.409    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.454 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.054     2.508    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.856    -0.859    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.625ns  (logic 0.285ns (10.840%)  route 2.340ns (89.160%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.173     2.409    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.049     2.458 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.167     2.625    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X21Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.672ns  (logic 0.280ns (10.461%)  route 2.392ns (89.539%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.221     2.457    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.044     2.501 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.171     2.672    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X21Y15         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.858    -0.857    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y15         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.723ns  (logic 0.281ns (10.302%)  route 2.443ns (89.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.221     2.457    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.502 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.221     2.723    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.417ns  (logic 1.592ns (21.458%)  route 5.826ns (78.542%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.232     6.700    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.124     6.824 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.593     7.417    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.572    -1.573    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.303ns  (logic 1.618ns (22.149%)  route 5.685ns (77.851%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.232     6.700    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.150     6.850 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.453     7.303    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X21Y15         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.573    -1.572    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y15         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.249ns  (logic 1.633ns (22.525%)  route 5.616ns (77.475%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           5.171     6.650    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.153     6.803 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.445     7.249    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X21Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.572    -1.573    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 1.604ns (23.120%)  route 5.333ns (76.880%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           5.171     6.650    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.774 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.162     6.936    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.571    -1.574    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.399ns  (logic 1.530ns (28.342%)  route 3.869ns (71.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.869     5.399    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.651    -1.494    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.530ns (29.204%)  route 3.709ns (70.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.709     5.240    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.652    -1.493    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.297ns (15.048%)  route 1.679ns (84.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.679     1.977    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.910    -0.805    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.025ns  (logic 0.297ns (14.690%)  route 1.728ns (85.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.728     2.025    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.909    -0.806    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.281ns (11.187%)  route 2.227ns (88.813%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.173     2.409    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.454 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.054     2.508    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.856    -0.859    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.625ns  (logic 0.285ns (10.840%)  route 2.340ns (89.160%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.173     2.409    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I0_O)        0.049     2.458 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.167     2.625    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X21Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.672ns  (logic 0.280ns (10.461%)  route 2.392ns (89.539%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.221     2.457    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.044     2.501 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.171     2.672    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X21Y15         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.858    -0.857    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y15         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.723ns  (logic 0.281ns (10.302%)  route 2.443ns (89.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.221     2.457    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X22Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.502 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.221     2.723    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.857    -0.858    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y16         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.347ns  (logic 4.018ns (32.544%)  route 8.329ns (67.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.738    -0.954    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           8.329     7.893    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.393 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.393    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.249ns  (logic 4.008ns (35.630%)  route 7.241ns (64.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.738    -0.954    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.241     6.805    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    10.295 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.295    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.875ns  (logic 4.101ns (37.708%)  route 6.774ns (62.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.738    -0.954    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.774     6.338    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.921 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.921    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.099ns (39.784%)  route 6.204ns (60.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.738    -0.954    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.204     5.768    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.349 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.349    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 4.150ns (54.585%)  route 3.453ns (45.415%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.744    -0.948    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y14         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.784     1.292    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.124     1.416 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.669     3.085    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.570     6.655 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.655    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 4.044ns (57.957%)  route 2.934ns (42.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.744    -0.948    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y14         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.934     2.441    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     6.030 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.030    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.429ns (59.582%)  route 0.970ns (40.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.587    -0.621    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y14         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.970     0.490    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.778 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.778    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.457ns (56.732%)  route 1.111ns (43.268%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.587    -0.621    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y14         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.791     0.311    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.320     0.676    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.271     1.947 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.947    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.897ns  (logic 1.445ns (37.086%)  route 2.452ns (62.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.584    -0.624    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.452     1.992    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.274 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.274    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.261ns  (logic 1.355ns (31.806%)  route 2.906ns (68.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.584    -0.624    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.906     2.446    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.638 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.638    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.280ns  (logic 1.447ns (33.809%)  route 2.833ns (66.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.584    -0.624    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.833     2.374    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.657 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.657    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.949ns  (logic 1.365ns (27.589%)  route 3.584ns (72.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.584    -0.624    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.584     3.124    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.326 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.326    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.347ns  (logic 4.018ns (32.544%)  route 8.329ns (67.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.738    -0.954    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           8.329     7.893    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.393 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.393    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.249ns  (logic 4.008ns (35.630%)  route 7.241ns (64.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.738    -0.954    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.241     6.805    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    10.295 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.295    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.875ns  (logic 4.101ns (37.708%)  route 6.774ns (62.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.738    -0.954    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.774     6.338    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.921 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.921    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.099ns (39.784%)  route 6.204ns (60.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.738    -0.954    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.204     5.768    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.349 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.349    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 4.150ns (54.585%)  route 3.453ns (45.415%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.744    -0.948    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y14         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.784     1.292    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.124     1.416 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.669     3.085    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.570     6.655 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.655    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 4.044ns (57.957%)  route 2.934ns (42.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.744    -0.948    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y14         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.934     2.441    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     6.030 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.030    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.429ns (59.582%)  route 0.970ns (40.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.587    -0.621    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y14         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.970     0.490    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.778 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.778    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.457ns (56.732%)  route 1.111ns (43.268%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.587    -0.621    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y14         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.791     0.311    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.320     0.676    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.271     1.947 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.947    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.897ns  (logic 1.445ns (37.086%)  route 2.452ns (62.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.584    -0.624    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.452     1.992    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.274 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.274    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.261ns  (logic 1.355ns (31.806%)  route 2.906ns (68.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.584    -0.624    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.906     2.446    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.638 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.638    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.280ns  (logic 1.447ns (33.809%)  route 2.833ns (66.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.584    -0.624    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.833     2.374    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.657 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.657    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.949ns  (logic 1.365ns (27.589%)  route 3.584ns (72.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.584    -0.624    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y18         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.584     3.124    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.326 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.326    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.527ns  (logic 6.856ns (71.967%)  route 2.671ns (28.033%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.193 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.527 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.527    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.506ns  (logic 6.835ns (71.905%)  route 2.671ns (28.095%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.193 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.506 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.506    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.432ns  (logic 6.761ns (71.685%)  route 2.671ns (28.315%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.193 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.432 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.432    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.416ns  (logic 6.745ns (71.637%)  route 2.671ns (28.363%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.193 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.416 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.413ns  (logic 6.742ns (71.627%)  route 2.671ns (28.373%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.413 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.392ns  (logic 6.721ns (71.564%)  route 2.671ns (28.436%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.392 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 6.647ns (71.338%)  route 2.671ns (28.662%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.318 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.302ns  (logic 6.631ns (71.289%)  route 2.671ns (28.711%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.302 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.302    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.299ns  (logic 6.628ns (71.280%)  route 2.671ns (28.720%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.299 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.299    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.484    -1.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.278ns  (logic 6.607ns (71.215%)  route 2.671ns (28.785%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.278 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.278    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.484    -1.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.636ns (68.559%)  route 0.292ns (31.441%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.290     0.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.858 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.928 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.928    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.672ns (69.734%)  route 0.292ns (30.266%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.290     0.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.858 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.964 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.964    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.629ns (64.505%)  route 0.346ns (35.495%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.344     0.867    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.912 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.912    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.975 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.975    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X35Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.817    -0.898    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.636ns (64.615%)  route 0.348ns (35.385%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.346     0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.914 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.914    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.819    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.636ns (64.615%)  route 0.348ns (35.385%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.346     0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X35Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.914 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.914    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.820    -0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.712ns (70.940%)  route 0.292ns (29.060%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.290     0.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.858 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.004 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.004    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_5
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.672ns (65.863%)  route 0.348ns (34.137%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.346     0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.914 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.914    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.020 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.819    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.672ns (65.863%)  route 0.348ns (34.137%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.346     0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X35Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.914 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.914    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.020 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.820    -0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.732ns (71.508%)  route 0.292ns (28.492%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.290     0.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.858 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.024 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.024    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.632ns (61.316%)  route 0.399ns (38.684%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[9]
                         net (fo=3, routed)           0.397     0.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[9]
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_7/O
                         net (fo=1, routed)           0.000     0.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_7_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.031 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.031    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.819    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.527ns  (logic 6.856ns (71.967%)  route 2.671ns (28.033%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.193 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.527 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.527    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.506ns  (logic 6.835ns (71.905%)  route 2.671ns (28.095%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.193 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.506 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.506    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.432ns  (logic 6.761ns (71.685%)  route 2.671ns (28.315%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.193 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.432 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.432    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.416ns  (logic 6.745ns (71.637%)  route 2.671ns (28.363%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.193 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.416 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.416    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.413ns  (logic 6.742ns (71.627%)  route 2.671ns (28.373%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.413 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.413    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.392ns  (logic 6.721ns (71.564%)  route 2.671ns (28.436%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.392 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 6.647ns (71.338%)  route 2.671ns (28.662%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.318 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.318    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.302ns  (logic 6.631ns (71.289%)  route 2.671ns (28.711%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.302 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.302    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.485    -1.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.299ns  (logic 6.628ns (71.280%)  route 2.671ns (28.720%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.299 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.299    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.484    -1.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.278ns  (logic 6.607ns (71.215%)  route 2.671ns (28.785%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.535     5.176    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.300 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     5.300    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.833 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.833    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.950 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.950    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.067 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.067    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.184 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.184    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.301 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.301    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.418 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.418    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.535 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.535    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.652 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.652    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.975 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           1.133     8.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.415 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.278 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.278    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        1.484    -1.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.636ns (68.559%)  route 0.292ns (31.441%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.290     0.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.858 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.928 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.928    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.672ns (69.734%)  route 0.292ns (30.266%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.290     0.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.858 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.964 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.964    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.629ns (64.505%)  route 0.346ns (35.495%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.344     0.867    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.912 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.912    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.975 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.975    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X35Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.817    -0.898    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.636ns (64.615%)  route 0.348ns (35.385%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.346     0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.914 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.914    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.819    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.636ns (64.615%)  route 0.348ns (35.385%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.346     0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X35Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.914 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.914    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.820    -0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.712ns (70.940%)  route 0.292ns (29.060%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.290     0.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.858 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.004 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.004    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_5
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.672ns (65.863%)  route 0.348ns (34.137%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.346     0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.914 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.914    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.020 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.819    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.672ns (65.863%)  route 0.348ns (34.137%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.346     0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X35Y30         LUT4 (Prop_lut4_I1_O)        0.045     0.914 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.914    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.020 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.020    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.820    -0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y30         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.732ns (71.508%)  route 0.292ns (28.492%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[3]
                         net (fo=3, routed)           0.290     0.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[3]
    SLICE_X35Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.858 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9/O
                         net (fo=1, routed)           0.000     0.858    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_9_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.024 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.024    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.818    -0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.632ns (61.316%)  route 0.399ns (38.684%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[9]
                         net (fo=3, routed)           0.397     0.920    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[9]
    SLICE_X35Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.965 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_7/O
                         net (fo=1, routed)           0.000     0.965    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_7_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.031 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.031    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7549, routed)        0.819    -0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X35Y29         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C





