// Seed: 3798215551
module module_0 (
    output supply1 id_0,
    output tri id_1
);
  tri0 id_3;
  final $display();
  wire id_4;
  tri0 id_5;
  always @(posedge 1) force id_0 = id_5 ^ id_5;
  id_6(
      1, id_3
  );
  wire id_7;
  wire id_8;
  supply1 id_9;
  wire id_10;
  wire id_11, id_12;
  wire id_13;
  assign id_9 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1
);
  always
    forever begin : LABEL_0
      id_0 = id_1;
    end
  module_0 modCall_1 (
      id_0,
      id_0
  );
  genvar id_3;
  assign id_0 = id_3;
  initial @(negedge 1 or posedge id_3 - id_3);
  wire id_4;
endmodule
