# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do msim_setup.tcl 
# nios_sys_tb
# ./../
# C:/altera/13.0sp1/quartus/
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
#  ld 
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_irq_mapper
# 
# Top level modules:
# 	nios_sys_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_rsp_xbar_mux
# 
# Top level modules:
# 	nios_sys_rsp_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_rsp_xbar_demux
# 
# Top level modules:
# 	nios_sys_rsp_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_cmd_xbar_mux
# 
# Top level modules:
# 	nios_sys_cmd_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_cmd_xbar_demux_001
# 
# Top level modules:
# 	nios_sys_cmd_xbar_demux_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_cmd_xbar_demux
# 
# Top level modules:
# 	nios_sys_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_traffic_limiter
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_id_router_default_decode
# -- Compiling module nios_sys_id_router
# 
# Top level modules:
# 	nios_sys_id_router
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_addr_router_default_decode
# -- Compiling module nios_sys_addr_router
# 
# Top level modules:
# 	nios_sys_addr_router
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_led0
# 
# Top level modules:
# 	nios_sys_led0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_timer_0
# 
# Top level modules:
# 	nios_sys_timer_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_jtag_uart_0_sim_scfifo_w
# -- Compiling module nios_sys_jtag_uart_0_scfifo_w
# -- Compiling module nios_sys_jtag_uart_0_sim_scfifo_r
# -- Compiling module nios_sys_jtag_uart_0_scfifo_r
# -- Compiling module nios_sys_jtag_uart_0
# 
# Top level modules:
# 	nios_sys_jtag_uart_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_onchip_memory2_0
# 
# Top level modules:
# 	nios_sys_onchip_memory2_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_nios2_qsys_0
# 
# Top level modules:
# 	nios_sys_nios2_qsys_0
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_nios2_qsys_0_jtag_debug_module_sysclk
# 
# Top level modules:
# 	nios_sys_nios2_qsys_0_jtag_debug_module_sysclk
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_nios2_qsys_0_jtag_debug_module_tck
# 
# Top level modules:
# 	nios_sys_nios2_qsys_0_jtag_debug_module_tck
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_nios2_qsys_0_jtag_debug_module_wrapper
# 
# Top level modules:
# 	nios_sys_nios2_qsys_0_jtag_debug_module_wrapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_nios2_qsys_0_mult_cell
# 
# Top level modules:
# 	nios_sys_nios2_qsys_0_mult_cell
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_nios2_qsys_0_oci_test_bench
# 
# Top level modules:
# 	nios_sys_nios2_qsys_0_oci_test_bench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_nios2_qsys_0_test_bench
# 
# Top level modules:
# 	nios_sys_nios2_qsys_0_test_bench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys
# 
# Top level modules:
# 	nios_sys
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios_sys_tb
# 
# Top level modules:
# 	nios_sys_tb
# [exec] elab 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L irq_mapper -L rsp_xbar_mux -L rsp_xbar_demux -L cmd_xbar_mux -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L limiter -L id_router -L addr_router -L nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent -L nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent -L nios2_qsys_0_jtag_debug_module_translator -L nios2_qsys_0_instruction_master_translator -L led0 -L timer_0 -L jtag_uart_0 -L onchip_memory2_0 -L nios2_qsys_0 -L nios_sys_inst_reset_bfm -L nios_sys_inst_clk_bfm -L nios_sys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -t ps -G/nios_sys_tb/nios_sys_inst/onchip_memory2_0/INIT_FILE=\"nios_sys_onchip_memory2_0.hex\" nios_sys_tb 
# Loading work.nios_sys_tb
# Loading nios_sys_inst.nios_sys
# Loading nios2_qsys_0.nios_sys_nios2_qsys_0
# Loading altera_mf_ver.altera_std_synchronizer
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading nios2_qsys_0.nios_sys_nios2_qsys_0_jtag_debug_module_wrapper
# Loading nios2_qsys_0.nios_sys_nios2_qsys_0_jtag_debug_module_tck
# Loading nios2_qsys_0.nios_sys_nios2_qsys_0_jtag_debug_module_sysclk
# Loading nios2_qsys_0.nios_sys_nios2_qsys_0_mult_cell
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_mult_add
# Loading altera_lnsim_ver.altera_mult_add_rtl
# Loading altera_lnsim_ver.ama_register_function
# Loading altera_lnsim_ver.ama_data_split_reg_ext_function
# Loading altera_lnsim_ver.ama_register_with_ext_function
# Loading altera_lnsim_ver.ama_dynamic_signed_function
# Loading altera_lnsim_ver.ama_scanchain
# Loading altera_lnsim_ver.ama_preadder_function
# Loading altera_lnsim_ver.ama_adder_function
# Loading altera_lnsim_ver.ama_signed_extension_function
# Loading altera_lnsim_ver.ama_multiplier_function
# Loading altera_lnsim_ver.ama_accumulator_function
# Loading nios2_qsys_0.nios_sys_nios2_qsys_0_oci_test_bench
# Loading nios2_qsys_0.nios_sys_nios2_qsys_0_test_bench
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_less_than
# Loading onchip_memory2_0.nios_sys_onchip_memory2_0
# Loading jtag_uart_0.nios_sys_jtag_uart_0
# Loading jtag_uart_0.nios_sys_jtag_uart_0_scfifo_w
# Loading jtag_uart_0.nios_sys_jtag_uart_0_sim_scfifo_w
# Loading jtag_uart_0.nios_sys_jtag_uart_0_scfifo_r
# Loading jtag_uart_0.nios_sys_jtag_uart_0_sim_scfifo_r
# Loading timer_0.nios_sys_timer_0
# Loading led0.nios_sys_led0
# Loading nios2_qsys_0_instruction_master_translator.altera_merlin_master_translator
# Loading nios2_qsys_0_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading addr_router.nios_sys_addr_router
# Loading addr_router.nios_sys_addr_router_default_decode
# Loading id_router.nios_sys_id_router
# Loading id_router.nios_sys_id_router_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading rst_controller.altera_reset_controller
# Loading cmd_xbar_demux.nios_sys_cmd_xbar_demux
# Loading cmd_xbar_demux_001.nios_sys_cmd_xbar_demux_001
# Loading cmd_xbar_mux.nios_sys_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_demux.nios_sys_rsp_xbar_demux
# Loading rsp_xbar_mux.nios_sys_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading irq_mapper.nios_sys_irq_mapper
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading nios_sys_inst_clk_bfm.altera_avalon_clock_source
# Loading nios_sys_inst_reset_bfm.altera_avalon_reset_source
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# 
# ** Warning: (vsim-3017) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 53, found 6.
# 
#         Region: /nios_sys_tb/nios_sys_inst/nios2_qsys_0/niil1ii/the_altmult_add_part_1
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'sload_accum'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 53, found 6.
# 
#         Region: /nios_sys_tb/nios_sys_inst/nios2_qsys_0/niil1ii/the_altmult_add_part_2
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'sload_accum'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_nios2_qsys_0_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Too few port connections. Expected 23, found 7.
# 
#         Region: /nios_sys_tb/nios_sys_inst/onchip_memory2_0/the_altsyncram
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'wren_b'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'rden_a'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'rden_b'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'data_b'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'address_b'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'clocken1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'clocken2'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'clocken3'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'aclr0'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'byteena_b'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'addressstall_a'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'addressstall_b'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'q_b'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys_onchip_memory2_0.v(66): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# ** Warning: (vsim-3017) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys.v(1292): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /nios_sys_tb/nios_sys_inst/jtag_uart_0
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys.v(1292): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/nios_sys.v(1292): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: Design size of 43 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
#   
add wave -position insertpoint  \
sim:/nios_sys_tb/nios_sys_inst/clk_clk \
sim:/nios_sys_tb/nios_sys_inst/reset_reset_n \
sim:/nios_sys_tb/nios_sys_inst/led11_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led10_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led9_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led8_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led7_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led6_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led5_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led4_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led3_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led2_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led1_external_connection_export \
sim:/nios_sys_tb/nios_sys_inst/led0_external_connection_export
add wave -position insertpoint  \
sim:/nios_sys_tb/nios_sys_inst/irq_mapper/sender_irq
run 5ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: nios_sys_tb.nios_sys_inst.nios2_qsys_0.niil11O
#                    0: INFO: nios_sys_tb.nios_sys_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios_sys_tb.nios_sys_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios_sys_tb.nios_sys_inst_clk_bfm.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: nios_sys_tb.nios_sys_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios_sys_tb.nios_sys_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios_sys_tb.nios_sys_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios_sys_tb.nios_sys_inst_reset_bfm.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: nios_sys_tb.nios_sys_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios_sys_tb.nios_sys_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios_sys_tb.nios_sys_inst_reset_bfm.reset_assert: Reset asserted
#               990000: INFO: nios_sys_tb.nios_sys_inst_reset_bfm.reset_deassert: Reset deasserted
# Warning : Address pointed at port A is out of bound!
# Time: 249250000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 249250000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 263470000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 263470000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 263530000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 263530000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 298190000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 298190000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 298250000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 298250000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 310070000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 310070000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 327410000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 327410000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 327470000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 327470000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 339290000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 339290000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 366610000  Instance: nios_sys_tb.nios_sys_inst.onchip_memory2_0.the_altsyncram
# Hello from Nios II!
