[02/27 18:46:12      0s] 
[02/27 18:46:12      0s] Cadence Innovus(TM) Implementation System.
[02/27 18:46:12      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/27 18:46:12      0s] 
[02/27 18:46:12      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[02/27 18:46:12      0s] Options:	-stylus -file /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/layout.tcl 
[02/27 18:46:12      0s] Date:		Thu Feb 27 18:46:11 2025
[02/27 18:46:12      0s] Host:		cinova05.lesc.ufc.br (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*13th Gen Intel(R) Core(TM) i5-13500 24576KB)
[02/27 18:46:12      0s] OS:		Rocky Linux release 8.10 (Green Obsidian)
[02/27 18:46:12      0s] 
[02/27 18:46:12      0s] License:
[02/27 18:46:12      0s] 		[18:46:12.201649] Configured Lic search path (21.01-s002): 5280@192.168.0.10
[02/27 18:46:12      0s] 
[02/27 18:46:12      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/27 18:46:12      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/27 18:46:17      5s] 
[02/27 18:46:17      5s] 
[02/27 18:46:21      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[02/27 18:46:22      9s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[02/27 18:46:22      9s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[02/27 18:46:22      9s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[02/27 18:46:22      9s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[02/27 18:46:22      9s] @(#)CDS: CPE v21.15-s076
[02/27 18:46:22      9s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[02/27 18:46:22      9s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[02/27 18:46:22      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/27 18:46:22      9s] @(#)CDS: RCDB 11.15.0
[02/27 18:46:22      9s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[02/27 18:46:22      9s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[02/27 18:46:22      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD.

[02/27 18:46:22      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD.
[02/27 18:46:22      9s] 
[02/27 18:46:22      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[02/27 18:46:23      9s] [INFO] Loading PVS 23.11 fill procedures
[02/27 18:46:24     10s] 
[02/27 18:46:24     10s] **INFO:  MMMC transition support version v31-84 
[02/27 18:46:24     10s] 
[02/27 18:46:26     12s] #@ Processing -files option
[02/27 18:46:26     12s] @innovus 1> source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/layout.tcl
[02/27 18:46:26     12s] #@ Begin verbose source (pre): source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/layout.tcl
[02/27 18:46:26     12s] @file 1:
[02/27 18:46:26     12s] @file 2: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 3: # Initial configurations
[02/27 18:46:26     12s] @file 4: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 5: # see file ${PROJECT_DIR}/backend/synthesis/scripts/run_first.tcl
[02/27 18:46:26     12s] @file 6:
[02/27 18:46:26     12s] @file 7: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 8: # (!) same as $DESIGNS.tcl (!) Main Custom Variables Design Dependent (set local)
[02/27 18:46:26     12s] @file 9: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 10: set PROJECT_DIR $env(PROJECT_DIR)
[02/27 18:46:26     12s] @file 11: set BACKEND_DIR $env(BACKEND_DIR)
[02/27 18:46:26     12s] @file 12: set TECH_DIR $env(TECH_DIR)
[02/27 18:46:26     12s] @file 13: set DESIGNS $env(DESIGNS)
[02/27 18:46:26     12s] @file 14: set HDL_NAME $env(HDL_NAME)
[02/27 18:46:26     12s] @file 15: set VLOG_LIST $env(VLOG_LIST)
[02/27 18:46:26     12s] @file 16: set INTERCONNECT_MODE ple
[02/27 18:46:26     12s] @file 17: set FRONTEND_DIR $env(FRONTEND_DIR)
[02/27 18:46:26     12s] @file 18:
[02/27 18:46:26     12s] @file 19: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 20: # (!) same as $DESIGNS.tcl (!) MAIN Custom Variables to be used in SDC (constraints file)
[02/27 18:46:26     12s] @file 21: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 22: set MAIN_CLOCK_NAME clk
[02/27 18:46:26     12s] @file 23: set MAIN_RST_NAME rst_n
[02/27 18:46:26     12s] @file 24: set BEST_LIB_OPERATING_CONDITION PVT_1P32V_0C
[02/27 18:46:26     12s] @file 25: set WORST_LIB_OPERATING_CONDITION PVT_0P9V_125C
[02/27 18:46:26     12s] @file 26: set period_clk 100.0  ;
[02/27 18:46:26     12s] @file 26: # (100 ns = 10 MHz) (10 ns = 100 MHz) (2 ns = 500 MHz) (1 ns = 1 GHz)
[02/27 18:46:26     12s] @file 27: set clk_uncertainty 0.044 ;
[02/27 18:46:26     12s] @file 27: # ns (a guess)
[02/27 18:46:26     12s] @file 28: set clk_latency 0.105 ;
[02/27 18:46:26     12s] @file 28: # ns (a guess)
[02/27 18:46:26     12s] @file 29: set in_delay 0.28 ;
[02/27 18:46:26     12s] @file 29: # ns
[02/27 18:46:26     12s] @file 30: set out_delay 0.35;
[02/27 18:46:26     12s] @file 30: # ns
[02/27 18:46:26     12s] @file 31: set out_load 0.045 ;
[02/27 18:46:26     12s] @file 31: # pF
[02/27 18:46:26     12s] @file 32: set slew "146 164 264 252" ;
[02/27 18:46:26     12s] @file 32: # minimum rise, minimum fall, maximum rise and maximum fall
[02/27 18:46:26     12s] @file 33: set slew_min_rise 0.146 ;
[02/27 18:46:26     12s] @file 33: # ns
[02/27 18:46:26     12s] @file 34: set slew_min_fall 0.164 ;
[02/27 18:46:26     12s] @file 34: # ns
[02/27 18:46:26     12s] @file 35: set slew_max_rise 0.264 ;
[02/27 18:46:26     12s] @file 35: # ns
[02/27 18:46:26     12s] @file 36: set slew_max_fall 0.252 ;
[02/27 18:46:26     12s] @file 36: # ns
[02/27 18:46:26     12s] @file 37: set NET_ZERO VSS ;
[02/27 18:46:26     12s] @file 37: # power net: see the lef file
[02/27 18:46:26     12s] @file 38: set NET_ONE VDD ;
[02/27 18:46:26     12s] @file 38: # power net: see the lef file
[02/27 18:46:26     12s] @file 39:
[02/27 18:46:26     12s] @file 40: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 41: # Load Path File
[02/27 18:46:26     12s] @file 42: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 43: source ${PROJECT_DIR}/backend/synthesis/scripts/common/path.tcl
[02/27 18:46:26     12s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/synthesis/scripts/common/path.tcl (pre)
[02/27 18:46:26     12s] @file 1:
[02/27 18:46:26     12s] @file 2: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 3: # Common path variables (directory structure dependent)
[02/27 18:46:26     12s] @file 4: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 5: set BACKEND_DIR ${PROJECT_DIR}/backend
[02/27 18:46:26     12s] @file 6: set SYNT_DIR ${BACKEND_DIR}/synthesis
[02/27 18:46:26     12s] @file 7: set SCRIPT_DIR ${SYNT_DIR}/scripts
[02/27 18:46:26     12s] @file 8: set RPT_DIR ${SYNT_DIR}/reports
[02/27 18:46:26     12s] @file 9: set DEV_DIR ${SYNT_DIR}/deliverables
[02/27 18:46:26     12s] @file 10: set LAYOUT_DIR ${BACKEND_DIR}/layout
[02/27 18:46:26     12s] @file 11:
[02/27 18:46:26     12s] @file 12: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 13: # Setting rtl search directories
[02/27 18:46:26     12s] @file 14: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 15: set FRONTEND_DIR ${PROJECT_DIR}/frontend
[02/27 18:46:26     12s] @file 16: set OTHERS ""
[02/27 18:46:26     12s] @file 17: lappend FRONTEND_DIR $OTHERS
[02/27 18:46:26     12s] @file 18:
[02/27 18:46:26     12s] @file 19: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 20: # Setting technology directories - Uncomment the line from your university and comment out the lines from the others universities
[02/27 18:46:26     12s] @file 21: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 22: # set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/timing
[02/27 18:46:26     12s] @file 23: # The following set is only for UFC guys
[02/27 18:46:26     12s] @file 24: set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
[02/27 18:46:26     12s] @file 25:
[02/27 18:46:26     12s] @file 26: # The following set is only for UFCG guys
[02/27 18:46:26     12s] @file 27: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/timing
[02/27 18:46:26     12s] @file 28:
[02/27 18:46:26     12s] @file 29: # The following set is only for UFSM guys
[02/27 18:46:26     12s] @file 30: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/timing
[02/27 18:46:26     12s] @file 31:
[02/27 18:46:26     12s] @file 32: ##########################################################
[02/27 18:46:26     12s] @file 33: ############### Setting the LEF_DIR PATH
[02/27 18:46:26     12s] @file 34: # set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/lef
[02/27 18:46:26     12s] @file 35: # The following set is only for UFC guys
[02/27 18:46:26     12s] @file 36: set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef
[02/27 18:46:26     12s] @file 37:
[02/27 18:46:26     12s] @file 38: # The following set is only for UFCG guys
[02/27 18:46:26     12s] @file 39: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/lef
[02/27 18:46:26     12s] @file 40:
[02/27 18:46:26     12s] @file 41: # The following set is only for UFSM guys
[02/27 18:46:26     12s] @file 42: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/lef
[02/27 18:46:26     12s] @file 43:
[02/27 18:46:26     12s] @file 44:
[02/27 18:46:26     12s] @file 45: ################ appeding the LEF_DIR path
[02/27 18:46:26     12s] @file 46: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
[02/27 18:46:26     12s] @file 47:
[02/27 18:46:26     12s] @file 48: # UFC guys
[02/27 18:46:26     12s] @file 49: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
[02/27 18:46:26     12s] @file 50:
[02/27 18:46:26     12s] @file 51: #UFCG guys
[02/27 18:46:26     12s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/synthesis/scripts/common/path.tcl
[02/27 18:46:26     12s] @file 44:
[02/27 18:46:26     12s] @file 45:
[02/27 18:46:26     12s] @file 46: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 47: # set tech files to be used in ".globals" and ".view"
[02/27 18:46:26     12s] @file 48: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 49: set WORST_LIST ${LIB_DIR}/slow_vdd1v0_basicCells.lib
[02/27 18:46:26     12s] @file 50: set BEST_LIST ${LIB_DIR}/fast_vdd1v2_basicCells.lib
[02/27 18:46:26     12s] @file 51: set LEF_INIT "${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef" ;
[02/27 18:46:26     12s] @file 51: # LEF_LIST
[02/27 18:46:26     12s] @file 52: set CAP_MAX ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
[02/27 18:46:26     12s] @file 53: set CAP_MIN ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
[02/27 18:46:26     12s] @file 54: set QRC_LIST ${TECH_DIR}/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
[02/27 18:46:26     12s] @file 55:
[02/27 18:46:26     12s] @file 56:
[02/27 18:46:26     12s] @file 57: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @file 58: # Initiates the design files (netlist, LEFs, timing libraries)
[02/27 18:46:26     12s] @file 59: #-----------------------------------------------------------------------------
[02/27 18:46:26     12s] @@file 60: set_db init_power_nets $NET_ONE
[02/27 18:46:26     12s] @@file 61: set_db init_ground_nets $NET_ZERO
[02/27 18:46:26     12s] @@file 62: read_mmmc ${LAYOUT_DIR}/scripts/${DESIGNS}.view
[02/27 18:46:26     12s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/multiplier32FP.view (pre)
[02/27 18:46:26     12s] @file 1: # timing libraries
[02/27 18:46:26     12s] @@file 2: create_library_set -name fast -timing $BEST_LIST
[02/27 18:46:26     12s] @@file 3: create_library_set -name slow -timing $WORST_LIST
[02/27 18:46:26     12s] @file 4:
[02/27 18:46:26     12s] @file 5: # capacitance files
[02/27 18:46:26     12s] @@file 6: create_rc_corner -name rc_best -cap_table $CAP_MIN -T 0
[02/27 18:46:26     12s] @@file 7: create_rc_corner -name rc_worst -cap_table $CAP_MAX -T 125
[02/27 18:46:26     12s] @file 8:
[02/27 18:46:26     12s] @file 9: # operating conditions
[02/27 18:46:26     12s] @@file 10: create_opcond -name oc_slow -process {1.0} -voltage {0.90} -temperature {125}
[02/27 18:46:26     12s] @@file 11: create_opcond -name oc_fast -process {1.0} -voltage {1.32} -temperature {0}
[02/27 18:46:26     12s] @file 12:
[02/27 18:46:26     12s] @file 13: # timing conditions
[02/27 18:46:26     12s] @@file 14: create_timing_condition -name slow_timing -library_sets [list slow] -opcond oc_slow
[02/27 18:46:26     12s] @@file 15: create_timing_condition -name fast_timing -library_sets [list fast] -opcond oc_fast
[02/27 18:46:26     12s] @file 16:
[02/27 18:46:26     12s] @file 17: # creating delay corners
[02/27 18:46:26     12s] @@file 18: create_delay_corner -name slow_max -timing_condition slow_timing -rc_corner rc_worst
[02/27 18:46:26     12s] @@file 19: create_delay_corner -name fast_min -timing_condition fast_timing -rc_corner rc_best
[02/27 18:46:26     12s] @file 20:
[02/27 18:46:26     12s] @file 21: # adding constraints
[02/27 18:46:26     12s] @@file 22: create_constraint_mode -name normal_genus_slow_max -sdc_files ${PROJECT_DIR}/backend/synthesis/constraints/$DESIGNS.sdc
[02/27 18:46:26     12s] @file 23:
[02/27 18:46:26     12s] @file 24: # creating analysis views
[02/27 18:46:26     12s] @@file 25: create_analysis_view -name analysis_normal_slow_max -constraint_mode {normal_genus_slow_max} -delay_corner slow_max
[02/27 18:46:26     12s] @@file 26: create_analysis_view -name analysis_normal_fast_min -constraint_mode {normal_genus_slow_max} -delay_corner fast_min
[02/27 18:46:26     12s] @file 27:
[02/27 18:46:26     12s] @file 28: # defining which views to use in hold and setup analyses
[02/27 18:46:26     12s] @@file 29: set_analysis_view -setup [list analysis_normal_slow_max] -hold [list analysis_normal_fast_min]
[02/27 18:46:26     12s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/multiplier32FP.view
[02/27 18:46:26     12s] Reading slow timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/27 18:46:26     12s] Read 489 cells in library 'slow_vdd1v0' 
[02/27 18:46:26     12s] Reading fast timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/27 18:46:26     12s] Read 489 cells in library 'fast_vdd1v2' 
[02/27 18:46:26     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1076.8M, current mem=1024.0M)
[02/27 18:46:26     12s] @@file 63: read_physical -lef $LEF_INIT
[02/27 18:46:26     12s] 
[02/27 18:46:26     12s] Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[02/27 18:46:26     12s] 
[02/27 18:46:26     12s] Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[02/27 18:46:26     12s] Set DBUPerIGU to M2 pitch 400.
[02/27 18:46:26     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 18:46:26     12s] Type 'man IMPLF-200' for more detail.
[02/27 18:46:26     12s] 
[02/27 18:46:26     12s] ##  Check design process and node:  
[02/27 18:46:26     12s] ##  Both design process and tech node are not set.
[02/27 18:46:26     12s] 
[02/27 18:46:26     12s] @@file 64: read_netlist ../../synthesis/deliverables/${DESIGNS}.v
[02/27 18:46:26     12s] #% Begin Load netlist data ... (date=02/27 18:46:26, mem=1036.5M)
[02/27 18:46:26     12s] *** Begin netlist parsing (mem=1235.8M) ***
[02/27 18:46:26     12s] Created 489 new cells from 2 timing libraries.
[02/27 18:46:26     12s] Reading netlist ...
[02/27 18:46:26     12s] Backslashed names will retain backslash and a trailing blank character.
[02/27 18:46:26     12s] Reading verilog netlist '../../synthesis/deliverables/multiplier32FP.v'
[02/27 18:46:26     12s] 
[02/27 18:46:26     12s] *** Memory Usage v#1 (Current mem = 1238.801M, initial mem = 492.914M) ***
[02/27 18:46:26     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1238.8M) ***
[02/27 18:46:26     12s] #% End Load netlist data ... (date=02/27 18:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1051.5M, current mem=1051.5M)
[02/27 18:46:26     12s] Top level cell is multiplier32FP.
[02/27 18:46:26     13s] Hooked 978 DB cells to tlib cells.
[02/27 18:46:26     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.5M, current mem=1068.5M)
[02/27 18:46:26     13s] Starting recursive module instantiation check.
[02/27 18:46:26     13s] No recursion found.
[02/27 18:46:26     13s] Building hierarchical netlist for Cell multiplier32FP ...
[02/27 18:46:26     13s] *** Netlist is unique.
[02/27 18:46:26     13s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[02/27 18:46:26     13s] ** info: there are 1073 modules.
[02/27 18:46:26     13s] ** info: there are 1327 stdCell insts.
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] *** Memory Usage v#1 (Current mem = 1303.215M, initial mem = 492.914M) ***
[02/27 18:46:27     13s] @@file 65: init_design
[02/27 18:46:27     13s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/27 18:46:27     13s] Type 'man IMPFP-3961' for more detail.
[02/27 18:46:27     13s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/27 18:46:27     13s] Type 'man IMPFP-3961' for more detail.
[02/27 18:46:27     13s] Start create_tracks
[02/27 18:46:27     13s] Extraction setup Started 
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] Trim Metal Layers:
[02/27 18:46:27     13s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/27 18:46:27     13s] Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
[02/27 18:46:27     13s] Cap table was created using Encounter 09.11-s082_1.
[02/27 18:46:27     13s] Process name: gpdk045.
[02/27 18:46:27     13s] **WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[02/27 18:46:27     13s] Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
[02/27 18:46:27     13s] Cap table was created using Encounter 09.11-s082_1.
[02/27 18:46:27     13s] Process name: gpdk045.
[02/27 18:46:27     13s] **WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[02/27 18:46:27     13s] Summary of Active RC-Corners : 
[02/27 18:46:27     13s]  
[02/27 18:46:27     13s]  Analysis View: analysis_normal_slow_max
[02/27 18:46:27     13s]     RC-Corner Name        : rc_worst
[02/27 18:46:27     13s]     RC-Corner Index       : 0
[02/27 18:46:27     13s]     RC-Corner Temperature : 125 Celsius
[02/27 18:46:27     13s]     RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
[02/27 18:46:27     13s]     RC-Corner PreRoute Res Factor         : 1
[02/27 18:46:27     13s]     RC-Corner PreRoute Cap Factor         : 1
[02/27 18:46:27     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/27 18:46:27     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/27 18:46:27     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/27 18:46:27     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/27 18:46:27     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/27 18:46:27     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/27 18:46:27     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/27 18:46:27     13s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/27 18:46:27     13s]  
[02/27 18:46:27     13s]  Analysis View: analysis_normal_fast_min
[02/27 18:46:27     13s]     RC-Corner Name        : rc_best
[02/27 18:46:27     13s]     RC-Corner Index       : 1
[02/27 18:46:27     13s]     RC-Corner Temperature : 0 Celsius
[02/27 18:46:27     13s]     RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
[02/27 18:46:27     13s]     RC-Corner PreRoute Res Factor         : 1
[02/27 18:46:27     13s]     RC-Corner PreRoute Cap Factor         : 1
[02/27 18:46:27     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/27 18:46:27     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/27 18:46:27     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/27 18:46:27     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/27 18:46:27     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/27 18:46:27     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/27 18:46:27     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/27 18:46:27     13s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] Trim Metal Layers:
[02/27 18:46:27     13s] LayerId::1 widthSet size::4
[02/27 18:46:27     13s] LayerId::2 widthSet size::4
[02/27 18:46:27     13s] LayerId::3 widthSet size::4
[02/27 18:46:27     13s] LayerId::4 widthSet size::4
[02/27 18:46:27     13s] LayerId::5 widthSet size::4
[02/27 18:46:27     13s] LayerId::6 widthSet size::4
[02/27 18:46:27     13s] LayerId::7 widthSet size::4
[02/27 18:46:27     13s] LayerId::8 widthSet size::4
[02/27 18:46:27     13s] LayerId::9 widthSet size::4
[02/27 18:46:27     13s] LayerId::10 widthSet size::4
[02/27 18:46:27     13s] LayerId::11 widthSet size::3
[02/27 18:46:27     13s] eee: pegSigSF::1.070000
[02/27 18:46:27     13s] Updating RC grid for preRoute extraction ...
[02/27 18:46:27     13s] Initializing multi-corner resistance tables ...
[02/27 18:46:27     13s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:27     13s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:27     13s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:27     13s] *Info: initialize multi-corner CTS.
[02/27 18:46:27     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1334.3M, current mem=1095.3M)
[02/27 18:46:27     13s] Reading timing constraints file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/synthesis/constraints/multiplier32FP.sdc' ...
[02/27 18:46:27     13s] Current (total cpu=0:00:13.4, real=0:00:16.0, peak res=1350.8M, current mem=1350.8M)
[02/27 18:46:27     13s] multiplier32FP
[02/27 18:46:27     13s] INFO (CTE): Constraints read successfully.
[02/27 18:46:27     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1444.7M, current mem=1444.7M)
[02/27 18:46:27     13s] Current (total cpu=0:00:13.5, real=0:00:16.0, peak res=1444.7M, current mem=1444.7M)
[02/27 18:46:27     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/27 18:46:27     13s] Summary for sequential cells identification: 
[02/27 18:46:27     13s]   Identified SBFF number: 104
[02/27 18:46:27     13s]   Identified MBFF number: 0
[02/27 18:46:27     13s]   Identified SB Latch number: 0
[02/27 18:46:27     13s]   Identified MB Latch number: 0
[02/27 18:46:27     13s]   Not identified SBFF number: 16
[02/27 18:46:27     13s]   Not identified MBFF number: 0
[02/27 18:46:27     13s]   Not identified SB Latch number: 0
[02/27 18:46:27     13s]   Not identified MB Latch number: 0
[02/27 18:46:27     13s]   Number of sequential cells which are not FFs: 32
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[02/27 18:46:27     13s] Total number of combinational cells: 327
[02/27 18:46:27     13s] Total number of sequential cells: 152
[02/27 18:46:27     13s] Total number of tristate cells: 10
[02/27 18:46:27     13s] Total number of level shifter cells: 0
[02/27 18:46:27     13s] Total number of power gating cells: 0
[02/27 18:46:27     13s] Total number of isolation cells: 0
[02/27 18:46:27     13s] Total number of power switch cells: 0
[02/27 18:46:27     13s] Total number of pulse generator cells: 0
[02/27 18:46:27     13s] Total number of always on buffers: 0
[02/27 18:46:27     13s] Total number of retention cells: 0
[02/27 18:46:27     13s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[02/27 18:46:27     13s] Total number of usable buffers: 16
[02/27 18:46:27     13s] List of unusable buffers:
[02/27 18:46:27     13s] Total number of unusable buffers: 0
[02/27 18:46:27     13s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[02/27 18:46:27     13s] Total number of usable inverters: 19
[02/27 18:46:27     13s] List of unusable inverters:
[02/27 18:46:27     13s] Total number of unusable inverters: 0
[02/27 18:46:27     13s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[02/27 18:46:27     13s] Total number of identified usable delay cells: 8
[02/27 18:46:27     13s] List of identified unusable delay cells:
[02/27 18:46:27     13s] Total number of identified unusable delay cells: 0
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] TimeStamp Deleting Cell Server Begin ...
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] TimeStamp Deleting Cell Server End ...
[02/27 18:46:27     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.0M, current mem=1466.9M)
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/27 18:46:27     13s] Summary for sequential cells identification: 
[02/27 18:46:27     13s]   Identified SBFF number: 104
[02/27 18:46:27     13s]   Identified MBFF number: 0
[02/27 18:46:27     13s]   Identified SB Latch number: 0
[02/27 18:46:27     13s]   Identified MB Latch number: 0
[02/27 18:46:27     13s]   Not identified SBFF number: 16
[02/27 18:46:27     13s]   Not identified MBFF number: 0
[02/27 18:46:27     13s]   Not identified SB Latch number: 0
[02/27 18:46:27     13s]   Not identified MB Latch number: 0
[02/27 18:46:27     13s]   Number of sequential cells which are not FFs: 32
[02/27 18:46:27     13s]  Visiting view : analysis_normal_slow_max
[02/27 18:46:27     13s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/27 18:46:27     13s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/27 18:46:27     13s]  Visiting view : analysis_normal_fast_min
[02/27 18:46:27     13s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/27 18:46:27     13s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/27 18:46:27     13s] TLC MultiMap info (StdDelay):
[02/27 18:46:27     13s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/27 18:46:27     13s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/27 18:46:27     13s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/27 18:46:27     13s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/27 18:46:27     13s]  Setting StdDelay to: 37.8ps
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] TimeStamp Deleting Cell Server Begin ...
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] TimeStamp Deleting Cell Server End ...
[02/27 18:46:27     13s] @@file 66: connect_global_net $NET_ONE -type pg_pin -pin_base_name $NET_ONE -inst_base_name *
[02/27 18:46:27     13s] @@file 67: connect_global_net $NET_ZERO -type pg_pin -pin_base_name $NET_ZERO -inst_base_name *
[02/27 18:46:27     13s] @file 68:
[02/27 18:46:27     13s] @file 69: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 70: # Tells Innovus the technology being used
[02/27 18:46:27     13s] @file 71: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @@file 72: set_db design_process_node 45
[02/27 18:46:27     13s] ##  Process: 45            (User Set)               
[02/27 18:46:27     13s] ##     Node: (not set)                           
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] ##  Check design process and node:  
[02/27 18:46:27     13s] ##  Design tech node is not set.
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/27 18:46:27     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/27 18:46:27     13s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/27 18:46:27     13s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/27 18:46:27     13s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/27 18:46:27     13s] @file 73:
[02/27 18:46:27     13s] @file 74: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 75: # Specify floorplan
[02/27 18:46:27     13s] @file 76: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 77: # graphical or command
[02/27 18:46:27     13s] @@file 78: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1 0.7 2.5 2.5 2.5 2.5
[02/27 18:46:27     13s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :2.6
[02/27 18:46:27     13s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :2.66
[02/27 18:46:27     13s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :2.6
[02/27 18:46:27     13s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :2.66
[02/27 18:46:27     13s] Adjusting core size to PlacementGrid : width :76.6 height : 75.24
[02/27 18:46:27     13s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/27 18:46:27     13s] Type 'man IMPFP-3961' for more detail.
[02/27 18:46:27     13s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/27 18:46:27     13s] Type 'man IMPFP-3961' for more detail.
[02/27 18:46:27     13s] Start create_tracks
[02/27 18:46:27     13s] @file 79:
[02/27 18:46:27     13s] @file 80: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 81: # Add ring (Power planning)
[02/27 18:46:27     13s] @file 82: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 83: # graphical or command
[02/27 18:46:27     13s] @@file 84: set_db add_rings_skip_shared_inner_ring none
[02/27 18:46:27     13s] @@file 85: set_db add_rings_avoid_short 1
[02/27 18:46:27     13s] add_rings command will avoid shorts while creating rings.
[02/27 18:46:27     13s] @@file 86: set_db add_rings_ignore_rows 0
[02/27 18:46:27     13s] add_rings command will consider rows while creating rings.
[02/27 18:46:27     13s] @@file 87: set_db add_rings_extend_over_row 0
[02/27 18:46:27     13s] add_rings command will disallow rings to go over rows.
[02/27 18:46:27     13s] @@file 88: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "$NET_ONE $NET_ZERO" -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing 0.4 -offset 0.6
[02/27 18:46:27     13s] #% Begin add_rings (date=02/27 18:46:27, mem=1470.4M)
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] viaInitial starts at Thu Feb 27 18:46:27 2025
[02/27 18:46:27     13s] viaInitial ends at Thu Feb 27 18:46:27 2025
[02/27 18:46:27     13s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1701.4M)
[02/27 18:46:27     13s] Ring generation is complete.
[02/27 18:46:27     13s] vias are now being generated.
[02/27 18:46:27     13s] add_rings created 8 wires.
[02/27 18:46:27     13s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] |  Layer |     Created    |     Deleted    |
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] | Metal10|        4       |       NA       |
[02/27 18:46:27     13s] |  Via10 |        8       |        0       |
[02/27 18:46:27     13s] | Metal11|        4       |       NA       |
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] #% End add_rings (date=02/27 18:46:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.5M, current mem=1474.5M)
[02/27 18:46:27     13s] @file 89:
[02/27 18:46:27     13s] @file 90: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 91: # Add stripes (Power planning)
[02/27 18:46:27     13s] @file 92: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 93: # graphical or command
[02/27 18:46:27     13s] @@file 94: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.22 -start_offset 1 -nets "$NET_ONE $NET_ZERO"
[02/27 18:46:27     13s] #% Begin add_stripes (date=02/27 18:46:27, mem=1474.5M)
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] Initialize fgc environment(mem: 1702.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Starting stripe generation ...
[02/27 18:46:27     13s] Non-Default Mode Option Settings :
[02/27 18:46:27     13s]   NONE
[02/27 18:46:27     13s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
[02/27 18:46:27     13s] Stripe generation is complete.
[02/27 18:46:27     13s] vias are now being generated.
[02/27 18:46:27     13s] add_stripes created 22 wires.
[02/27 18:46:27     13s] ViaGen created 44 vias, deleted 0 via to avoid violation.
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] |  Layer |     Created    |     Deleted    |
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] | Metal10|       22       |       NA       |
[02/27 18:46:27     13s] |  Via10 |       44       |        0       |
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] #% End add_stripes (date=02/27 18:46:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1475.7M, current mem=1475.7M)
[02/27 18:46:27     13s] @file 95:
[02/27 18:46:27     13s] @file 96: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 97: # Sroute
[02/27 18:46:27     13s] @file 98: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 99: # graphical or command
[02/27 18:46:27     13s] @@file 100: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets "$NET_ONE $NET_ZERO" -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[02/27 18:46:27     13s] #% Begin route_special (date=02/27 18:46:27, mem=1475.7M)
[02/27 18:46:27     13s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[02/27 18:46:27     13s] *** Begin SPECIAL ROUTE on Thu Feb 27 18:46:27 2025 ***
[02/27 18:46:27     13s] SPECIAL ROUTE ran on directory: /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/work
[02/27 18:46:27     13s] SPECIAL ROUTE ran on machine: cinova05.lesc.ufc.br (Linux 4.18.0-553.36.1.el8_10.x86_64 x86_64 2.50Ghz)
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] Begin option processing ...
[02/27 18:46:27     13s] srouteConnectPowerBump set to false
[02/27 18:46:27     13s] routeSelectNet set to "VDD VSS"
[02/27 18:46:27     13s] routeSpecial set to true
[02/27 18:46:27     13s] srouteBottomLayerLimit set to 1
[02/27 18:46:27     13s] srouteBottomTargetLayerLimit set to 1
[02/27 18:46:27     13s] srouteConnectBlockPin set to false
[02/27 18:46:27     13s] srouteConnectConverterPin set to false
[02/27 18:46:27     13s] srouteConnectPadPin set to false
[02/27 18:46:27     13s] srouteConnectStripe set to false
[02/27 18:46:27     13s] srouteCrossoverViaBottomLayer set to 1
[02/27 18:46:27     13s] srouteCrossoverViaTopLayer set to 11
[02/27 18:46:27     13s] srouteFollowCorePinEnd set to 3
[02/27 18:46:27     13s] srouteFollowPadPin set to false
[02/27 18:46:27     13s] srouteJogControl set to "preferWithChanges differentLayer"
[02/27 18:46:27     13s] sroutePadPinAllPorts set to true
[02/27 18:46:27     13s] sroutePreserveExistingRoutes set to true
[02/27 18:46:27     13s] srouteRoutePowerBarPortOnBothDir set to true
[02/27 18:46:27     13s] srouteStopBlockPin set to "nearestTarget"
[02/27 18:46:27     13s] srouteTopLayerLimit set to 11
[02/27 18:46:27     13s] srouteTopTargetLayerLimit set to 11
[02/27 18:46:27     13s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3232.00 megs.
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] Reading DB technology information...
[02/27 18:46:27     13s] Finished reading DB technology information.
[02/27 18:46:27     13s] Reading floorplan and netlist information...
[02/27 18:46:27     13s] Finished reading floorplan and netlist information.
[02/27 18:46:27     13s] Read in 24 layers, 11 routing layers, 1 overlap layer
[02/27 18:46:27     13s] Read in 2 nondefault rules, 0 used
[02/27 18:46:27     13s] Read in 583 macros, 49 used
[02/27 18:46:27     13s] Read in 49 components
[02/27 18:46:27     13s]   49 core components: 49 unplaced, 0 placed, 0 fixed
[02/27 18:46:27     13s] Read in 104 logical pins
[02/27 18:46:27     13s] Read in 104 nets
[02/27 18:46:27     13s] Read in 2 special nets, 2 routed
[02/27 18:46:27     13s] Read in 98 terminals
[02/27 18:46:27     13s] 2 nets selected.
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] Begin power routing ...
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 77.84) (31.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 77.84) (38.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 77.84) (45.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 77.84) (52.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 77.84) (59.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 77.84) (66.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 77.84) (73.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 77.84) (3.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 77.84) (10.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (17.60, 77.84) (17.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (24.60, 77.84) (24.82, 77.96).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 74.42) (31.82, 74.54).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 74.42) (38.82, 74.54).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 74.42) (45.82, 74.54).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 74.42) (52.82, 74.54).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 74.42) (59.82, 74.54).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 74.42) (66.82, 74.54).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 74.42) (73.82, 74.54).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 74.42) (3.82, 74.54).
[02/27 18:46:27     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 74.42) (10.82, 74.54).
[02/27 18:46:27     13s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[02/27 18:46:27     13s] To increase the message display limit, refer to the product command reference manual.
[02/27 18:46:27     13s] CPU time for VDD FollowPin 0 seconds
[02/27 18:46:27     13s] CPU time for VSS FollowPin 0 seconds
[02/27 18:46:27     13s]   Number of Core ports routed: 90
[02/27 18:46:27     13s]   Number of Followpin connections: 45
[02/27 18:46:27     13s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3234.00 megs.
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s]  Begin updating DB with routing results ...
[02/27 18:46:27     13s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/27 18:46:27     13s] Pin and blockage extraction finished
[02/27 18:46:27     13s] 
[02/27 18:46:27     13s] route_special created 135 wires.
[02/27 18:46:27     13s] ViaGen created 810 vias, deleted 0 via to avoid violation.
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] |  Layer |     Created    |     Deleted    |
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] | Metal1 |       135      |       NA       |
[02/27 18:46:27     13s] |  Via1  |       90       |        0       |
[02/27 18:46:27     13s] |  Via2  |       90       |        0       |
[02/27 18:46:27     13s] |  Via3  |       90       |        0       |
[02/27 18:46:27     13s] |  Via4  |       90       |        0       |
[02/27 18:46:27     13s] |  Via5  |       90       |        0       |
[02/27 18:46:27     13s] |  Via6  |       90       |        0       |
[02/27 18:46:27     13s] |  Via7  |       90       |        0       |
[02/27 18:46:27     13s] |  Via8  |       90       |        0       |
[02/27 18:46:27     13s] |  Via9  |       90       |        0       |
[02/27 18:46:27     13s] +--------+----------------+----------------+
[02/27 18:46:27     13s] #% End route_special (date=02/27 18:46:27, total cpu=0:00:00.3, real=0:00:00.0, peak res=1501.0M, current mem=1485.2M)
[02/27 18:46:27     13s] @file 101:
[02/27 18:46:27     13s] @file 102: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 103: # Save Design: 01_power.enc
[02/27 18:46:27     13s] @file 104: #-----------------------------------------------------------------------------
[02/27 18:46:27     13s] @file 105: # graphical or command
[02/27 18:46:27     13s] @@file 106: write_db 01_power.enc
[02/27 18:46:27     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:46:27     13s] #% Begin save design ... (date=02/27 18:46:27, mem=1488.4M)
[02/27 18:46:27     13s] % Begin Save ccopt configuration ... (date=02/27 18:46:27, mem=1488.4M)
[02/27 18:46:27     13s] % End Save ccopt configuration ... (date=02/27 18:46:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1490.0M, current mem=1490.0M)
[02/27 18:46:27     13s] % Begin Save netlist data ... (date=02/27 18:46:27, mem=1490.0M)
[02/27 18:46:27     13s] Writing Binary DB to 01_power.enc/multiplier32FP.v.bin in single-threaded mode...
[02/27 18:46:27     13s] % End Save netlist data ... (date=02/27 18:46:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1490.6M, current mem=1490.6M)
[02/27 18:46:27     13s] Saving symbol-table file ...
[02/27 18:46:27     13s] Saving congestion map file 01_power.enc/multiplier32FP.route.congmap.gz ...
[02/27 18:46:28     13s] % Begin Save AAE data ... (date=02/27 18:46:27, mem=1490.6M)
[02/27 18:46:28     13s] Saving AAE Data ...
[02/27 18:46:28     13s] % End Save AAE data ... (date=02/27 18:46:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1490.6M, current mem=1490.6M)
[02/27 18:46:28     13s] Saving preference file 01_power.enc/gui.pref.tcl ...
[02/27 18:46:28     13s] Saving mode setting ...
[02/27 18:46:28     13s] Saving root attributes to be loaded post write_db ...
[02/27 18:46:28     14s] Saving global file ...
[02/27 18:46:28     14s] Saving root attributes to be loaded previous write_db ...
[02/27 18:46:28     14s] % Begin Save floorplan data ... (date=02/27 18:46:28, mem=1494.1M)
[02/27 18:46:28     14s] Saving floorplan file ...
[02/27 18:46:28     14s] % End Save floorplan data ... (date=02/27 18:46:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.1M, current mem=1494.1M)
[02/27 18:46:28     14s] Saving PG file 01_power.enc/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 18:46:28 2025)
[02/27 18:46:28     14s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1708.2M) ***
[02/27 18:46:28     14s] Saving Drc markers ...
[02/27 18:46:28     14s] ... No Drc file written since there is no markers found.
[02/27 18:46:28     14s] % Begin Save placement data ... (date=02/27 18:46:28, mem=1494.1M)
[02/27 18:46:28     14s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/27 18:46:28     14s] Save Adaptive View Pruning View Names to Binary file
[02/27 18:46:28     14s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1711.2M) ***
[02/27 18:46:28     14s] % End Save placement data ... (date=02/27 18:46:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.8M, current mem=1494.8M)
[02/27 18:46:28     14s] % Begin Save routing data ... (date=02/27 18:46:28, mem=1494.8M)
[02/27 18:46:28     14s] Saving route file ...
[02/27 18:46:28     14s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1708.2M) ***
[02/27 18:46:28     14s] % End Save routing data ... (date=02/27 18:46:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1495.0M, current mem=1495.0M)
[02/27 18:46:28     14s] Saving property file 01_power.enc/multiplier32FP.prop
[02/27 18:46:28     14s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1711.2M) ***
[02/27 18:46:28     14s] % Begin Save power constraints data ... (date=02/27 18:46:28, mem=1496.3M)
[02/27 18:46:28     14s] % End Save power constraints data ... (date=02/27 18:46:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.3M, current mem=1496.3M)
[02/27 18:46:29     14s] Generated self-contained design 01_power.enc
[02/27 18:46:29     14s] #% End save design ... (date=02/27 18:46:29, total cpu=0:00:00.7, real=0:00:02.0, peak res=1521.8M, current mem=1497.4M)
[02/27 18:46:29     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:46:29     14s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 18:46:29     14s] 
[02/27 18:46:29     14s] @file 107:
[02/27 18:46:29     14s] @file 108:
[02/27 18:46:29     14s] @file 109: #-----------------------------------------------------------------------------
[02/27 18:46:29     14s] @file 110: # Placement
[02/27 18:46:29     14s] @file 111: #-----------------------------------------------------------------------------
[02/27 18:46:29     14s] @file 112: # graphical or command
[02/27 18:46:29     14s] @@file 113: set_db place_global_place_io_pins 1
[02/27 18:46:29     14s] @@file 114: set_db place_global_reorder_scan 0
[02/27 18:46:29     14s] @@file 115: place_design
[02/27 18:46:29     14s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:14.6/0:00:16.0 (0.9), mem = 1741.5M
[02/27 18:46:29     14s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 73, percentage of missing scan cell = 0.00% (0 / 73)
[02/27 18:46:29     14s] #Start colorize_geometry on Thu Feb 27 18:46:29 2025
[02/27 18:46:29     14s] #
[02/27 18:46:29     14s] ### Time Record (colorize_geometry) is installed.
[02/27 18:46:29     14s] ### Time Record (Pre Callback) is installed.
[02/27 18:46:29     14s] ### Time Record (Pre Callback) is uninstalled.
[02/27 18:46:29     14s] ### Time Record (DB Import) is installed.
[02/27 18:46:29     14s] #create default rule from bind_ndr_rule rule=0x7fef752393a0 0x7fef51aee568
[02/27 18:46:29     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1348826674 placement=984943660 pin_access=1 inst_pattern=1
[02/27 18:46:29     14s] ### Time Record (DB Import) is uninstalled.
[02/27 18:46:29     14s] ### Time Record (DB Export) is installed.
[02/27 18:46:29     14s] Extracting standard cell pins and blockage ...... 
[02/27 18:46:29     14s] Pin and blockage extraction finished
[02/27 18:46:29     14s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1348826674 placement=984943660 pin_access=1 inst_pattern=1
[02/27 18:46:29     14s] ### Time Record (DB Export) is uninstalled.
[02/27 18:46:29     14s] ### Time Record (Post Callback) is installed.
[02/27 18:46:29     14s] ### Time Record (Post Callback) is uninstalled.
[02/27 18:46:29     14s] #
[02/27 18:46:29     14s] #colorize_geometry statistics:
[02/27 18:46:29     14s] #Cpu time = 00:00:00
[02/27 18:46:29     14s] #Elapsed time = 00:00:00
[02/27 18:46:29     14s] #Increased memory = 41.27 (MB)
[02/27 18:46:29     14s] #Total memory = 1540.74 (MB)
[02/27 18:46:29     14s] #Peak memory = 1541.61 (MB)
[02/27 18:46:29     14s] #Number of warnings = 0
[02/27 18:46:29     14s] #Total number of warnings = 0
[02/27 18:46:29     14s] #Number of fails = 0
[02/27 18:46:29     14s] #Total number of fails = 0
[02/27 18:46:29     14s] #Complete colorize_geometry on Thu Feb 27 18:46:29 2025
[02/27 18:46:29     14s] #
[02/27 18:46:29     14s] ### Time Record (colorize_geometry) is uninstalled.
[02/27 18:46:29     14s] ### 
[02/27 18:46:29     14s] ###   Scalability Statistics
[02/27 18:46:29     14s] ### 
[02/27 18:46:29     14s] ### ------------------------+----------------+----------------+----------------+
[02/27 18:46:29     14s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/27 18:46:29     14s] ### ------------------------+----------------+----------------+----------------+
[02/27 18:46:29     14s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:29     14s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:29     14s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:29     14s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:29     14s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:29     14s] ### ------------------------+----------------+----------------+----------------+
[02/27 18:46:29     14s] ### 
[02/27 18:46:29     14s] *** Starting place_design default flow ***
[02/27 18:46:29     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.8 mem=1780.5M
[02/27 18:46:29     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.8 mem=1780.5M
[02/27 18:46:29     14s] *** Start delete_buffer_trees ***
[02/27 18:46:29     14s] Info: Detect buffers to remove automatically.
[02/27 18:46:29     14s] Analyzing netlist ...
[02/27 18:46:29     14s] Updating netlist
[02/27 18:46:29     14s] 
[02/27 18:46:29     14s] *summary: 37 instances (buffers/inverters) removed
[02/27 18:46:29     14s] *** Finish delete_buffer_trees (0:00:00.1) ***
[02/27 18:46:29     14s] **INFO: Enable pre-place timing setting for timing analysis
[02/27 18:46:29     14s] Set Using Default Delay Limit as 101.
[02/27 18:46:29     14s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/27 18:46:29     14s] Set Default Net Delay as 0 ps.
[02/27 18:46:29     14s] Set Default Net Load as 0 pF. 
[02/27 18:46:29     14s] Set Default Input Pin Transition as 1 ps.
[02/27 18:46:29     14s] **INFO: Analyzing IO path groups for slack adjustment
[02/27 18:46:29     14s] Effort level <high> specified for reg2reg_tmp.213690 path_group
[02/27 18:46:29     15s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:29     15s] AAE DB initialization (MEM=1804.39 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/27 18:46:29     15s] #################################################################################
[02/27 18:46:29     15s] # Design Stage: PreRoute
[02/27 18:46:29     15s] # Design Name: multiplier32FP
[02/27 18:46:29     15s] # Design Mode: 45nm
[02/27 18:46:29     15s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:29     15s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:29     15s] # Signoff Settings: SI Off 
[02/27 18:46:29     15s] #################################################################################
[02/27 18:46:29     15s] Calculate delays in BcWc mode...
[02/27 18:46:29     15s] Topological Sorting (REAL = 0:00:00.0, MEM = 1815.9M, InitMEM = 1815.9M)
[02/27 18:46:29     15s] Start delay calculation (fullDC) (1 T). (MEM=1815.91)
[02/27 18:46:29     15s] Start AAE Lib Loading. (MEM=1815.91)
[02/27 18:46:29     15s] End AAE Lib Loading. (MEM=1854.07 CPU=0:00:00.0 Real=0:00:00.0)
[02/27 18:46:29     15s] End AAE Lib Interpolated Model. (MEM=1854.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:29     15s] Total number of fetched objects 1704
[02/27 18:46:29     15s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:29     15s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:29     15s] End delay calculation. (MEM=1943 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:29     15s] End delay calculation (fullDC). (MEM=1943 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:29     15s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1943.0M) ***
[02/27 18:46:29     15s] **INFO: Disable pre-place timing setting for timing analysis
[02/27 18:46:30     15s] Set Using Default Delay Limit as 1000.
[02/27 18:46:30     15s] Set Default Net Delay as 1000 ps.
[02/27 18:46:30     15s] Set Default Input Pin Transition as 0.1 ps.
[02/27 18:46:30     15s] Set Default Net Load as 0.5 pF. 
[02/27 18:46:30     15s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/27 18:46:30     15s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1925.5M, EPOCH TIME: 1740692790.018964
[02/27 18:46:30     15s] Deleted 0 physical inst  (cell - / prefix -).
[02/27 18:46:30     15s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1925.5M, EPOCH TIME: 1740692790.019070
[02/27 18:46:30     15s] INFO: #ExclusiveGroups=0
[02/27 18:46:30     15s] INFO: There are no Exclusive Groups.
[02/27 18:46:30     15s] *** Starting "NanoPlace(TM) placement v#6 (mem=1925.5M)" ...
[02/27 18:46:30     15s] Wait...
[02/27 18:46:30     16s] *** Build Buffered Sizing Timing Model
[02/27 18:46:30     16s] (cpu=0:00:00.5 mem=1933.5M) ***
[02/27 18:46:30     16s] *** Build Virtual Sizing Timing Model
[02/27 18:46:30     16s] (cpu=0:00:00.5 mem=1933.5M) ***
[02/27 18:46:30     16s] no activity file in design. spp won't run.
[02/27 18:46:30     16s] No user-set net weight.
[02/27 18:46:30     16s] Net fanout histogram:
[02/27 18:46:30     16s] 2		: 1164 (69.7%) nets
[02/27 18:46:30     16s] 3		: 337 (20.2%) nets
[02/27 18:46:30     16s] 4     -	14	: 122 (7.3%) nets
[02/27 18:46:30     16s] 15    -	39	: 46 (2.8%) nets
[02/27 18:46:30     16s] 40    -	79	: 2 (0.1%) nets
[02/27 18:46:30     16s] 80    -	159	: 0 (0.0%) nets
[02/27 18:46:30     16s] 160   -	319	: 0 (0.0%) nets
[02/27 18:46:30     16s] 320   -	639	: 0 (0.0%) nets
[02/27 18:46:30     16s] 640   -	1279	: 0 (0.0%) nets
[02/27 18:46:30     16s] 1280  -	2559	: 0 (0.0%) nets
[02/27 18:46:30     16s] 2560  -	5119	: 0 (0.0%) nets
[02/27 18:46:30     16s] 5120+		: 0 (0.0%) nets
[02/27 18:46:30     16s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/27 18:46:30     16s] Scan chains were not defined.
[02/27 18:46:30     16s] Processing tracks to init pin-track alignment.
[02/27 18:46:30     16s] z: 2, totalTracks: 1
[02/27 18:46:30     16s] z: 4, totalTracks: 1
[02/27 18:46:30     16s] z: 6, totalTracks: 1
[02/27 18:46:30     16s] z: 8, totalTracks: 1
[02/27 18:46:30     16s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:30     16s] All LLGs are deleted
[02/27 18:46:30     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:30     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:30     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1933.5M, EPOCH TIME: 1740692790.593616
[02/27 18:46:30     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1740692790.593796
[02/27 18:46:30     16s] # Building multiplier32FP llgBox search-tree.
[02/27 18:46:30     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1933.5M, EPOCH TIME: 1740692790.594133
[02/27 18:46:30     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:30     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:30     16s] #std cell=1290 (0 fixed + 1290 movable) #buf cell=0 #inv cell=73 #block=0 (0 floating + 0 preplaced)
[02/27 18:46:30     16s] #ioInst=0 #net=1671 #term=5364 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=104
[02/27 18:46:30     16s] stdCell: 1290 single + 0 double + 0 multi
[02/27 18:46:30     16s] Total standard cell length = 2.2734 (mm), area = 0.0039 (mm^2)
[02/27 18:46:30     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1933.5M, EPOCH TIME: 1740692790.594789
[02/27 18:46:30     16s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:30     16s] Core basic site is CoreSite
[02/27 18:46:30     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1933.5M, EPOCH TIME: 1740692790.606594
[02/27 18:46:30     16s] After signature check, allow fast init is false, keep pre-filter is false.
[02/27 18:46:30     16s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/27 18:46:30     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1740692790.606761
[02/27 18:46:30     16s] Use non-trimmed site array because memory saving is not enough.
[02/27 18:46:30     16s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:46:30     16s] SiteArray: use 114,688 bytes
[02/27 18:46:30     16s] SiteArray: current memory after site array memory allocation 1933.6M
[02/27 18:46:30     16s] SiteArray: FP blocked sites are writable
[02/27 18:46:30     16s] Estimated cell power/ground rail width = 0.160 um
[02/27 18:46:30     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 18:46:30     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1933.6M, EPOCH TIME: 1740692790.608404
[02/27 18:46:30     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1933.6M, EPOCH TIME: 1740692790.608456
[02/27 18:46:30     16s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:46:30     16s] Atter site array init, number of instance map data is 0.
[02/27 18:46:30     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.014, MEM:1933.6M, EPOCH TIME: 1740692790.609020
[02/27 18:46:30     16s] 
[02/27 18:46:30     16s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:30     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:1933.6M, EPOCH TIME: 1740692790.609190
[02/27 18:46:30     16s] 
[02/27 18:46:30     16s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:30     16s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1933.6M, EPOCH TIME: 1740692790.609444
[02/27 18:46:30     16s] Average module density = 0.675.
[02/27 18:46:30     16s] Density for the design = 0.675.
[02/27 18:46:30     16s]        = stdcell_area 11367 sites (3888 um^2) / alloc_area 16852 sites (5763 um^2).
[02/27 18:46:30     16s] Pin Density = 0.3183.
[02/27 18:46:30     16s]             = total # of pins 5364 / total area 16852.
[02/27 18:46:30     16s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1933.6M, EPOCH TIME: 1740692790.609559
[02/27 18:46:30     16s] OPERPROF: Starting pre-place ADS at level 1, MEM:1933.6M, EPOCH TIME: 1740692790.609596
[02/27 18:46:30     16s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1933.6M, EPOCH TIME: 1740692790.609838
[02/27 18:46:30     16s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1933.6M, EPOCH TIME: 1740692790.609852
[02/27 18:46:30     16s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1933.6M, EPOCH TIME: 1740692790.609870
[02/27 18:46:30     16s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1933.6M, EPOCH TIME: 1740692790.609881
[02/27 18:46:30     16s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1933.6M, EPOCH TIME: 1740692790.609892
[02/27 18:46:30     16s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1933.6M, EPOCH TIME: 1740692790.609949
[02/27 18:46:30     16s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1933.6M, EPOCH TIME: 1740692790.609960
[02/27 18:46:30     16s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1933.6M, EPOCH TIME: 1740692790.609985
[02/27 18:46:30     16s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1933.6M, EPOCH TIME: 1740692790.609996
[02/27 18:46:30     16s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1933.6M, EPOCH TIME: 1740692790.610011
[02/27 18:46:30     16s] ADSU 0.675 -> 0.741. site 16852.000 -> 15344.000. GS 13.680
[02/27 18:46:30     16s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1933.6M, EPOCH TIME: 1740692790.610430
[02/27 18:46:30     16s] OPERPROF: Starting spMPad at level 1, MEM:1896.6M, EPOCH TIME: 1740692790.610601
[02/27 18:46:30     16s] OPERPROF:   Starting spContextMPad at level 2, MEM:1896.6M, EPOCH TIME: 1740692790.610642
[02/27 18:46:30     16s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1896.6M, EPOCH TIME: 1740692790.610653
[02/27 18:46:30     16s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1896.6M, EPOCH TIME: 1740692790.610663
[02/27 18:46:30     16s] Initial padding reaches pin density 0.571 for top
[02/27 18:46:30     16s] InitPadU 0.741 -> 0.845 for top
[02/27 18:46:30     16s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1896.6M, EPOCH TIME: 1740692790.611527
[02/27 18:46:30     16s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1896.6M, EPOCH TIME: 1740692790.611616
[02/27 18:46:30     16s] === lastAutoLevel = 7 
[02/27 18:46:30     16s] OPERPROF: Starting spInitNetWt at level 1, MEM:1896.6M, EPOCH TIME: 1740692790.611800
[02/27 18:46:30     16s] no activity file in design. spp won't run.
[02/27 18:46:30     16s] [spp] 0
[02/27 18:46:30     16s] [adp] 0:1:1:3
[02/27 18:46:30     16s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.155, REAL:0.155, MEM:1927.7M, EPOCH TIME: 1740692790.766790
[02/27 18:46:30     16s] no activity file in design. spp won't run.
[02/27 18:46:30     16s] no activity file in design. spp won't run.
[02/27 18:46:30     16s] Clock gating cells determined by native netlist tracing.
[02/27 18:46:30     16s] Effort level <high> specified for reg2reg path_group
[02/27 18:46:30     16s] OPERPROF: Starting npMain at level 1, MEM:1930.7M, EPOCH TIME: 1740692790.834762
[02/27 18:46:31     16s] OPERPROF:   Starting npPlace at level 2, MEM:1939.7M, EPOCH TIME: 1740692791.837339
[02/27 18:46:31     16s] Iteration  1: Total net bbox = 2.791e-11 (1.35e-11 1.45e-11)
[02/27 18:46:31     16s]               Est.  stn bbox = 2.989e-11 (1.47e-11 1.52e-11)
[02/27 18:46:31     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1940.7M
[02/27 18:46:31     16s] Iteration  2: Total net bbox = 2.791e-11 (1.35e-11 1.45e-11)
[02/27 18:46:31     16s]               Est.  stn bbox = 2.989e-11 (1.47e-11 1.52e-11)
[02/27 18:46:31     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1940.7M
[02/27 18:46:31     16s] exp_mt_sequential is set from setPlaceMode option to 1
[02/27 18:46:31     16s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/27 18:46:31     16s] place_exp_mt_interval set to default 32
[02/27 18:46:31     16s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/27 18:46:31     16s] Iteration  3: Total net bbox = 4.874e+01 (2.91e+01 1.97e+01)
[02/27 18:46:31     16s]               Est.  stn bbox = 5.953e+01 (3.53e+01 2.42e+01)
[02/27 18:46:31     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1945.0M
[02/27 18:46:31     16s] Total number of setup views is 1.
[02/27 18:46:31     16s] Total number of active setup views is 1.
[02/27 18:46:31     16s] Active setup views:
[02/27 18:46:31     16s]     analysis_normal_slow_max
[02/27 18:46:32     16s] Iteration  4: Total net bbox = 1.071e+04 (5.77e+03 4.94e+03)
[02/27 18:46:32     16s]               Est.  stn bbox = 1.359e+04 (7.13e+03 6.46e+03)
[02/27 18:46:32     16s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1945.0M
[02/27 18:46:32     16s] Iteration  5: Total net bbox = 1.436e+04 (7.35e+03 7.00e+03)
[02/27 18:46:32     16s]               Est.  stn bbox = 1.840e+04 (9.07e+03 9.33e+03)
[02/27 18:46:32     16s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1945.0M
[02/27 18:46:32     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.431, REAL:0.435, MEM:1945.0M, EPOCH TIME: 1740692792.272194
[02/27 18:46:32     16s] OPERPROF: Finished npMain at level 1, CPU:0.435, REAL:1.438, MEM:1945.0M, EPOCH TIME: 1740692792.272934
[02/27 18:46:32     16s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1945.0M, EPOCH TIME: 1740692792.273225
[02/27 18:46:32     16s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 18:46:32     16s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692792.273357
[02/27 18:46:32     16s] OPERPROF: Starting npMain at level 1, MEM:1945.0M, EPOCH TIME: 1740692792.273423
[02/27 18:46:32     16s] OPERPROF:   Starting npPlace at level 2, MEM:1945.0M, EPOCH TIME: 1740692792.275671
[02/27 18:46:32     17s] Iteration  6: Total net bbox = 1.522e+04 (7.91e+03 7.32e+03)
[02/27 18:46:32     17s]               Est.  stn bbox = 1.911e+04 (9.54e+03 9.58e+03)
[02/27 18:46:32     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.213, REAL:0.216, MEM:1945.0M, EPOCH TIME: 1740692792.491210
[02/27 18:46:32     17s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1945.0M
[02/27 18:46:32     17s] OPERPROF: Finished npMain at level 1, CPU:0.217, REAL:0.219, MEM:1945.0M, EPOCH TIME: 1740692792.492868
[02/27 18:46:32     17s] Legalizing MH Cells... 0 / 0 (level 4)
[02/27 18:46:32     17s] No instances found in the vector
[02/27 18:46:32     17s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1945.0M, DRC: 0)
[02/27 18:46:32     17s] 0 (out of 0) MH cells were successfully legalized.
[02/27 18:46:32     17s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1945.0M, EPOCH TIME: 1740692792.493027
[02/27 18:46:32     17s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 18:46:32     17s] 
[02/27 18:46:32     17s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692792.493093
[02/27 18:46:32     17s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1945.0M, EPOCH TIME: 1740692792.493115
[02/27 18:46:32     17s] Starting Early Global Route rough congestion estimation: mem = 1945.0M
[02/27 18:46:32     17s] (I)      ==================== Layers =====================
[02/27 18:46:32     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:32     17s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:32     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:32     17s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:32     17s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:32     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:32     17s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:32     17s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:32     17s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:32     17s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:32     17s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:32     17s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:32     17s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:32     17s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:32     17s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:32     17s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:32     17s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:32     17s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:32     17s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:32     17s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:32     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:32     17s] (I)      Started Import and model ( Curr Mem: 1945.00 MB )
[02/27 18:46:32     17s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:32     17s] (I)      == Non-default Options ==
[02/27 18:46:32     17s] (I)      Print mode                                         : 2
[02/27 18:46:32     17s] (I)      Stop if highly congested                           : false
[02/27 18:46:32     17s] (I)      Maximum routing layer                              : 11
[02/27 18:46:32     17s] (I)      Assign partition pins                              : false
[02/27 18:46:32     17s] (I)      Support large GCell                                : true
[02/27 18:46:32     17s] (I)      Number of threads                                  : 1
[02/27 18:46:32     17s] (I)      Number of rows per GCell                           : 3
[02/27 18:46:32     17s] (I)      Max num rows per GCell                             : 32
[02/27 18:46:32     17s] (I)      Method to set GCell size                           : row
[02/27 18:46:32     17s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:32     17s] (I)      Use row-based GCell size
[02/27 18:46:32     17s] (I)      Use row-based GCell align
[02/27 18:46:32     17s] (I)      layer 0 area = 80000
[02/27 18:46:32     17s] (I)      layer 1 area = 80000
[02/27 18:46:32     17s] (I)      layer 2 area = 80000
[02/27 18:46:32     17s] (I)      layer 3 area = 80000
[02/27 18:46:32     17s] (I)      layer 4 area = 80000
[02/27 18:46:32     17s] (I)      layer 5 area = 80000
[02/27 18:46:32     17s] (I)      layer 6 area = 80000
[02/27 18:46:32     17s] (I)      layer 7 area = 80000
[02/27 18:46:32     17s] (I)      layer 8 area = 80000
[02/27 18:46:32     17s] (I)      layer 9 area = 400000
[02/27 18:46:32     17s] (I)      layer 10 area = 400000
[02/27 18:46:32     17s] (I)      GCell unit size   : 3420
[02/27 18:46:32     17s] (I)      GCell multiplier  : 3
[02/27 18:46:32     17s] (I)      GCell row height  : 3420
[02/27 18:46:32     17s] (I)      Actual row height : 3420
[02/27 18:46:32     17s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:32     17s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:32     17s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:32     17s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:32     17s] (I)      ==================== Default via =====================
[02/27 18:46:32     17s] (I)      +----+------------------+----------------------------+
[02/27 18:46:32     17s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/27 18:46:32     17s] (I)      +----+------------------+----------------------------+
[02/27 18:46:32     17s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/27 18:46:32     17s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/27 18:46:32     17s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/27 18:46:32     17s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/27 18:46:32     17s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/27 18:46:32     17s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/27 18:46:32     17s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/27 18:46:32     17s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/27 18:46:32     17s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/27 18:46:32     17s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/27 18:46:32     17s] (I)      +----+------------------+----------------------------+
[02/27 18:46:32     17s] [NR-eGR] Read 1664 PG shapes
[02/27 18:46:32     17s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:32     17s] [NR-eGR] Read 0 other shapes
[02/27 18:46:32     17s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:32     17s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:32     17s] [NR-eGR] #PG Blockages       : 1664
[02/27 18:46:32     17s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:32     17s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:32     17s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:32     17s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:32     17s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:32     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 18:46:32     17s] [NR-eGR] Read 1655 nets ( ignored 0 )
[02/27 18:46:32     17s] (I)      early_global_route_priority property id does not exist.
[02/27 18:46:32     17s] (I)      Read Num Blocks=1664  Num Prerouted Wires=0  Num CS=0
[02/27 18:46:32     17s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/27 18:46:32     17s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/27 18:46:32     17s] (I)      Number of ignored nets                =      0
[02/27 18:46:32     17s] (I)      Number of connected nets              =      0
[02/27 18:46:32     17s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/27 18:46:32     17s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:32     17s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:32     17s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:32     17s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:32     17s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:32     17s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:32     17s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:32     17s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:32     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/27 18:46:32     17s] (I)      Ndr track 0 does not exist
[02/27 18:46:32     17s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:32     17s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:32     17s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:32     17s] (I)      Site width          :   400  (dbu)
[02/27 18:46:32     17s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:32     17s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:32     17s] (I)      GCell width         : 10260  (dbu)
[02/27 18:46:32     17s] (I)      GCell height        : 10260  (dbu)
[02/27 18:46:32     17s] (I)      Grid                :    16    16    11
[02/27 18:46:32     17s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:32     17s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[02/27 18:46:32     17s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[02/27 18:46:32     17s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:32     17s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:32     17s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:32     17s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:32     17s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:32     17s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[02/27 18:46:32     17s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:32     17s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:32     17s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:32     17s] (I)      --------------------------------------------------------
[02/27 18:46:32     17s] 
[02/27 18:46:32     17s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:32     17s] [NR-eGR] Rule id: 0  Nets: 1655
[02/27 18:46:32     17s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:32     17s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:32     17s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:32     17s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:32     17s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:32     17s] [NR-eGR] ========================================
[02/27 18:46:32     17s] [NR-eGR] 
[02/27 18:46:32     17s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:32     17s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:32     17s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:32     17s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:32     17s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:32     17s] (I)      |     2 |    6544 |      310 |         4.74% |
[02/27 18:46:32     17s] (I)      |     3 |    6784 |      180 |         2.65% |
[02/27 18:46:32     17s] (I)      |     4 |    6544 |      310 |         4.74% |
[02/27 18:46:32     17s] (I)      |     5 |    6784 |      180 |         2.65% |
[02/27 18:46:32     17s] (I)      |     6 |    6544 |      310 |         4.74% |
[02/27 18:46:32     17s] (I)      |     7 |    6784 |      180 |         2.65% |
[02/27 18:46:32     17s] (I)      |     8 |    6544 |      310 |         4.74% |
[02/27 18:46:32     17s] (I)      |     9 |    6784 |      360 |         5.31% |
[02/27 18:46:32     17s] (I)      |    10 |    2592 |      656 |        25.31% |
[02/27 18:46:32     17s] (I)      |    11 |    2704 |      160 |         5.92% |
[02/27 18:46:32     17s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:32     17s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1945.00 MB )
[02/27 18:46:32     17s] (I)      Reset routing kernel
[02/27 18:46:32     17s] (I)      numLocalWires=2625  numGlobalNetBranches=740  numLocalNetBranches=573
[02/27 18:46:32     17s] (I)      totalPins=5244  totalGlobalPin=3462 (66.02%)
[02/27 18:46:32     17s] (I)      total 2D Cap : 57321 = (29410 H, 27911 V)
[02/27 18:46:32     17s] (I)      
[02/27 18:46:32     17s] (I)      ============  Phase 1a Route ============
[02/27 18:46:32     17s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/27 18:46:32     17s] (I)      Usage: 3584 = (1942 H, 1642 V) = (6.60% H, 5.88% V) = (9.962e+03um H, 8.423e+03um V)
[02/27 18:46:32     17s] (I)      
[02/27 18:46:32     17s] (I)      ============  Phase 1b Route ============
[02/27 18:46:32     17s] (I)      Usage: 3584 = (1942 H, 1642 V) = (6.60% H, 5.88% V) = (9.962e+03um H, 8.423e+03um V)
[02/27 18:46:32     17s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/27 18:46:32     17s] 
[02/27 18:46:32     17s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:32     17s] Finished Early Global Route rough congestion estimation: mem = 1945.0M
[02/27 18:46:32     17s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1945.0M, EPOCH TIME: 1740692792.503676
[02/27 18:46:32     17s] earlyGlobalRoute rough estimation gcell size 3 row height
[02/27 18:46:32     17s] OPERPROF: Starting CDPad at level 1, MEM:1945.0M, EPOCH TIME: 1740692792.503723
[02/27 18:46:32     17s] CDPadU 0.845 -> 0.846. R=0.741, N=1290, GS=5.130
[02/27 18:46:32     17s] OPERPROF: Finished CDPad at level 1, CPU:0.002, REAL:0.002, MEM:1945.0M, EPOCH TIME: 1740692792.505579
[02/27 18:46:32     17s] OPERPROF: Starting npMain at level 1, MEM:1945.0M, EPOCH TIME: 1740692792.505684
[02/27 18:46:32     17s] OPERPROF:   Starting npPlace at level 2, MEM:1945.0M, EPOCH TIME: 1740692792.507954
[02/27 18:46:32     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.002, REAL:0.002, MEM:1945.0M, EPOCH TIME: 1740692792.510435
[02/27 18:46:32     17s] OPERPROF: Finished npMain at level 1, CPU:0.006, REAL:0.006, MEM:1945.0M, EPOCH TIME: 1740692792.512099
[02/27 18:46:32     17s] Global placement CDP skipped at cutLevel 7.
[02/27 18:46:32     17s] Iteration  7: Total net bbox = 1.670e+04 (8.81e+03 7.90e+03)
[02/27 18:46:32     17s]               Est.  stn bbox = 2.080e+04 (1.06e+04 1.02e+04)
[02/27 18:46:32     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1945.0M
[02/27 18:46:32     17s] 
[02/27 18:46:32     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/27 18:46:32     17s] TLC MultiMap info (StdDelay):
[02/27 18:46:32     17s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/27 18:46:32     17s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/27 18:46:32     17s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/27 18:46:32     17s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/27 18:46:32     17s]  Setting StdDelay to: 37.8ps
[02/27 18:46:32     17s] 
[02/27 18:46:32     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/27 18:46:32     17s] nrCritNet: 0.00% ( 0 / 1671 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[02/27 18:46:32     17s] nrCritNet: 0.00% ( 0 / 1671 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[02/27 18:46:32     17s] Iteration  8: Total net bbox = 1.670e+04 (8.81e+03 7.90e+03)
[02/27 18:46:32     17s]               Est.  stn bbox = 2.080e+04 (1.06e+04 1.02e+04)
[02/27 18:46:32     17s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1945.0M
[02/27 18:46:32     17s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1945.0M, EPOCH TIME: 1740692792.782465
[02/27 18:46:32     17s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 18:46:32     17s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692792.782533
[02/27 18:46:32     17s] Legalizing MH Cells... 0 / 0 (level 7)
[02/27 18:46:32     17s] No instances found in the vector
[02/27 18:46:32     17s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1945.0M, DRC: 0)
[02/27 18:46:32     17s] 0 (out of 0) MH cells were successfully legalized.
[02/27 18:46:32     17s] OPERPROF: Starting npMain at level 1, MEM:1945.0M, EPOCH TIME: 1740692792.782614
[02/27 18:46:32     17s] OPERPROF:   Starting npPlace at level 2, MEM:1945.0M, EPOCH TIME: 1740692792.784866
[02/27 18:46:33     17s] GP RA stats: MHOnly 0 nrInst 1290 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/27 18:46:33     17s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1945.0M, EPOCH TIME: 1740692793.206394
[02/27 18:46:33     17s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.206439
[02/27 18:46:33     17s] Iteration  9: Total net bbox = 1.632e+04 (8.39e+03 7.93e+03)
[02/27 18:46:33     17s]               Est.  stn bbox = 2.025e+04 (1.00e+04 1.03e+04)
[02/27 18:46:33     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.419, REAL:0.422, MEM:1945.0M, EPOCH TIME: 1740692793.206750
[02/27 18:46:33     17s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1945.0M
[02/27 18:46:33     17s] OPERPROF: Finished npMain at level 1, CPU:0.423, REAL:0.426, MEM:1945.0M, EPOCH TIME: 1740692793.208431
[02/27 18:46:33     17s] Iteration 10: Total net bbox = 1.678e+04 (8.67e+03 8.11e+03)
[02/27 18:46:33     17s]               Est.  stn bbox = 2.071e+04 (1.03e+04 1.04e+04)
[02/27 18:46:33     17s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1945.0M
[02/27 18:46:33     17s] [adp] clock
[02/27 18:46:33     17s] [adp] weight, nr nets, wire length
[02/27 18:46:33     17s] [adp]      0        1  86.550500
[02/27 18:46:33     17s] [adp] data
[02/27 18:46:33     17s] [adp] weight, nr nets, wire length
[02/27 18:46:33     17s] [adp]      0     1670  16706.150500
[02/27 18:46:33     17s] [adp] 0.000000|0.000000|0.000000
[02/27 18:46:33     17s] Iteration 11: Total net bbox = 1.678e+04 (8.67e+03 8.11e+03)
[02/27 18:46:33     17s]               Est.  stn bbox = 2.071e+04 (1.03e+04 1.04e+04)
[02/27 18:46:33     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1945.0M
[02/27 18:46:33     17s] *** cost = 1.678e+04 (8.67e+03 8.11e+03) (cpu for global=0:00:01.4) real=0:00:03.0***
[02/27 18:46:33     17s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[02/27 18:46:33     17s] Saved padding area to DB
[02/27 18:46:33     17s] All LLGs are deleted
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1945.0M, EPOCH TIME: 1740692793.225238
[02/27 18:46:33     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.225395
[02/27 18:46:33     17s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1945.0M, EPOCH TIME: 1740692793.225890
[02/27 18:46:33     17s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1945.0M, EPOCH TIME: 1740692793.225926
[02/27 18:46:33     17s] Solver runtime cpu: 0:00:01.0 real: 0:00:01.0
[02/27 18:46:33     17s] Core Placement runtime cpu: 0:00:01.1 real: 0:00:03.0
[02/27 18:46:33     17s] Processing tracks to init pin-track alignment.
[02/27 18:46:33     17s] z: 2, totalTracks: 1
[02/27 18:46:33     17s] z: 4, totalTracks: 1
[02/27 18:46:33     17s] z: 6, totalTracks: 1
[02/27 18:46:33     17s] z: 8, totalTracks: 1
[02/27 18:46:33     17s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:33     17s] All LLGs are deleted
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1945.0M, EPOCH TIME: 1740692793.227560
[02/27 18:46:33     17s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.227685
[02/27 18:46:33     17s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1945.0M, EPOCH TIME: 1740692793.227827
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1945.0M, EPOCH TIME: 1740692793.228492
[02/27 18:46:33     17s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:33     17s] Core basic site is CoreSite
[02/27 18:46:33     17s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1945.0M, EPOCH TIME: 1740692793.240114
[02/27 18:46:33     17s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:33     17s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:33     17s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.240272
[02/27 18:46:33     17s] Fast DP-INIT is on for default
[02/27 18:46:33     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 18:46:33     17s] Atter site array init, number of instance map data is 0.
[02/27 18:46:33     17s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:1945.0M, EPOCH TIME: 1740692793.240972
[02/27 18:46:33     17s] 
[02/27 18:46:33     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:33     17s] OPERPROF:       Starting CMU at level 4, MEM:1945.0M, EPOCH TIME: 1740692793.241094
[02/27 18:46:33     17s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.241340
[02/27 18:46:33     17s] 
[02/27 18:46:33     17s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:33     17s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:1945.0M, EPOCH TIME: 1740692793.241430
[02/27 18:46:33     17s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1945.0M, EPOCH TIME: 1740692793.241442
[02/27 18:46:33     17s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.241456
[02/27 18:46:33     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1945.0MB).
[02/27 18:46:33     17s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.016, REAL:0.016, MEM:1945.0M, EPOCH TIME: 1740692793.241668
[02/27 18:46:33     17s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.016, REAL:0.016, MEM:1945.0M, EPOCH TIME: 1740692793.241684
[02/27 18:46:33     17s] TDRefine: refinePlace mode is spiral
[02/27 18:46:33     17s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.213690.1
[02/27 18:46:33     17s] OPERPROF: Starting RefinePlace at level 1, MEM:1945.0M, EPOCH TIME: 1740692793.241707
[02/27 18:46:33     17s] *** Starting place_detail (0:00:17.8 mem=1945.0M) ***
[02/27 18:46:33     17s] Total net bbox length = 1.679e+04 (8.668e+03 8.124e+03) (ext = 9.965e+02)
[02/27 18:46:33     17s] 
[02/27 18:46:33     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:33     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:33     17s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:33     17s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:33     17s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1945.0M, EPOCH TIME: 1740692793.243505
[02/27 18:46:33     17s] Starting refinePlace ...
[02/27 18:46:33     17s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:33     17s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:33     17s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1945.0M, EPOCH TIME: 1740692793.245525
[02/27 18:46:33     17s] DDP initSite1 nrRow 44 nrJob 44
[02/27 18:46:33     17s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1945.0M, EPOCH TIME: 1740692793.245560
[02/27 18:46:33     17s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.245585
[02/27 18:46:33     17s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1945.0M, EPOCH TIME: 1740692793.245597
[02/27 18:46:33     17s] DDP markSite nrRow 44 nrJob 44
[02/27 18:46:33     17s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.245629
[02/27 18:46:33     17s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1945.0M, EPOCH TIME: 1740692793.245640
[02/27 18:46:33     17s]   Spread Effort: high, standalone mode, useDDP on.
[02/27 18:46:33     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1945.0MB) @(0:00:17.8 - 0:00:17.8).
[02/27 18:46:33     17s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:33     17s] wireLenOptFixPriorityInst 0 inst fixed
[02/27 18:46:33     17s] Placement tweakage begins.
[02/27 18:46:33     17s] wire length = 2.043e+04
[02/27 18:46:33     17s] wire length = 2.035e+04
[02/27 18:46:33     17s] Placement tweakage ends.
[02/27 18:46:33     17s] Move report: tweak moves 110 insts, mean move: 2.75 um, max move: 5.72 um 
[02/27 18:46:33     17s] 	Max move on inst (mul_97_52_g15356): (37.76, 20.08) --> (35.13, 23.17)
[02/27 18:46:33     17s] 
[02/27 18:46:33     17s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 18:46:33     17s] Move report: legalization moves 1290 insts, mean move: 1.20 um, max move: 8.01 um spiral
[02/27 18:46:33     17s] 	Max move on inst (mul_97_52_g14740__5477): (74.90, 21.47) --> (68.60, 19.76)
[02/27 18:46:33     17s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:33     17s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:33     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1973.1MB) @(0:00:17.8 - 0:00:17.8).
[02/27 18:46:33     17s] Move report: Detail placement moves 1290 insts, mean move: 1.37 um, max move: 8.32 um 
[02/27 18:46:33     17s] 	Max move on inst (mul_97_52_g15490__1705): (77.80, 50.53) --> (74.60, 45.41)
[02/27 18:46:33     17s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1973.1MB
[02/27 18:46:33     17s] Statistics of distance of Instance movement in refine placement:
[02/27 18:46:33     17s]   maximum (X+Y) =         8.32 um
[02/27 18:46:33     17s]   inst (mul_97_52_g15490__1705) with max move: (77.8, 50.526) -> (74.6, 45.41)
[02/27 18:46:33     17s]   mean    (X+Y) =         1.37 um
[02/27 18:46:33     17s] Total instances moved : 1290
[02/27 18:46:33     17s] Summary Report:
[02/27 18:46:33     17s] Instances move: 1290 (out of 1290 movable)
[02/27 18:46:33     17s] Instances flipped: 0
[02/27 18:46:33     17s] Mean displacement: 1.37 um
[02/27 18:46:33     17s] Max displacement: 8.32 um (Instance: mul_97_52_g15490__1705) (77.8, 50.526) -> (74.6, 45.41)
[02/27 18:46:33     17s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: XNOR2X1
[02/27 18:46:33     17s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.043, REAL:0.043, MEM:1973.1M, EPOCH TIME: 1740692793.286574
[02/27 18:46:33     17s] Total net bbox length = 1.735e+04 (8.782e+03 8.570e+03) (ext = 9.860e+02)
[02/27 18:46:33     17s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1973.1MB
[02/27 18:46:33     17s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1973.1MB) @(0:00:17.8 - 0:00:17.8).
[02/27 18:46:33     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.213690.1
[02/27 18:46:33     17s] *** Finished place_detail (0:00:17.8 mem=1973.1M) ***
[02/27 18:46:33     17s] OPERPROF: Finished RefinePlace at level 1, CPU:0.045, REAL:0.045, MEM:1973.1M, EPOCH TIME: 1740692793.286852
[02/27 18:46:33     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1973.1M, EPOCH TIME: 1740692793.286865
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1290).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] All LLGs are deleted
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1973.1M, EPOCH TIME: 1740692793.287498
[02/27 18:46:33     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1973.1M, EPOCH TIME: 1740692793.287626
[02/27 18:46:33     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1970.1M, EPOCH TIME: 1740692793.288497
[02/27 18:46:33     17s] Processing tracks to init pin-track alignment.
[02/27 18:46:33     17s] z: 2, totalTracks: 1
[02/27 18:46:33     17s] z: 4, totalTracks: 1
[02/27 18:46:33     17s] z: 6, totalTracks: 1
[02/27 18:46:33     17s] z: 8, totalTracks: 1
[02/27 18:46:33     17s] *** End of Placement (cpu=0:00:02.3, real=0:00:03.0, mem=1970.1M) ***
[02/27 18:46:33     17s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:33     17s] All LLGs are deleted
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.1M, EPOCH TIME: 1740692793.290155
[02/27 18:46:33     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1970.1M, EPOCH TIME: 1740692793.290278
[02/27 18:46:33     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1970.1M, EPOCH TIME: 1740692793.290402
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1970.1M, EPOCH TIME: 1740692793.291058
[02/27 18:46:33     17s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:33     17s] Core basic site is CoreSite
[02/27 18:46:33     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1970.1M, EPOCH TIME: 1740692793.302740
[02/27 18:46:33     17s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:33     17s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:33     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1970.1M, EPOCH TIME: 1740692793.302900
[02/27 18:46:33     17s] Fast DP-INIT is on for default
[02/27 18:46:33     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 18:46:33     17s] Atter site array init, number of instance map data is 0.
[02/27 18:46:33     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:1970.1M, EPOCH TIME: 1740692793.303598
[02/27 18:46:33     17s] 
[02/27 18:46:33     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:33     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1970.1M, EPOCH TIME: 1740692793.303764
[02/27 18:46:33     17s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1970.1M, EPOCH TIME: 1740692793.303874
[02/27 18:46:33     17s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1970.1M, EPOCH TIME: 1740692793.303968
[02/27 18:46:33     17s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M, EPOCH TIME: 1740692793.304105
[02/27 18:46:33     17s] Density distribution unevenness ratio (U70) = 2.252%
[02/27 18:46:33     17s] Density distribution unevenness ratio (U80) = 0.000%
[02/27 18:46:33     17s] Density distribution unevenness ratio (U90) = 0.000%
[02/27 18:46:33     17s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1970.1M, EPOCH TIME: 1740692793.304132
[02/27 18:46:33     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1970.1M, EPOCH TIME: 1740692793.304142
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] default core: bins with density > 0.750 =  8.00 % ( 2 / 25 )
[02/27 18:46:33     17s] Density distribution unevenness ratio = 4.003%
[02/27 18:46:33     17s] All LLGs are deleted
[02/27 18:46:33     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1970.1M, EPOCH TIME: 1740692793.304659
[02/27 18:46:33     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1970.1M, EPOCH TIME: 1740692793.304775
[02/27 18:46:33     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1970.1M, EPOCH TIME: 1740692793.305283
[02/27 18:46:33     17s] *** Free Virtual Timing Model ...(mem=1970.1M)
[02/27 18:46:33     17s] Starting IO pin assignment...
[02/27 18:46:33     17s] The design is not routed. Using placement based method for pin assignment.
[02/27 18:46:33     17s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/27 18:46:33     17s] Completed IO pin assignment.
[02/27 18:46:33     17s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:33     17s] UM:*                                                                   final
[02/27 18:46:33     17s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:33     17s] UM:*                                                                   global_place
[02/27 18:46:33     17s] **INFO: Enable pre-place timing setting for timing analysis
[02/27 18:46:33     17s] Set Using Default Delay Limit as 101.
[02/27 18:46:33     17s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/27 18:46:33     17s] Set Default Net Delay as 0 ps.
[02/27 18:46:33     17s] Set Default Net Load as 0 pF. 
[02/27 18:46:33     17s] **INFO: Analyzing IO path groups for slack adjustment
[02/27 18:46:33     17s] Effort level <high> specified for reg2reg_tmp.213690 path_group
[02/27 18:46:33     17s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:33     17s] #################################################################################
[02/27 18:46:33     17s] # Design Stage: PreRoute
[02/27 18:46:33     17s] # Design Name: multiplier32FP
[02/27 18:46:33     17s] # Design Mode: 45nm
[02/27 18:46:33     17s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:33     17s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:33     17s] # Signoff Settings: SI Off 
[02/27 18:46:33     17s] #################################################################################
[02/27 18:46:33     17s] Calculate delays in BcWc mode...
[02/27 18:46:33     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1973.1M, InitMEM = 1973.1M)
[02/27 18:46:33     17s] Start delay calculation (fullDC) (1 T). (MEM=1973.07)
[02/27 18:46:33     17s] End AAE Lib Interpolated Model. (MEM=1973.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:33     18s] Total number of fetched objects 1704
[02/27 18:46:33     18s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:33     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:33     18s] End delay calculation. (MEM=2004.76 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:33     18s] End delay calculation (fullDC). (MEM=2004.76 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:33     18s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2004.8M) ***
[02/27 18:46:33     18s] **INFO: Disable pre-place timing setting for timing analysis
[02/27 18:46:33     18s] Set Using Default Delay Limit as 1000.
[02/27 18:46:33     18s] Set Default Net Delay as 1000 ps.
[02/27 18:46:33     18s] Set Default Net Load as 0.5 pF. 
[02/27 18:46:33     18s] Info: Disable timing driven in postCTS congRepair.
[02/27 18:46:33     18s] User Input Parameters:
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] Starting congRepair ...
[02/27 18:46:33     18s] - Congestion Driven    : On
[02/27 18:46:33     18s] - Timing Driven        : Off
[02/27 18:46:33     18s] - Area-Violation Based : On
[02/27 18:46:33     18s] - Start Rollback Level : -5
[02/27 18:46:33     18s] - Legalized            : On
[02/27 18:46:33     18s] - Window Based         : Off
[02/27 18:46:33     18s] - eDen incr mode       : Off
[02/27 18:46:33     18s] - Small incr mode      : Off
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1995.2M, EPOCH TIME: 1740692793.602974
[02/27 18:46:33     18s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1995.2M, EPOCH TIME: 1740692793.605896
[02/27 18:46:33     18s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1995.2M, EPOCH TIME: 1740692793.605947
[02/27 18:46:33     18s] Starting Early Global Route congestion estimation: mem = 1995.2M
[02/27 18:46:33     18s] (I)      ==================== Layers =====================
[02/27 18:46:33     18s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:33     18s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:33     18s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:33     18s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:33     18s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:33     18s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:33     18s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:33     18s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:33     18s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:33     18s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:33     18s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:33     18s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:33     18s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:33     18s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:33     18s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:33     18s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:33     18s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:33     18s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:33     18s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:33     18s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:33     18s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:33     18s] (I)      Started Import and model ( Curr Mem: 1995.25 MB )
[02/27 18:46:33     18s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:33     18s] (I)      == Non-default Options ==
[02/27 18:46:33     18s] (I)      Maximum routing layer                              : 11
[02/27 18:46:33     18s] (I)      Number of threads                                  : 1
[02/27 18:46:33     18s] (I)      Use non-blocking free Dbs wires                    : false
[02/27 18:46:33     18s] (I)      Method to set GCell size                           : row
[02/27 18:46:33     18s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:33     18s] (I)      Use row-based GCell size
[02/27 18:46:33     18s] (I)      Use row-based GCell align
[02/27 18:46:33     18s] (I)      layer 0 area = 80000
[02/27 18:46:33     18s] (I)      layer 1 area = 80000
[02/27 18:46:33     18s] (I)      layer 2 area = 80000
[02/27 18:46:33     18s] (I)      layer 3 area = 80000
[02/27 18:46:33     18s] (I)      layer 4 area = 80000
[02/27 18:46:33     18s] (I)      layer 5 area = 80000
[02/27 18:46:33     18s] (I)      layer 6 area = 80000
[02/27 18:46:33     18s] (I)      layer 7 area = 80000
[02/27 18:46:33     18s] (I)      layer 8 area = 80000
[02/27 18:46:33     18s] (I)      layer 9 area = 400000
[02/27 18:46:33     18s] (I)      layer 10 area = 400000
[02/27 18:46:33     18s] (I)      GCell unit size   : 3420
[02/27 18:46:33     18s] (I)      GCell multiplier  : 1
[02/27 18:46:33     18s] (I)      GCell row height  : 3420
[02/27 18:46:33     18s] (I)      Actual row height : 3420
[02/27 18:46:33     18s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:33     18s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:33     18s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:33     18s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:33     18s] (I)      ==================== Default via =====================
[02/27 18:46:33     18s] (I)      +----+------------------+----------------------------+
[02/27 18:46:33     18s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/27 18:46:33     18s] (I)      +----+------------------+----------------------------+
[02/27 18:46:33     18s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/27 18:46:33     18s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/27 18:46:33     18s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/27 18:46:33     18s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/27 18:46:33     18s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/27 18:46:33     18s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/27 18:46:33     18s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/27 18:46:33     18s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/27 18:46:33     18s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/27 18:46:33     18s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/27 18:46:33     18s] (I)      +----+------------------+----------------------------+
[02/27 18:46:33     18s] [NR-eGR] Read 1664 PG shapes
[02/27 18:46:33     18s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:33     18s] [NR-eGR] Read 0 other shapes
[02/27 18:46:33     18s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:33     18s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:33     18s] [NR-eGR] #PG Blockages       : 1664
[02/27 18:46:33     18s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:33     18s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:33     18s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:33     18s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:33     18s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:33     18s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 18:46:33     18s] [NR-eGR] Read 1671 nets ( ignored 0 )
[02/27 18:46:33     18s] (I)      early_global_route_priority property id does not exist.
[02/27 18:46:33     18s] (I)      Read Num Blocks=1664  Num Prerouted Wires=0  Num CS=0
[02/27 18:46:33     18s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/27 18:46:33     18s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/27 18:46:33     18s] (I)      Number of ignored nets                =      0
[02/27 18:46:33     18s] (I)      Number of connected nets              =      0
[02/27 18:46:33     18s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/27 18:46:33     18s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:33     18s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:33     18s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:33     18s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:33     18s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:33     18s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:33     18s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:33     18s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:33     18s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/27 18:46:33     18s] (I)      Ndr track 0 does not exist
[02/27 18:46:33     18s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:33     18s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:33     18s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:33     18s] (I)      Site width          :   400  (dbu)
[02/27 18:46:33     18s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:33     18s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:33     18s] (I)      GCell width         :  3420  (dbu)
[02/27 18:46:33     18s] (I)      GCell height        :  3420  (dbu)
[02/27 18:46:33     18s] (I)      Grid                :    48    47    11
[02/27 18:46:33     18s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:33     18s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/27 18:46:33     18s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/27 18:46:33     18s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:33     18s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:33     18s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:33     18s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:33     18s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:33     18s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/27 18:46:33     18s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:33     18s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:33     18s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:33     18s] (I)      --------------------------------------------------------
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:33     18s] [NR-eGR] Rule id: 0  Nets: 1671
[02/27 18:46:33     18s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:33     18s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:33     18s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:33     18s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:33     18s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:33     18s] [NR-eGR] ========================================
[02/27 18:46:33     18s] [NR-eGR] 
[02/27 18:46:33     18s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:33     18s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:33     18s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:33     18s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:33     18s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:33     18s] (I)      |     2 |   19223 |      900 |         4.68% |
[02/27 18:46:33     18s] (I)      |     3 |   20352 |      224 |         1.10% |
[02/27 18:46:33     18s] (I)      |     4 |   19223 |      900 |         4.68% |
[02/27 18:46:33     18s] (I)      |     5 |   20352 |      224 |         1.10% |
[02/27 18:46:33     18s] (I)      |     6 |   19223 |      900 |         4.68% |
[02/27 18:46:33     18s] (I)      |     7 |   20352 |      224 |         1.10% |
[02/27 18:46:33     18s] (I)      |     8 |   19223 |      900 |         4.68% |
[02/27 18:46:33     18s] (I)      |     9 |   20352 |      448 |         2.20% |
[02/27 18:46:33     18s] (I)      |    10 |    7614 |     1912 |        25.11% |
[02/27 18:46:33     18s] (I)      |    11 |    8112 |      474 |         5.84% |
[02/27 18:46:33     18s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:33     18s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1995.25 MB )
[02/27 18:46:33     18s] (I)      Reset routing kernel
[02/27 18:46:33     18s] (I)      Started Global Routing ( Curr Mem: 1995.25 MB )
[02/27 18:46:33     18s] (I)      totalPins=5364  totalGlobalPin=5232 (97.54%)
[02/27 18:46:33     18s] (I)      total 2D Cap : 169748 = (88190 H, 81558 V)
[02/27 18:46:33     18s] (I)      
[02/27 18:46:33     18s] (I)      ============  Phase 1a Route ============
[02/27 18:46:33     18s] [NR-eGR] Layer group 1: route 1671 net(s) in layer range [2, 11]
[02/27 18:46:33     18s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:33     18s] (I)      
[02/27 18:46:33     18s] (I)      ============  Phase 1b Route ============
[02/27 18:46:33     18s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:33     18s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.010618e+04um
[02/27 18:46:33     18s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/27 18:46:33     18s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/27 18:46:33     18s] (I)      
[02/27 18:46:33     18s] (I)      ============  Phase 1c Route ============
[02/27 18:46:33     18s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:33     18s] (I)      
[02/27 18:46:33     18s] (I)      ============  Phase 1d Route ============
[02/27 18:46:33     18s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:33     18s] (I)      
[02/27 18:46:33     18s] (I)      ============  Phase 1e Route ============
[02/27 18:46:33     18s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:33     18s] (I)      
[02/27 18:46:33     18s] (I)      ============  Phase 1l Route ============
[02/27 18:46:33     18s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.010618e+04um
[02/27 18:46:33     18s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/27 18:46:33     18s] (I)      Layer  2:      18571      6252         0           0       18878    ( 0.00%) 
[02/27 18:46:33     18s] (I)      Layer  3:      19771      5560         0           0       19881    ( 0.00%) 
[02/27 18:46:33     18s] (I)      Layer  4:      18571      1308         0           0       18878    ( 0.00%) 
[02/27 18:46:33     18s] (I)      Layer  5:      19771       767         0           0       19881    ( 0.00%) 
[02/27 18:46:33     18s] (I)      Layer  6:      18571         9         0           0       18878    ( 0.00%) 
[02/27 18:46:33     18s] (I)      Layer  7:      19771        17         0           0       19881    ( 0.00%) 
[02/27 18:46:33     18s] (I)      Layer  8:      18571         7         0           0       18878    ( 0.00%) 
[02/27 18:46:33     18s] (I)      Layer  9:      19691        21         0           0       19881    ( 0.00%) 
[02/27 18:46:33     18s] (I)      Layer 10:       5566         7         0         629        6922    ( 8.33%) 
[02/27 18:46:33     18s] (I)      Layer 11:       7473        12         0         508        7445    ( 6.38%) 
[02/27 18:46:33     18s] (I)      Total:        166327     13960         0        1136      169402    ( 0.67%) 
[02/27 18:46:33     18s] (I)      
[02/27 18:46:33     18s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 18:46:33     18s] [NR-eGR]                        OverCon            
[02/27 18:46:33     18s] [NR-eGR]                         #Gcell     %Gcell
[02/27 18:46:33     18s] [NR-eGR]        Layer             (1-0)    OverCon
[02/27 18:46:33     18s] [NR-eGR] ----------------------------------------------
[02/27 18:46:33     18s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR] ----------------------------------------------
[02/27 18:46:33     18s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/27 18:46:33     18s] [NR-eGR] 
[02/27 18:46:33     18s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2003.25 MB )
[02/27 18:46:33     18s] (I)      total 2D Cap : 169846 = (88240 H, 81606 V)
[02/27 18:46:33     18s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.024, REAL:0.087, MEM:2003.2M, EPOCH TIME: 1740692793.692971
[02/27 18:46:33     18s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:33     18s] OPERPROF: Starting HotSpotCal at level 1, MEM:2003.2M, EPOCH TIME: 1740692793.692986
[02/27 18:46:33     18s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2003.2M
[02/27 18:46:33     18s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:33     18s] [hotspot] |            |   max hotspot | total hotspot |
[02/27 18:46:33     18s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:33     18s] [hotspot] | normalized |          0.00 |          0.00 |
[02/27 18:46:33     18s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:33     18s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 18:46:33     18s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 18:46:33     18s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2003.2M, EPOCH TIME: 1740692793.693204
[02/27 18:46:33     18s] Skipped repairing congestion.
[02/27 18:46:33     18s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2003.2M, EPOCH TIME: 1740692793.693228
[02/27 18:46:33     18s] Starting Early Global Route wiring: mem = 2003.2M
[02/27 18:46:33     18s] (I)      ============= Track Assignment ============
[02/27 18:46:33     18s] (I)      Started Track Assignment (1T) ( Curr Mem: 2003.25 MB )
[02/27 18:46:33     18s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/27 18:46:33     18s] (I)      Run Multi-thread track assignment
[02/27 18:46:33     18s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2003.25 MB )
[02/27 18:46:33     18s] (I)      Started Export ( Curr Mem: 2003.25 MB )
[02/27 18:46:33     18s] [NR-eGR]                  Length (um)   Vias 
[02/27 18:46:33     18s] [NR-eGR] ------------------------------------
[02/27 18:46:33     18s] [NR-eGR]  Metal1   (1H)             0   5260 
[02/27 18:46:33     18s] [NR-eGR]  Metal2   (2V)          8406   7494 
[02/27 18:46:33     18s] [NR-eGR]  Metal3   (3H)          9483    674 
[02/27 18:46:33     18s] [NR-eGR]  Metal4   (4V)          2177    209 
[02/27 18:46:33     18s] [NR-eGR]  Metal5   (5H)          1324     17 
[02/27 18:46:33     18s] [NR-eGR]  Metal6   (6V)             2     16 
[02/27 18:46:33     18s] [NR-eGR]  Metal7   (7H)            29     13 
[02/27 18:46:33     18s] [NR-eGR]  Metal8   (8V)             0     13 
[02/27 18:46:33     18s] [NR-eGR]  Metal9   (9H)             1     11 
[02/27 18:46:33     18s] [NR-eGR]  Metal10  (10V)            6     17 
[02/27 18:46:33     18s] [NR-eGR]  Metal11  (11H)           40      0 
[02/27 18:46:33     18s] [NR-eGR] ------------------------------------
[02/27 18:46:33     18s] [NR-eGR]           Total        21467  13724 
[02/27 18:46:33     18s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:33     18s] [NR-eGR] Total half perimeter of net bounding box: 17328um
[02/27 18:46:33     18s] [NR-eGR] Total length: 21467um, number of vias: 13724
[02/27 18:46:33     18s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:33     18s] [NR-eGR] Total eGR-routed clock nets wire length: 171um, number of vias: 100
[02/27 18:46:33     18s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:33     18s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2003.25 MB )
[02/27 18:46:33     18s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.016, REAL:0.016, MEM:2003.2M, EPOCH TIME: 1740692793.709560
[02/27 18:46:33     18s] Early Global Route wiring runtime: 0.02 seconds, mem = 2003.2M
[02/27 18:46:33     18s] Tdgp not successfully inited but do clear! skip clearing
[02/27 18:46:33     18s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:33     18s] *** Finishing place_design default flow ***
[02/27 18:46:33     18s] ***** Total cpu  0:0:4
[02/27 18:46:33     18s] ***** Total real time  0:0:4
[02/27 18:46:33     18s] **place_design ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 1940.2M **
[02/27 18:46:33     18s] Tdgp not successfully inited but do clear! skip clearing
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] *** Summary of all messages that are not suppressed in this session:
[02/27 18:46:33     18s] Severity  ID               Count  Summary                                  
[02/27 18:46:33     18s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/27 18:46:33     18s] *** Message Summary: 2 warning(s), 0 error(s)
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:33     18s] UM:*                                                                   final
[02/27 18:46:33     18s] UM: Running design category ...
[02/27 18:46:33     18s] All LLGs are deleted
[02/27 18:46:33     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1940.2M, EPOCH TIME: 1740692793.781972
[02/27 18:46:33     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1940.2M, EPOCH TIME: 1740692793.782220
[02/27 18:46:33     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1940.2M, EPOCH TIME: 1740692793.782264
[02/27 18:46:33     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1940.2M, EPOCH TIME: 1740692793.782991
[02/27 18:46:33     18s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:33     18s] Core basic site is CoreSite
[02/27 18:46:33     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1940.2M, EPOCH TIME: 1740692793.796660
[02/27 18:46:33     18s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:46:33     18s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:46:33     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1940.2M, EPOCH TIME: 1740692793.796852
[02/27 18:46:33     18s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:46:33     18s] SiteArray: use 114,688 bytes
[02/27 18:46:33     18s] SiteArray: current memory after site array memory allocation 1940.2M
[02/27 18:46:33     18s] SiteArray: FP blocked sites are writable
[02/27 18:46:33     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1940.2M, EPOCH TIME: 1740692793.797279
[02/27 18:46:33     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1940.2M, EPOCH TIME: 1740692793.797335
[02/27 18:46:33     18s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:46:33     18s] Atter site array init, number of instance map data is 0.
[02/27 18:46:33     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:1940.2M, EPOCH TIME: 1740692793.797823
[02/27 18:46:33     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.016, MEM:1940.2M, EPOCH TIME: 1740692793.797888
[02/27 18:46:33     18s] All LLGs are deleted
[02/27 18:46:33     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1940.2M, EPOCH TIME: 1740692793.798461
[02/27 18:46:33     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1940.2M, EPOCH TIME: 1740692793.798581
[02/27 18:46:33     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] 	Current design flip-flop statistics
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] Single-Bit FF Count          :           40
[02/27 18:46:33     18s] Multi-Bit FF Count           :            0
[02/27 18:46:33     18s] Total Bit Count              :           40
[02/27 18:46:33     18s] Total FF Count               :           40
[02/27 18:46:33     18s] Bits Per Flop                :        1.000
[02/27 18:46:33     18s] Total Clock Pin Cap(FF)      :        8.318
[02/27 18:46:33     18s] Multibit Conversion Ratio(%) :         0.00
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s]             Multi-bit cell usage statistics
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] ============================================================
[02/27 18:46:33     18s] Sequential Multibit cells usage statistics
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] -FlipFlops               40                    0        0.00                    1.00
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] Seq_Mbit libcell              Bitwidth        Count
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] Total 0
[02/27 18:46:33     18s] ============================================================
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] Category            Num of Insts Rejected     Reasons
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s] ------------------------------------------------------------
[02/27 18:46:33     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:33     18s] UM:           18.3             22                                      place_design
[02/27 18:46:33     18s] *** placeDesign #1 [finish] : cpu/real = 0:00:03.7/0:00:04.8 (0.8), totSession cpu/real = 0:00:18.3/0:00:20.8 (0.9), mem = 1940.2M
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] =============================================================================================
[02/27 18:46:33     18s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[02/27 18:46:33     18s] =============================================================================================
[02/27 18:46:33     18s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:33     18s] ---------------------------------------------------------------------------------------------
[02/27 18:46:33     18s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:33     18s] [ TimingUpdate           ]      8   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/27 18:46:33     18s] [ FullDelayCalc          ]      5   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    1.0
[02/27 18:46:33     18s] [ MISC                   ]          0:00:04.3  (  89.8 % )     0:00:04.3 /  0:00:03.2    0.7
[02/27 18:46:33     18s] ---------------------------------------------------------------------------------------------
[02/27 18:46:33     18s]  placeDesign #1 TOTAL               0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:03.7    0.8
[02/27 18:46:33     18s] ---------------------------------------------------------------------------------------------
[02/27 18:46:33     18s] 
[02/27 18:46:33     18s] @file 116:
[02/27 18:46:33     18s] @file 117:
[02/27 18:46:33     18s] @file 118: #-----------------------------------------------------------------------------
[02/27 18:46:33     18s] @file 119: # Save Design: 02_placement.enc
[02/27 18:46:33     18s] @file 120: #-----------------------------------------------------------------------------
[02/27 18:46:33     18s] @file 121: # graphical or command
[02/27 18:46:33     18s] @@file 122: write_db 02_placement.enc
[02/27 18:46:33     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:46:33     18s] #% Begin save design ... (date=02/27 18:46:33, mem=1638.7M)
[02/27 18:46:33     18s] % Begin Save ccopt configuration ... (date=02/27 18:46:33, mem=1638.7M)
[02/27 18:46:33     18s] % End Save ccopt configuration ... (date=02/27 18:46:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1638.7M, current mem=1638.7M)
[02/27 18:46:33     18s] % Begin Save netlist data ... (date=02/27 18:46:33, mem=1638.7M)
[02/27 18:46:33     18s] Writing Binary DB to 02_placement.enc/multiplier32FP.v.bin in single-threaded mode...
[02/27 18:46:33     18s] % End Save netlist data ... (date=02/27 18:46:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1638.9M, current mem=1638.9M)
[02/27 18:46:33     18s] Saving symbol-table file ...
[02/27 18:46:34     18s] Saving congestion map file 02_placement.enc/multiplier32FP.route.congmap.gz ...
[02/27 18:46:34     18s] % Begin Save AAE data ... (date=02/27 18:46:34, mem=1639.1M)
[02/27 18:46:34     18s] Saving AAE Data ...
[02/27 18:46:34     18s] % End Save AAE data ... (date=02/27 18:46:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1639.1M, current mem=1639.1M)
[02/27 18:46:34     18s] Saving preference file 02_placement.enc/gui.pref.tcl ...
[02/27 18:46:34     18s] Saving mode setting ...
[02/27 18:46:34     18s] Saving root attributes to be loaded post write_db ...
[02/27 18:46:34     18s] Saving global file ...
[02/27 18:46:34     18s] Saving root attributes to be loaded previous write_db ...
[02/27 18:46:34     18s] % Begin Save floorplan data ... (date=02/27 18:46:34, mem=1641.3M)
[02/27 18:46:34     18s] Saving floorplan file ...
[02/27 18:46:34     18s] % End Save floorplan data ... (date=02/27 18:46:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.3M, current mem=1641.3M)
[02/27 18:46:34     18s] Saving PG file 02_placement.enc/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 18:46:34 2025)
[02/27 18:46:34     18s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1940.8M) ***
[02/27 18:46:34     18s] Saving Drc markers ...
[02/27 18:46:34     18s] ... No Drc file written since there is no markers found.
[02/27 18:46:34     18s] % Begin Save placement data ... (date=02/27 18:46:34, mem=1641.3M)
[02/27 18:46:34     18s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/27 18:46:34     18s] Save Adaptive View Pruning View Names to Binary file
[02/27 18:46:34     18s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1943.8M) ***
[02/27 18:46:34     18s] % End Save placement data ... (date=02/27 18:46:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.3M, current mem=1641.3M)
[02/27 18:46:34     18s] % Begin Save routing data ... (date=02/27 18:46:34, mem=1641.3M)
[02/27 18:46:34     18s] Saving route file ...
[02/27 18:46:34     18s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1940.8M) ***
[02/27 18:46:34     18s] % End Save routing data ... (date=02/27 18:46:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.3M, current mem=1641.3M)
[02/27 18:46:34     18s] Saving property file 02_placement.enc/multiplier32FP.prop
[02/27 18:46:34     18s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1943.8M) ***
[02/27 18:46:34     18s] % Begin Save power constraints data ... (date=02/27 18:46:34, mem=1641.3M)
[02/27 18:46:35     19s] % End Save power constraints data ... (date=02/27 18:46:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=1641.3M, current mem=1641.3M)
[02/27 18:46:35     19s] Generated self-contained design 02_placement.enc
[02/27 18:46:35     19s] #% End save design ... (date=02/27 18:46:35, total cpu=0:00:00.7, real=0:00:02.0, peak res=1671.9M, current mem=1642.2M)
[02/27 18:46:35     19s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:46:35     19s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 18:46:35     19s] 
[02/27 18:46:35     19s] @file 123:
[02/27 18:46:35     19s] @file 124:
[02/27 18:46:35     19s] @file 125: #-----------------------------------------------------------------------------
[02/27 18:46:35     19s] @file 126: # Extract RC
[02/27 18:46:35     19s] @file 127: #-----------------------------------------------------------------------------
[02/27 18:46:35     19s] @file 128: # graphical or command
[02/27 18:46:35     19s] @@file 129: set_db extract_rc_engine pre_route
[02/27 18:46:35     19s] @@file 130: extract_rc ;
[02/27 18:46:35     19s] Extraction called for design 'multiplier32FP' of instances=1290 and nets=1731 using extraction engine 'pre_route' .
[02/27 18:46:35     19s] pre_route RC Extraction called for design multiplier32FP.
[02/27 18:46:35     19s] RC Extraction called in multi-corner(2) mode.
[02/27 18:46:35     19s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:46:35     19s] Type 'man IMPEXT-6166' for more detail.
[02/27 18:46:35     19s] RCMode: PreRoute
[02/27 18:46:35     19s]       RC Corner Indexes            0       1   
[02/27 18:46:35     19s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/27 18:46:35     19s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:35     19s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:35     19s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:35     19s] Shrink Factor                : 1.00000
[02/27 18:46:35     19s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 18:46:35     19s] Using capacitance table file ...
[02/27 18:46:35     19s] 
[02/27 18:46:35     19s] Trim Metal Layers:
[02/27 18:46:35     19s] LayerId::1 widthSet size::4
[02/27 18:46:35     19s] LayerId::2 widthSet size::4
[02/27 18:46:35     19s] LayerId::3 widthSet size::4
[02/27 18:46:35     19s] LayerId::4 widthSet size::4
[02/27 18:46:35     19s] LayerId::5 widthSet size::4
[02/27 18:46:35     19s] LayerId::6 widthSet size::4
[02/27 18:46:35     19s] LayerId::7 widthSet size::4
[02/27 18:46:35     19s] LayerId::8 widthSet size::4
[02/27 18:46:35     19s] LayerId::9 widthSet size::4
[02/27 18:46:35     19s] LayerId::10 widthSet size::4
[02/27 18:46:35     19s] LayerId::11 widthSet size::3
[02/27 18:46:35     19s] eee: pegSigSF::1.070000
[02/27 18:46:35     19s] Updating RC grid for preRoute extraction ...
[02/27 18:46:35     19s] Initializing multi-corner resistance tables ...
[02/27 18:46:35     19s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:46:35     19s] eee: l::2 avDens::0.241571 usedTrk::516.357899 availTrk::2137.500000 sigTrk::516.357899
[02/27 18:46:35     19s] eee: l::3 avDens::0.259348 usedTrk::583.532868 availTrk::2250.000000 sigTrk::583.532868
[02/27 18:46:35     19s] eee: l::4 avDens::0.067355 usedTrk::132.453537 availTrk::1966.500000 sigTrk::132.453537
[02/27 18:46:35     19s] eee: l::5 avDens::0.042542 usedTrk::80.403889 availTrk::1890.000000 sigTrk::80.403889
[02/27 18:46:35     19s] eee: l::6 avDens::0.000557 usedTrk::0.095322 availTrk::171.000000 sigTrk::0.095322
[02/27 18:46:35     19s] eee: l::7 avDens::0.018519 usedTrk::1.666667 availTrk::90.000000 sigTrk::1.666667
[02/27 18:46:35     19s] eee: l::8 avDens::0.000130 usedTrk::0.011111 availTrk::85.500000 sigTrk::0.011111
[02/27 18:46:35     19s] eee: l::9 avDens::0.000146 usedTrk::0.052632 availTrk::360.000000 sigTrk::0.052632
[02/27 18:46:35     19s] eee: l::10 avDens::0.149695 usedTrk::127.989152 availTrk::855.000000 sigTrk::127.989152
[02/27 18:46:35     19s] eee: l::11 avDens::0.050355 usedTrk::23.566199 availTrk::468.000000 sigTrk::23.566199
[02/27 18:46:35     19s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:35     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.220047 uaWl=1.000000 uaWlH=0.166706 aWlH=0.000000 lMod=0 pMax=0.812400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:35     19s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1955.902M)
[02/27 18:46:35     19s] @file 130: # generates RC database for timing analysis and signal integrity (SI) anaysis
[02/27 18:46:35     19s] @file 131:
[02/27 18:46:35     19s] @file 132:
[02/27 18:46:35     19s] @file 133: #-----------------------------------------------------------------------------
[02/27 18:46:35     19s] @file 134: # preCTS optimization
[02/27 18:46:35     19s] @file 135: #-----------------------------------------------------------------------------
[02/27 18:46:35     19s] @file 136: #set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load false
[02/27 18:46:35     19s] @file 137: #opt_design -pre_cts
[02/27 18:46:35     19s] @file 138:
[02/27 18:46:35     19s] @file 139:
[02/27 18:46:35     19s] @file 140: #-----------------------------------------------------------------------------
[02/27 18:46:35     19s] @file 141: # Pre-CTS timing verification
[02/27 18:46:35     19s] @file 142: #-----------------------------------------------------------------------------
[02/27 18:46:35     19s] @@file 143: set_db timing_analysis_type best_case_worst_case
[02/27 18:46:35     19s] @@file 144: time_design -pre_cts
[02/27 18:46:35     19s] AAE DB initialization (MEM=1927.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/27 18:46:35     19s] #optDebug: fT-S <1 1 0 0 0>
[02/27 18:46:35     19s] *** time_design #1 [begin] : totSession cpu/real = 0:00:19.1/0:00:22.1 (0.9), mem = 1927.3M
[02/27 18:46:35     19s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/27 18:46:35     19s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/27 18:46:35     19s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1927.3M, EPOCH TIME: 1740692795.233425
[02/27 18:46:35     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] All LLGs are deleted
[02/27 18:46:35     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1927.3M, EPOCH TIME: 1740692795.233488
[02/27 18:46:35     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1927.3M, EPOCH TIME: 1740692795.233504
[02/27 18:46:35     19s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1927.3M, EPOCH TIME: 1740692795.233540
[02/27 18:46:35     19s] Start to check current routing status for nets...
[02/27 18:46:35     19s] All nets are already routed correctly.
[02/27 18:46:35     19s] End to check current routing status for nets (mem=1927.3M)
[02/27 18:46:35     19s] Effort level <high> specified for reg2reg path_group
[02/27 18:46:35     19s] All LLGs are deleted
[02/27 18:46:35     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.6M, EPOCH TIME: 1740692795.274372
[02/27 18:46:35     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1740692795.274539
[02/27 18:46:35     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1946.6M, EPOCH TIME: 1740692795.274695
[02/27 18:46:35     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1946.6M, EPOCH TIME: 1740692795.275385
[02/27 18:46:35     19s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:35     19s] Core basic site is CoreSite
[02/27 18:46:35     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1946.6M, EPOCH TIME: 1740692795.287074
[02/27 18:46:35     19s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:46:35     19s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:46:35     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1740692795.287287
[02/27 18:46:35     19s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:46:35     19s] SiteArray: use 114,688 bytes
[02/27 18:46:35     19s] SiteArray: current memory after site array memory allocation 1946.6M
[02/27 18:46:35     19s] SiteArray: FP blocked sites are writable
[02/27 18:46:35     19s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1946.6M, EPOCH TIME: 1740692795.287743
[02/27 18:46:35     19s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1740692795.287788
[02/27 18:46:35     19s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:46:35     19s] Atter site array init, number of instance map data is 0.
[02/27 18:46:35     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1946.6M, EPOCH TIME: 1740692795.288307
[02/27 18:46:35     19s] 
[02/27 18:46:35     19s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:35     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1946.6M, EPOCH TIME: 1740692795.288487
[02/27 18:46:35     19s] All LLGs are deleted
[02/27 18:46:35     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:35     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.6M, EPOCH TIME: 1740692795.288980
[02/27 18:46:35     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1740692795.289101
[02/27 18:46:35     19s] Starting delay calculation for Setup views
[02/27 18:46:35     19s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:35     19s] #################################################################################
[02/27 18:46:35     19s] # Design Stage: PreRoute
[02/27 18:46:35     19s] # Design Name: multiplier32FP
[02/27 18:46:35     19s] # Design Mode: 45nm
[02/27 18:46:35     19s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:35     19s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:35     19s] # Signoff Settings: SI Off 
[02/27 18:46:35     19s] #################################################################################
[02/27 18:46:35     19s] Calculate delays in BcWc mode...
[02/27 18:46:35     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1956.1M, InitMEM = 1956.1M)
[02/27 18:46:35     19s] Start delay calculation (fullDC) (1 T). (MEM=1956.14)
[02/27 18:46:35     19s] Start AAE Lib Loading. (MEM=1956.14)
[02/27 18:46:35     19s] End AAE Lib Loading. (MEM=1975.22 CPU=0:00:00.0 Real=0:00:00.0)
[02/27 18:46:35     19s] End AAE Lib Interpolated Model. (MEM=1975.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:35     19s] Total number of fetched objects 1704
[02/27 18:46:35     19s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:35     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:35     19s] End delay calculation. (MEM=2032.46 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:35     19s] End delay calculation (fullDC). (MEM=2032.46 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:35     19s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2032.5M) ***
[02/27 18:46:35     19s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:19.4 mem=2024.5M)
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s] ------------------------------------------------------------------
[02/27 18:46:36     19s]          time_design Summary
[02/27 18:46:36     19s] ------------------------------------------------------------------
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s] Setup views included:
[02/27 18:46:36     19s]  analysis_normal_slow_max 
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s] +--------------------+---------+---------+---------+
[02/27 18:46:36     19s] |     Setup mode     |   all   | reg2reg | default |
[02/27 18:46:36     19s] +--------------------+---------+---------+---------+
[02/27 18:46:36     19s] |           WNS (ns):| 95.912  | 95.912  | 98.751  |
[02/27 18:46:36     19s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/27 18:46:36     19s] |    Violating Paths:|    0    |    0    |    0    |
[02/27 18:46:36     19s] |          All Paths:|   117   |   40    |   79    |
[02/27 18:46:36     19s] +--------------------+---------+---------+---------+
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s] +----------------+-------------------------------+------------------+
[02/27 18:46:36     19s] |                |              Real             |       Total      |
[02/27 18:46:36     19s] |    DRVs        +------------------+------------+------------------|
[02/27 18:46:36     19s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/27 18:46:36     19s] +----------------+------------------+------------+------------------+
[02/27 18:46:36     19s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/27 18:46:36     19s] |   max_tran     |     38 (148)     |   -0.930   |     38 (148)     |
[02/27 18:46:36     19s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:46:36     19s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:46:36     19s] +----------------+------------------+------------+------------------+
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/27 18:46:36     19s] All LLGs are deleted
[02/27 18:46:36     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1995.9M, EPOCH TIME: 1740692796.143506
[02/27 18:46:36     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1995.9M, EPOCH TIME: 1740692796.143690
[02/27 18:46:36     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1995.9M, EPOCH TIME: 1740692796.143847
[02/27 18:46:36     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1995.9M, EPOCH TIME: 1740692796.144533
[02/27 18:46:36     19s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:36     19s] Core basic site is CoreSite
[02/27 18:46:36     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1995.9M, EPOCH TIME: 1740692796.156326
[02/27 18:46:36     19s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:36     19s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:36     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1995.9M, EPOCH TIME: 1740692796.156491
[02/27 18:46:36     19s] Fast DP-INIT is on for default
[02/27 18:46:36     19s] Atter site array init, number of instance map data is 0.
[02/27 18:46:36     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1995.9M, EPOCH TIME: 1740692796.157199
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:36     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:1995.9M, EPOCH TIME: 1740692796.157373
[02/27 18:46:36     19s] All LLGs are deleted
[02/27 18:46:36     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1995.9M, EPOCH TIME: 1740692796.157822
[02/27 18:46:36     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1995.9M, EPOCH TIME: 1740692796.157950
[02/27 18:46:36     19s] Density: 67.452%
[02/27 18:46:36     19s] Routing Overflow: 0.00% H and 0.00% V
[02/27 18:46:36     19s] ------------------------------------------------------------------
[02/27 18:46:36     19s] All LLGs are deleted
[02/27 18:46:36     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1995.9M, EPOCH TIME: 1740692796.160383
[02/27 18:46:36     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1995.9M, EPOCH TIME: 1740692796.160515
[02/27 18:46:36     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1995.9M, EPOCH TIME: 1740692796.160661
[02/27 18:46:36     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1995.9M, EPOCH TIME: 1740692796.161325
[02/27 18:46:36     19s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:36     19s] Core basic site is CoreSite
[02/27 18:46:36     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1995.9M, EPOCH TIME: 1740692796.172899
[02/27 18:46:36     19s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:36     19s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:36     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1995.9M, EPOCH TIME: 1740692796.173091
[02/27 18:46:36     19s] Fast DP-INIT is on for default
[02/27 18:46:36     19s] Atter site array init, number of instance map data is 0.
[02/27 18:46:36     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:1995.9M, EPOCH TIME: 1740692796.173826
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:36     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1995.9M, EPOCH TIME: 1740692796.174022
[02/27 18:46:36     19s] All LLGs are deleted
[02/27 18:46:36     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:36     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1995.9M, EPOCH TIME: 1740692796.174498
[02/27 18:46:36     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1995.9M, EPOCH TIME: 1740692796.174626
[02/27 18:46:36     19s] Reported timing to dir ./timingReports
[02/27 18:46:36     19s] Total CPU time: 0.45 sec
[02/27 18:46:36     19s] Total Real time: 1.0 sec
[02/27 18:46:36     19s] Total Memory Usage: 1995.898438 Mbytes
[02/27 18:46:36     19s] Info: pop threads available for lower-level modules during optimization.
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s] =============================================================================================
[02/27 18:46:36     19s]  Final TAT Report : time_design #1                                              21.15-s110_1
[02/27 18:46:36     19s] =============================================================================================
[02/27 18:46:36     19s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:36     19s] ---------------------------------------------------------------------------------------------
[02/27 18:46:36     19s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:36     19s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.2 % )     0:00:00.9 /  0:00:00.3    0.4
[02/27 18:46:36     19s] *** time_design #1 [finish] : cpu/real = 0:00:00.4/0:00:01.0 (0.4), totSession cpu/real = 0:00:19.5/0:00:23.1 (0.8), mem = 1995.9M
[02/27 18:46:36     19s] [ DrvReport              ]      1   0:00:00.6  (  58.5 % )     0:00:00.6 /  0:00:00.0    0.1
[02/27 18:46:36     19s] [ TimingUpdate           ]      1   0:00:00.1  (   9.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/27 18:46:36     19s] [ FullDelayCalc          ]      1   0:00:00.1  (  14.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/27 18:46:36     19s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:36     19s] [ GenerateReports        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.1
[02/27 18:46:36     19s] [ MISC                   ]          0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/27 18:46:36     19s] ---------------------------------------------------------------------------------------------
[02/27 18:46:36     19s]  time_design #1 TOTAL               0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.4    0.4
[02/27 18:46:36     19s] ---------------------------------------------------------------------------------------------
[02/27 18:46:36     19s] 
[02/27 18:46:36     19s] @file 145:
[02/27 18:46:36     19s] @file 146:
[02/27 18:46:36     19s] @file 147: #-----------------------------------------------------------------------------
[02/27 18:46:36     19s] @file 148: # CTS - Clock Concurrent Optimization Flow
[02/27 18:46:36     19s] @file 149: #-----------------------------------------------------------------------------
[02/27 18:46:36     19s] @@file 150: get_db clock_trees
[02/27 18:46:36     19s] @file 151: # source ../scripts/cts.ccopt
[02/27 18:46:36     19s] @file 152: source ${BACKEND_DIR}/layout/scripts/cts.ccopt
[02/27 18:46:36     19s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/cts.ccopt (pre)
[02/27 18:46:36     19s] @file 1: #  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
[02/27 18:46:36     19s] @file 2: #  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
[02/27 18:46:36     19s] @file 3: #  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[02/27 18:46:36     19s] @file 4: #  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[02/27 18:46:36     19s] @file 5:
[02/27 18:46:36     19s] @file 6: #
[02/27 18:46:36     19s] @file 7: set BUFFERS_CTS "CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2"
[02/27 18:46:36     19s] @@file 8: set_db cts_buffer_cells $BUFFERS_CTS ;
[02/27 18:46:36     19s] @file 8: # specifies the buffer cells for CTS
[02/27 18:46:36     19s] @@file 9: get_db cts_buffer_cells;
[02/27 18:46:36     19s] @file 10: #
[02/27 18:46:36     19s] @@file 11: get_db cts_inverter_cells;
[02/27 18:46:36     19s] @file 12: set INVERTERS_CTS "INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL"
[02/27 18:46:36     19s] @@file 13: set_db cts_inverter_cells $INVERTERS_CTS ;
[02/27 18:46:36     19s] @file 13: # specifies the inverter cells for CTS
[02/27 18:46:36     19s] @file 14:
[02/27 18:46:36     19s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/cts.ccopt
[02/27 18:46:36     19s] @@file 153: create_clock_tree_spec -out_file ${BACKEND_DIR}/layout/scripts/cts.spec ;
[02/27 18:46:36     19s] Creating clock tree spec for modes (timing configs): normal_genus_slow_max
[02/27 18:46:36     19s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/27 18:46:36     19s] Reset timing graph...
[02/27 18:46:36     19s] Ignoring AAE DB Resetting ...
[02/27 18:46:36     19s] Reset timing graph done.
[02/27 18:46:36     19s] Ignoring AAE DB Resetting ...
[02/27 18:46:36     19s] Analyzing clock structure...
[02/27 18:46:36     19s] Analyzing clock structure done.
[02/27 18:46:36     19s] Reset timing graph...
[02/27 18:46:36     19s] Ignoring AAE DB Resetting ...
[02/27 18:46:36     19s] Reset timing graph done.
[02/27 18:46:36     19s] Wrote: /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/cts.spec
[02/27 18:46:36     19s] @file 153: # creates a database cts spec
[02/27 18:46:36     19s] @@file 154: get_db clock_trees
[02/27 18:46:36     19s] @@file 155: ccopt_design ;
[02/27 18:46:36     19s] #% Begin ccopt_design (date=02/27 18:46:36, mem=1650.3M)
[02/27 18:46:36     19s] Turning off fast DC mode.
[02/27 18:46:36     19s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:19.6/0:00:23.2 (0.8), mem = 1971.9M
[02/27 18:46:36     19s] Runtime...
[02/27 18:46:36     19s] **INFO: User's settings:
[02/27 18:46:40     24s] delaycal_default_net_delay                               1000ps
[02/27 18:46:40     24s] delaycal_default_net_load                                0.5pf
[02/27 18:46:40     24s] delaycal_enable_high_fanout                              true
[02/27 18:46:40     24s] delaycal_ignore_net_load                                 false
[02/27 18:46:40     24s] delaycal_input_transition_delay                          0.1ps
[02/27 18:46:40     24s] delaycal_socv_accuracy_mode                              low
[02/27 18:46:40     24s] delaycal_use_default_delay_limit                         1000
[02/27 18:46:40     24s] setAnalysisMode -cts                                     postCTS
[02/27 18:46:40     24s] setAnalysisMode -virtualIPO                              false
[02/27 18:46:40     24s] setDelayCalMode -engine                                  aae
[02/27 18:46:40     24s] design_process_node                                      45
[02/27 18:46:40     24s] extract_rc_coupling_cap_threshold                        0.1
[02/27 18:46:40     24s] extract_rc_engine                                        pre_route
[02/27 18:46:40     24s] extract_rc_relative_cap_threshold                        1.0
[02/27 18:46:40     24s] extract_rc_shrink_factor                                 1.0
[02/27 18:46:40     24s] extract_rc_total_cap_threshold                           0.0
[02/27 18:46:40     24s] opt_preserve_all_sequential                              true
[02/27 18:46:40     24s] place_global_place_io_pins                               true
[02/27 18:46:40     24s] place_global_reorder_scan                                false
[02/27 18:46:40     24s] route_design_extract_third_party_compatible              false
[02/27 18:46:40     24s] getAnalysisMode -cts                                     postCTS
[02/27 18:46:40     24s] getAnalysisMode -virtualIPO                              false
[02/27 18:46:40     24s] getDelayCalMode -engine                                  aae
[02/27 18:46:40     24s] getIlmMode -keepHighFanoutCriticalInsts                  false
[02/27 18:46:40     24s] get_power_analysis_mode -report_power_quiet              false
[02/27 18:46:40     24s] getAnalysisMode -cts                                     postCTS
[02/27 18:46:40     24s] getAnalysisMode -virtualIPO                              false
[02/27 18:46:40     24s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/27 18:46:40     24s] (ccopt_design): create_ccopt_clock_tree_spec
[02/27 18:46:40     24s] Creating clock tree spec for modes (timing configs): normal_genus_slow_max
[02/27 18:46:40     24s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/27 18:46:40     24s] Reset timing graph...
[02/27 18:46:40     24s] Ignoring AAE DB Resetting ...
[02/27 18:46:40     24s] Reset timing graph done.
[02/27 18:46:40     24s] Ignoring AAE DB Resetting ...
[02/27 18:46:40     24s] Analyzing clock structure...
[02/27 18:46:40     24s] Analyzing clock structure done.
[02/27 18:46:40     24s] Reset timing graph...
[02/27 18:46:41     24s] Ignoring AAE DB Resetting ...
[02/27 18:46:41     24s] Reset timing graph done.
[02/27 18:46:41     24s] Extracting original clock gating for clk...
[02/27 18:46:41     24s]   clock_tree clk contains 40 sinks and 0 clock gates.
[02/27 18:46:41     24s] Extracting original clock gating for clk done.
[02/27 18:46:41     24s] The skew group clk/normal_genus_slow_max was created. It contains 40 sinks and 1 sources.
[02/27 18:46:41     24s] Checking clock tree convergence...
[02/27 18:46:41     24s] Checking clock tree convergence done.
[02/27 18:46:41     24s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[02/27 18:46:41     24s] Set place::cacheFPlanSiteMark to 1
[02/27 18:46:41     24s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/27 18:46:41     24s] Using CCOpt effort standard.
[02/27 18:46:41     24s] CCOpt::Phase::Initialization...
[02/27 18:46:41     24s] Check Prerequisites...
[02/27 18:46:41     24s] Leaving CCOpt scope - CheckPlace...
[02/27 18:46:41     24s] OPERPROF: Starting checkPlace at level 1, MEM:1993.0M, EPOCH TIME: 1740692801.012213
[02/27 18:46:41     24s] Processing tracks to init pin-track alignment.
[02/27 18:46:41     24s] z: 2, totalTracks: 1
[02/27 18:46:41     24s] z: 4, totalTracks: 1
[02/27 18:46:41     24s] z: 6, totalTracks: 1
[02/27 18:46:41     24s] z: 8, totalTracks: 1
[02/27 18:46:41     24s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:41     24s] All LLGs are deleted
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1993.0M, EPOCH TIME: 1740692801.014076
[02/27 18:46:41     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1993.0M, EPOCH TIME: 1740692801.014257
[02/27 18:46:41     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1993.0M, EPOCH TIME: 1740692801.014295
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1993.0M, EPOCH TIME: 1740692801.014981
[02/27 18:46:41     24s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:41     24s] Core basic site is CoreSite
[02/27 18:46:41     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1993.0M, EPOCH TIME: 1740692801.015069
[02/27 18:46:41     24s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:46:41     24s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:46:41     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1993.0M, EPOCH TIME: 1740692801.015196
[02/27 18:46:41     24s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:46:41     24s] SiteArray: use 114,688 bytes
[02/27 18:46:41     24s] SiteArray: current memory after site array memory allocation 1993.0M
[02/27 18:46:41     24s] SiteArray: FP blocked sites are writable
[02/27 18:46:41     24s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:46:41     24s] Atter site array init, number of instance map data is 0.
[02/27 18:46:41     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:1993.0M, EPOCH TIME: 1740692801.015677
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:41     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1993.0M, EPOCH TIME: 1740692801.015778
[02/27 18:46:41     24s] Begin checking placement ... (start mem=1993.0M, init mem=1993.0M)
[02/27 18:46:41     24s] Begin checking exclusive groups violation ...
[02/27 18:46:41     24s] There are 0 groups to check, max #box is 0, total #box is 0
[02/27 18:46:41     24s] Finished checking exclusive groups violations. Found 0 Vio.
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Running CheckPlace using 1 thread in normal mode...
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] ...checkPlace normal is done!
[02/27 18:46:41     24s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1993.0M, EPOCH TIME: 1740692801.021716
[02/27 18:46:41     24s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1993.0M, EPOCH TIME: 1740692801.022122
[02/27 18:46:41     24s] *info: Placed = 1290          
[02/27 18:46:41     24s] *info: Unplaced = 0           
[02/27 18:46:41     24s] Placement Density:67.45%(3888/5763)
[02/27 18:46:41     24s] Placement Density (including fixed std cells):67.45%(3888/5763)
[02/27 18:46:41     24s] All LLGs are deleted
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1290).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1993.0M, EPOCH TIME: 1740692801.022811
[02/27 18:46:41     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1993.0M, EPOCH TIME: 1740692801.023053
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] OPERPROF: Finished checkPlace at level 1, CPU:0.012, REAL:0.011, MEM:1993.0M, EPOCH TIME: 1740692801.023674
[02/27 18:46:41     24s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1993.0M)
[02/27 18:46:41     24s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s] Innovus will update I/O latencies
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     24s] UM:*                                                                   Check Prerequisites
[02/27 18:46:41     24s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     24s] UM:*                                                                   CCOpt::Phase::Initialization
[02/27 18:46:41     24s] Info: 1 threads available for lower-level modules during optimization.
[02/27 18:46:41     24s] Executing ccopt post-processing.
[02/27 18:46:41     24s] Synthesizing clock trees with CCOpt...
[02/27 18:46:41     24s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:24.4/0:00:28.0 (0.9), mem = 1993.0M
[02/27 18:46:41     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:46:41     24s] CCOpt::Phase::PreparingToBalance...
[02/27 18:46:41     24s] Leaving CCOpt scope - Initializing power interface...
[02/27 18:46:41     24s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Positive (advancing) pin insertion delays
[02/27 18:46:41     24s] =========================================
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Found 0 advancing pin insertion delay (0.000% of 40 clock tree sinks)
[02/27 18:46:41     24s] Negative (delaying) pin insertion delays
[02/27 18:46:41     24s] ========================================
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Found 0 delaying pin insertion delay (0.000% of 40 clock tree sinks)
[02/27 18:46:41     24s] Notify start of optimization...
[02/27 18:46:41     24s] Notify start of optimization done.
[02/27 18:46:41     24s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/27 18:46:41     24s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1993.0M, EPOCH TIME: 1740692801.079950
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] All LLGs are deleted
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1993.0M, EPOCH TIME: 1740692801.079984
[02/27 18:46:41     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1993.0M, EPOCH TIME: 1740692801.079999
[02/27 18:46:41     24s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1974.0M, EPOCH TIME: 1740692801.080668
[02/27 18:46:41     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.4 mem=1974.0M
[02/27 18:46:41     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.4 mem=1974.0M
[02/27 18:46:41     24s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] (I)      ==================== Layers =====================
[02/27 18:46:41     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:41     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:41     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:41     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:41     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:41     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:41     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:41     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:41     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:41     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:41     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:41     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:41     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:41     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:41     24s] (I)      Started Import and model ( Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:41     24s] (I)      == Non-default Options ==
[02/27 18:46:41     24s] (I)      Maximum routing layer                              : 11
[02/27 18:46:41     24s] (I)      Number of threads                                  : 1
[02/27 18:46:41     24s] (I)      Method to set GCell size                           : row
[02/27 18:46:41     24s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:41     24s] (I)      Use row-based GCell size
[02/27 18:46:41     24s] (I)      Use row-based GCell align
[02/27 18:46:41     24s] (I)      layer 0 area = 80000
[02/27 18:46:41     24s] (I)      layer 1 area = 80000
[02/27 18:46:41     24s] (I)      layer 2 area = 80000
[02/27 18:46:41     24s] (I)      layer 3 area = 80000
[02/27 18:46:41     24s] (I)      layer 4 area = 80000
[02/27 18:46:41     24s] (I)      layer 5 area = 80000
[02/27 18:46:41     24s] (I)      layer 6 area = 80000
[02/27 18:46:41     24s] (I)      layer 7 area = 80000
[02/27 18:46:41     24s] (I)      layer 8 area = 80000
[02/27 18:46:41     24s] (I)      layer 9 area = 400000
[02/27 18:46:41     24s] (I)      layer 10 area = 400000
[02/27 18:46:41     24s] (I)      GCell unit size   : 3420
[02/27 18:46:41     24s] (I)      GCell multiplier  : 1
[02/27 18:46:41     24s] (I)      GCell row height  : 3420
[02/27 18:46:41     24s] (I)      Actual row height : 3420
[02/27 18:46:41     24s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:41     24s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:41     24s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:41     24s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:41     24s] (I)      ==================== Default via =====================
[02/27 18:46:41     24s] (I)      +----+------------------+----------------------------+
[02/27 18:46:41     24s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/27 18:46:41     24s] (I)      +----+------------------+----------------------------+
[02/27 18:46:41     24s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/27 18:46:41     24s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/27 18:46:41     24s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/27 18:46:41     24s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/27 18:46:41     24s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/27 18:46:41     24s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/27 18:46:41     24s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/27 18:46:41     24s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/27 18:46:41     24s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/27 18:46:41     24s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/27 18:46:41     24s] (I)      +----+------------------+----------------------------+
[02/27 18:46:41     24s] [NR-eGR] Read 1664 PG shapes
[02/27 18:46:41     24s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:41     24s] [NR-eGR] Read 0 other shapes
[02/27 18:46:41     24s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:41     24s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:41     24s] [NR-eGR] #PG Blockages       : 1664
[02/27 18:46:41     24s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:41     24s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:41     24s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:41     24s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:41     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:41     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 18:46:41     24s] [NR-eGR] Read 1671 nets ( ignored 0 )
[02/27 18:46:41     24s] (I)      early_global_route_priority property id does not exist.
[02/27 18:46:41     24s] (I)      Read Num Blocks=1664  Num Prerouted Wires=0  Num CS=0
[02/27 18:46:41     24s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/27 18:46:41     24s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/27 18:46:41     24s] (I)      Number of ignored nets                =      0
[02/27 18:46:41     24s] (I)      Number of connected nets              =      0
[02/27 18:46:41     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/27 18:46:41     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:41     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:41     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:41     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:41     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:41     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:41     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:41     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:41     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/27 18:46:41     24s] (I)      Ndr track 0 does not exist
[02/27 18:46:41     24s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:41     24s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:41     24s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:41     24s] (I)      Site width          :   400  (dbu)
[02/27 18:46:41     24s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:41     24s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:41     24s] (I)      GCell width         :  3420  (dbu)
[02/27 18:46:41     24s] (I)      GCell height        :  3420  (dbu)
[02/27 18:46:41     24s] (I)      Grid                :    48    47    11
[02/27 18:46:41     24s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:41     24s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/27 18:46:41     24s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/27 18:46:41     24s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:41     24s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:41     24s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:41     24s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:41     24s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:41     24s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/27 18:46:41     24s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:41     24s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:41     24s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:41     24s] (I)      --------------------------------------------------------
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:41     24s] [NR-eGR] Rule id: 0  Nets: 1671
[02/27 18:46:41     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:41     24s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:41     24s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:41     24s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:41     24s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:41     24s] [NR-eGR] ========================================
[02/27 18:46:41     24s] [NR-eGR] 
[02/27 18:46:41     24s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:41     24s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:41     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:41     24s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:41     24s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:41     24s] (I)      |     2 |   19223 |      900 |         4.68% |
[02/27 18:46:41     24s] (I)      |     3 |   20352 |      224 |         1.10% |
[02/27 18:46:41     24s] (I)      |     4 |   19223 |      900 |         4.68% |
[02/27 18:46:41     24s] (I)      |     5 |   20352 |      224 |         1.10% |
[02/27 18:46:41     24s] (I)      |     6 |   19223 |      900 |         4.68% |
[02/27 18:46:41     24s] (I)      |     7 |   20352 |      224 |         1.10% |
[02/27 18:46:41     24s] (I)      |     8 |   19223 |      900 |         4.68% |
[02/27 18:46:41     24s] (I)      |     9 |   20352 |      448 |         2.20% |
[02/27 18:46:41     24s] (I)      |    10 |    7614 |     1912 |        25.11% |
[02/27 18:46:41     24s] (I)      |    11 |    8112 |      474 |         5.84% |
[02/27 18:46:41     24s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:41     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] (I)      Reset routing kernel
[02/27 18:46:41     24s] (I)      Started Global Routing ( Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] (I)      totalPins=5364  totalGlobalPin=5232 (97.54%)
[02/27 18:46:41     24s] (I)      total 2D Cap : 169748 = (88190 H, 81558 V)
[02/27 18:46:41     24s] (I)      
[02/27 18:46:41     24s] (I)      ============  Phase 1a Route ============
[02/27 18:46:41     24s] [NR-eGR] Layer group 1: route 1671 net(s) in layer range [2, 11]
[02/27 18:46:41     24s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:41     24s] (I)      
[02/27 18:46:41     24s] (I)      ============  Phase 1b Route ============
[02/27 18:46:41     24s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:41     24s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.010618e+04um
[02/27 18:46:41     24s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/27 18:46:41     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/27 18:46:41     24s] (I)      
[02/27 18:46:41     24s] (I)      ============  Phase 1c Route ============
[02/27 18:46:41     24s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:41     24s] (I)      
[02/27 18:46:41     24s] (I)      ============  Phase 1d Route ============
[02/27 18:46:41     24s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:41     24s] (I)      
[02/27 18:46:41     24s] (I)      ============  Phase 1e Route ============
[02/27 18:46:41     24s] (I)      Usage: 11758 = (6178 H, 5580 V) = (7.01% H, 6.84% V) = (1.056e+04um H, 9.542e+03um V)
[02/27 18:46:41     24s] (I)      
[02/27 18:46:41     24s] (I)      ============  Phase 1l Route ============
[02/27 18:46:41     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.010618e+04um
[02/27 18:46:41     24s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/27 18:46:41     24s] (I)      Layer  2:      18571      6252         0           0       18878    ( 0.00%) 
[02/27 18:46:41     24s] (I)      Layer  3:      19771      5560         0           0       19881    ( 0.00%) 
[02/27 18:46:41     24s] (I)      Layer  4:      18571      1308         0           0       18878    ( 0.00%) 
[02/27 18:46:41     24s] (I)      Layer  5:      19771       767         0           0       19881    ( 0.00%) 
[02/27 18:46:41     24s] (I)      Layer  6:      18571         9         0           0       18878    ( 0.00%) 
[02/27 18:46:41     24s] (I)      Layer  7:      19771        17         0           0       19881    ( 0.00%) 
[02/27 18:46:41     24s] (I)      Layer  8:      18571         7         0           0       18878    ( 0.00%) 
[02/27 18:46:41     24s] (I)      Layer  9:      19691        21         0           0       19881    ( 0.00%) 
[02/27 18:46:41     24s] (I)      Layer 10:       5566         7         0         629        6922    ( 8.33%) 
[02/27 18:46:41     24s] (I)      Layer 11:       7473        12         0         508        7445    ( 6.38%) 
[02/27 18:46:41     24s] (I)      Total:        166327     13960         0        1136      169402    ( 0.67%) 
[02/27 18:46:41     24s] (I)      
[02/27 18:46:41     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 18:46:41     24s] [NR-eGR]                        OverCon            
[02/27 18:46:41     24s] [NR-eGR]                         #Gcell     %Gcell
[02/27 18:46:41     24s] [NR-eGR]        Layer             (1-0)    OverCon
[02/27 18:46:41     24s] [NR-eGR] ----------------------------------------------
[02/27 18:46:41     24s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR] ----------------------------------------------
[02/27 18:46:41     24s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/27 18:46:41     24s] [NR-eGR] 
[02/27 18:46:41     24s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.06 sec, Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] (I)      total 2D Cap : 169846 = (88240 H, 81606 V)
[02/27 18:46:41     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:41     24s] (I)      ============= Track Assignment ============
[02/27 18:46:41     24s] (I)      Started Track Assignment (1T) ( Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/27 18:46:41     24s] (I)      Run Multi-thread track assignment
[02/27 18:46:41     24s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] (I)      Started Export ( Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] [NR-eGR]                  Length (um)   Vias 
[02/27 18:46:41     24s] [NR-eGR] ------------------------------------
[02/27 18:46:41     24s] [NR-eGR]  Metal1   (1H)             0   5260 
[02/27 18:46:41     24s] [NR-eGR]  Metal2   (2V)          8406   7494 
[02/27 18:46:41     24s] [NR-eGR]  Metal3   (3H)          9483    674 
[02/27 18:46:41     24s] [NR-eGR]  Metal4   (4V)          2177    209 
[02/27 18:46:41     24s] [NR-eGR]  Metal5   (5H)          1324     17 
[02/27 18:46:41     24s] [NR-eGR]  Metal6   (6V)             2     16 
[02/27 18:46:41     24s] [NR-eGR]  Metal7   (7H)            29     13 
[02/27 18:46:41     24s] [NR-eGR]  Metal8   (8V)             0     13 
[02/27 18:46:41     24s] [NR-eGR]  Metal9   (9H)             1     11 
[02/27 18:46:41     24s] [NR-eGR]  Metal10  (10V)            6     17 
[02/27 18:46:41     24s] [NR-eGR]  Metal11  (11H)           40      0 
[02/27 18:46:41     24s] [NR-eGR] ------------------------------------
[02/27 18:46:41     24s] [NR-eGR]           Total        21467  13724 
[02/27 18:46:41     24s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:41     24s] [NR-eGR] Total half perimeter of net bounding box: 17328um
[02/27 18:46:41     24s] [NR-eGR] Total length: 21467um, number of vias: 13724
[02/27 18:46:41     24s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:41     24s] [NR-eGR] Total eGR-routed clock nets wire length: 171um, number of vias: 100
[02/27 18:46:41     24s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:41     24s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 1974.02 MB )
[02/27 18:46:41     24s] (I)      =================================== Runtime Summary ====================================
[02/27 18:46:41     24s] (I)       Step                                         %     Start    Finish      Real       CPU 
[02/27 18:46:41     24s] (I)      ----------------------------------------------------------------------------------------
[02/27 18:46:41     24s] (I)       Early Global Route kernel              100.00%  8.59 sec  8.70 sec  0.11 sec  0.04 sec 
[02/27 18:46:41     24s] (I)       +-Import and model                      32.71%  8.59 sec  8.63 sec  0.04 sec  0.01 sec 
[02/27 18:46:41     24s] (I)       | +-Create place DB                      1.73%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Import place data                  1.70%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Read instances and placement     0.58%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Read nets                        1.07%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Create route DB                     26.02%  8.59 sec  8.62 sec  0.03 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Import route data (1T)            25.89%  8.59 sec  8.62 sec  0.03 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Read blockages ( Layer 2-11 )   11.06%  8.61 sec  8.62 sec  0.01 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | | +-Read routing blockages         0.00%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | | +-Read instance blockages        0.13%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | | +-Read PG blockages              1.12%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | | +-Read clock blockages           0.95%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | | +-Read other blockages           1.60%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | | +-Read halo blockages            0.01%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | | +-Read boundary cut boxes        0.00%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Read blackboxes                  0.01%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Read prerouted                   0.04%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Read unlegalized nets            0.06%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Read nets                        0.24%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Set up via pillars               0.01%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Initialize 3D grid graph         0.02%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Model blockage capacity          0.65%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | | +-Initialize 3D capacity         0.59%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Read aux data                        0.00%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Others data preparation              0.04%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Create route kernel                  4.70%  8.62 sec  8.63 sec  0.01 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       +-Global Routing                        52.07%  8.63 sec  8.68 sec  0.06 sec  0.01 sec 
[02/27 18:46:41     24s] (I)       | +-Initialization                       0.17%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Net group 1                          9.86%  8.63 sec  8.64 sec  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)       | | +-Generate topology                  0.73%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Phase 1a                           1.56%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Pattern routing (1T)             1.30%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Add via demand to 2D             0.18%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Phase 1b                           0.02%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Phase 1c                           0.01%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Phase 1d                           0.00%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Phase 1e                           0.03%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | | +-Route legalization               0.00%  8.63 sec  8.63 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Phase 1l                           7.16%  8.63 sec  8.64 sec  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)       | | | +-Layer assignment (1T)            7.04%  8.63 sec  8.64 sec  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)       | +-Clean cong LA                        0.00%  8.64 sec  8.64 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       +-Export 3D cong map                     0.42%  8.68 sec  8.69 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Export 2D cong map                   0.05%  8.69 sec  8.69 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       +-Extract Global 3D Wires                0.22%  8.69 sec  8.69 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       +-Track Assignment (1T)                  7.71%  8.69 sec  8.69 sec  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)       | +-Initialization                       0.05%  8.69 sec  8.69 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Track Assignment Kernel              7.45%  8.69 sec  8.69 sec  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)       | +-Free Memory                          0.00%  8.69 sec  8.69 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       +-Export                                 4.85%  8.69 sec  8.70 sec  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)       | +-Export DB wires                      2.79%  8.69 sec  8.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Export all nets                    2.14%  8.69 sec  8.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | | +-Set wire vias                      0.49%  8.70 sec  8.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Report wirelength                    0.91%  8.70 sec  8.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Update net boxes                     1.05%  8.70 sec  8.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       | +-Update timing                        0.00%  8.70 sec  8.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)       +-Postprocess design                     0.04%  8.70 sec  8.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)      ===================== Summary by functions =====================
[02/27 18:46:41     24s] (I)       Lv  Step                                 %      Real       CPU 
[02/27 18:46:41     24s] (I)      ----------------------------------------------------------------
[02/27 18:46:41     24s] (I)        0  Early Global Route kernel      100.00%  0.11 sec  0.04 sec 
[02/27 18:46:41     24s] (I)        1  Global Routing                  52.07%  0.06 sec  0.01 sec 
[02/27 18:46:41     24s] (I)        1  Import and model                32.71%  0.04 sec  0.01 sec 
[02/27 18:46:41     24s] (I)        1  Track Assignment (1T)            7.71%  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)        1  Export                           4.85%  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)        1  Export 3D cong map               0.42%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        1  Extract Global 3D Wires          0.22%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Create route DB                 26.02%  0.03 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Net group 1                      9.86%  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)        2  Track Assignment Kernel          7.45%  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)        2  Create route kernel              4.70%  0.01 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Export DB wires                  2.79%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Create place DB                  1.73%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Update net boxes                 1.05%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Report wirelength                0.91%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Initialization                   0.22%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Export 2D cong map               0.05%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Import route data (1T)          25.89%  0.03 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Phase 1l                         7.16%  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)        3  Export all nets                  2.14%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Import place data                1.70%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Phase 1a                         1.56%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Generate topology                0.73%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Set wire vias                    0.49%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Read blockages ( Layer 2-11 )   11.06%  0.01 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Layer assignment (1T)            7.04%  0.01 sec  0.01 sec 
[02/27 18:46:41     24s] (I)        4  Read nets                        1.31%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Pattern routing (1T)             1.30%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Model blockage capacity          0.65%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Read instances and placement     0.58%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Add via demand to 2D             0.18%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Read unlegalized nets            0.06%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Read prerouted                   0.04%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        5  Read other blockages             1.60%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        5  Read PG blockages                1.12%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        5  Read clock blockages             0.95%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        5  Initialize 3D capacity           0.59%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        5  Read instance blockages          0.13%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/27 18:46:41     24s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/27 18:46:41     24s] Legalization setup...
[02/27 18:46:41     24s] Using cell based legalization.
[02/27 18:46:41     24s] Initializing placement interface...
[02/27 18:46:41     24s]   Use check_library -place or consult logv if problems occur.
[02/27 18:46:41     24s]   Leaving CCOpt scope - Initializing placement interface...
[02/27 18:46:41     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1974.0M, EPOCH TIME: 1740692801.199549
[02/27 18:46:41     24s] Processing tracks to init pin-track alignment.
[02/27 18:46:41     24s] z: 2, totalTracks: 1
[02/27 18:46:41     24s] z: 4, totalTracks: 1
[02/27 18:46:41     24s] z: 6, totalTracks: 1
[02/27 18:46:41     24s] z: 8, totalTracks: 1
[02/27 18:46:41     24s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:41     24s] All LLGs are deleted
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1974.0M, EPOCH TIME: 1740692801.201928
[02/27 18:46:41     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1740692801.202215
[02/27 18:46:41     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1974.0M, EPOCH TIME: 1740692801.202395
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1974.0M, EPOCH TIME: 1740692801.203116
[02/27 18:46:41     24s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:41     24s] Core basic site is CoreSite
[02/27 18:46:41     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1974.0M, EPOCH TIME: 1740692801.214722
[02/27 18:46:41     24s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:46:41     24s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:46:41     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1740692801.214943
[02/27 18:46:41     24s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:46:41     24s] SiteArray: use 114,688 bytes
[02/27 18:46:41     24s] SiteArray: current memory after site array memory allocation 1974.0M
[02/27 18:46:41     24s] SiteArray: FP blocked sites are writable
[02/27 18:46:41     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 18:46:41     24s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1974.0M, EPOCH TIME: 1740692801.215365
[02/27 18:46:41     24s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1740692801.215420
[02/27 18:46:41     24s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:46:41     24s] Atter site array init, number of instance map data is 0.
[02/27 18:46:41     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1974.0M, EPOCH TIME: 1740692801.215911
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:41     24s] OPERPROF:     Starting CMU at level 3, MEM:1974.0M, EPOCH TIME: 1740692801.216030
[02/27 18:46:41     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1740692801.216249
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:41     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1974.0M, EPOCH TIME: 1740692801.216333
[02/27 18:46:41     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1974.0M, EPOCH TIME: 1740692801.216345
[02/27 18:46:41     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1740692801.216358
[02/27 18:46:41     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1974.0MB).
[02/27 18:46:41     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:1974.0M, EPOCH TIME: 1740692801.216570
[02/27 18:46:41     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1974.0M, EPOCH TIME: 1740692801.216641
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s] Initializing placement interface done.
[02/27 18:46:41     24s] Leaving CCOpt scope - Cleaning up placement interface...
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1974.0M, EPOCH TIME: 1740692801.219891
[02/27 18:46:41     24s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s] Leaving CCOpt scope - Initializing placement interface...
[02/27 18:46:41     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1974.0M, EPOCH TIME: 1740692801.221726
[02/27 18:46:41     24s] Processing tracks to init pin-track alignment.
[02/27 18:46:41     24s] z: 2, totalTracks: 1
[02/27 18:46:41     24s] z: 4, totalTracks: 1
[02/27 18:46:41     24s] z: 6, totalTracks: 1
[02/27 18:46:41     24s] z: 8, totalTracks: 1
[02/27 18:46:41     24s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:41     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1974.0M, EPOCH TIME: 1740692801.223505
[02/27 18:46:41     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:41     24s] OPERPROF:     Starting CMU at level 3, MEM:1974.0M, EPOCH TIME: 1740692801.236553
[02/27 18:46:41     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1740692801.236856
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:41     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1974.0M, EPOCH TIME: 1740692801.236969
[02/27 18:46:41     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1974.0M, EPOCH TIME: 1740692801.236984
[02/27 18:46:41     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1740692801.237000
[02/27 18:46:41     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1974.0MB).
[02/27 18:46:41     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1974.0M, EPOCH TIME: 1740692801.237099
[02/27 18:46:41     24s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:41     24s] (I)      Load db... (mem=1974.0M)
[02/27 18:46:41     24s] (I)      Read data from FE... (mem=1974.0M)
[02/27 18:46:41     24s] (I)      Number of ignored instance 0
[02/27 18:46:41     24s] (I)      Number of inbound cells 0
[02/27 18:46:41     24s] (I)      Number of opened ILM blockages 0
[02/27 18:46:41     24s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/27 18:46:41     24s] (I)      numMoveCells=1290, numMacros=0  numPads=104  numMultiRowHeightInsts=0
[02/27 18:46:41     24s] (I)      cell height: 3420, count: 1290
[02/27 18:46:41     24s] (I)      Read rows... (mem=1974.0M)
[02/27 18:46:41     24s] (I)      Done Read rows (cpu=0.000s, mem=1974.0M)
[02/27 18:46:41     24s] (I)      Done Read data from FE (cpu=0.001s, mem=1974.0M)
[02/27 18:46:41     24s] (I)      Done Load db (cpu=0.001s, mem=1974.0M)
[02/27 18:46:41     24s] (I)      Constructing placeable region... (mem=1974.0M)
[02/27 18:46:41     24s] (I)      Constructing bin map
[02/27 18:46:41     24s] (I)      Initialize bin information with width=34200 height=34200
[02/27 18:46:41     24s] (I)      Done constructing bin map
[02/27 18:46:41     24s] (I)      Compute region effective width... (mem=1974.0M)
[02/27 18:46:41     24s] (I)      Done Compute region effective width (cpu=0.000s, mem=1974.0M)
[02/27 18:46:41     24s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1974.0M)
[02/27 18:46:41     24s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     24s] UM:*                                                                   Legalization setup
[02/27 18:46:41     24s] Validating CTS configuration...
[02/27 18:46:41     24s] Checking module port directions...
[02/27 18:46:41     24s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s] Non-default attributes:
[02/27 18:46:41     24s]   Public non-default attributes:
[02/27 18:46:41     24s]     cts_buffer_cells is set for at least one object
[02/27 18:46:41     24s]     cts_inverter_cells is set for at least one object
[02/27 18:46:41     24s]     cts_merge_clock_gates is set for at least one object
[02/27 18:46:41     24s]     cts_merge_clock_logic is set for at least one object
[02/27 18:46:41     24s]     cts_route_type is set for at least one object
[02/27 18:46:41     24s]     cts_skew_group_target_insertion_delay is set for at least one object
[02/27 18:46:41     24s]   No private non-default attributes
[02/27 18:46:41     24s] Route type trimming info:
[02/27 18:46:41     24s]   No route type modifications were made.
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Trim Metal Layers:
[02/27 18:46:41     24s] LayerId::1 widthSet size::4
[02/27 18:46:41     24s] LayerId::2 widthSet size::4
[02/27 18:46:41     24s] LayerId::3 widthSet size::4
[02/27 18:46:41     24s] LayerId::4 widthSet size::4
[02/27 18:46:41     24s] LayerId::5 widthSet size::4
[02/27 18:46:41     24s] LayerId::6 widthSet size::4
[02/27 18:46:41     24s] LayerId::7 widthSet size::4
[02/27 18:46:41     24s] LayerId::8 widthSet size::4
[02/27 18:46:41     24s] LayerId::9 widthSet size::4
[02/27 18:46:41     24s] LayerId::10 widthSet size::4
[02/27 18:46:41     24s] LayerId::11 widthSet size::3
[02/27 18:46:41     24s] eee: pegSigSF::1.070000
[02/27 18:46:41     24s] Updating RC grid for preRoute extraction ...
[02/27 18:46:41     24s] Initializing multi-corner resistance tables ...
[02/27 18:46:41     24s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:46:41     24s] eee: l::2 avDens::0.241571 usedTrk::516.357899 availTrk::2137.500000 sigTrk::516.357899
[02/27 18:46:41     24s] eee: l::3 avDens::0.259348 usedTrk::583.532868 availTrk::2250.000000 sigTrk::583.532868
[02/27 18:46:41     24s] eee: l::4 avDens::0.067355 usedTrk::132.453537 availTrk::1966.500000 sigTrk::132.453537
[02/27 18:46:41     24s] eee: l::5 avDens::0.042542 usedTrk::80.403889 availTrk::1890.000000 sigTrk::80.403889
[02/27 18:46:41     24s] eee: l::6 avDens::0.000557 usedTrk::0.095322 availTrk::171.000000 sigTrk::0.095322
[02/27 18:46:41     24s] eee: l::7 avDens::0.018519 usedTrk::1.666667 availTrk::90.000000 sigTrk::1.666667
[02/27 18:46:41     24s] eee: l::8 avDens::0.000130 usedTrk::0.011111 availTrk::85.500000 sigTrk::0.011111
[02/27 18:46:41     24s] eee: l::9 avDens::0.000146 usedTrk::0.052632 availTrk::360.000000 sigTrk::0.052632
[02/27 18:46:41     24s] eee: l::10 avDens::0.149695 usedTrk::127.989152 availTrk::855.000000 sigTrk::127.989152
[02/27 18:46:41     24s] eee: l::11 avDens::0.050355 usedTrk::23.566199 availTrk::468.000000 sigTrk::23.566199
[02/27 18:46:41     24s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:41     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.220047 uaWl=1.000000 uaWlH=0.166706 aWlH=0.000000 lMod=0 pMax=0.812400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:41     24s] End AAE Lib Interpolated Model. (MEM=1974.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 5.3e-05
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 5.9e-05
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 6.3e-05
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 6.5e-05
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 6.9e-05
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 7.2e-05
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 7.5e-05
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 7.8e-05
[02/27 18:46:41     24s] (I)      Initializing Steiner engine. 
[02/27 18:46:41     24s] (I)      ==================== Layers =====================
[02/27 18:46:41     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:41     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:41     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:41     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:41     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:41     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:41     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:41     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:41     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:41     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:41     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:41     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:41     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:41     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:41     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:41     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:41     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:41     24s] Library trimming buffers in power domain auto-default and half-corner slow_max:setup.late removed 0 of 8 cells
[02/27 18:46:41     24s] Original list had 8 cells:
[02/27 18:46:41     24s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[02/27 18:46:41     24s] Library trimming was not able to trim any cells:
[02/27 18:46:41     24s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.0001
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000107
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000109
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000112
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000115
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000118
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.00012
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000123
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000126
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000128
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000132
[02/27 18:46:41     24s] Library trimming inverters in power domain auto-default and half-corner slow_max:setup.late removed 1 of 11 cells
[02/27 18:46:41     24s] Original list had 11 cells:
[02/27 18:46:41     24s] INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL 
[02/27 18:46:41     24s] New trimmed list has 10 cells:
[02/27 18:46:41     24s] INVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL 
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000164
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.00017
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000174
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000177
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000182
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000185
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000188
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000192
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000197
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.0002
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000203
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000206
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.00021
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000213
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000216
[02/27 18:46:41     24s] Accumulated time to calculate placeable region: 0.000219
[02/27 18:46:41     24s] Clock tree balancer configuration for clock_tree clk:
[02/27 18:46:41     24s] Non-default attributes:
[02/27 18:46:41     24s]   Public non-default attributes:
[02/27 18:46:41     24s]     cts_merge_clock_gates: true (default: false)
[02/27 18:46:41     24s]     cts_merge_clock_logic: true (default: false)
[02/27 18:46:41     24s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[02/27 18:46:41     24s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[02/27 18:46:41     24s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[02/27 18:46:41     24s]   No private non-default attributes
[02/27 18:46:41     24s] For power domain auto-default:
[02/27 18:46:41     24s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[02/27 18:46:41     24s]   Inverters:   {INVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
[02/27 18:46:41     24s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[02/27 18:46:41     24s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[02/27 18:46:41     24s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 5763.384um^2
[02/27 18:46:41     24s] Top Routing info:
[02/27 18:46:41     24s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/27 18:46:41     24s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/27 18:46:41     24s] Trunk Routing info:
[02/27 18:46:41     24s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/27 18:46:41     24s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/27 18:46:41     24s] Leaf Routing info:
[02/27 18:46:41     24s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/27 18:46:41     24s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/27 18:46:41     24s] For timing_corner slow_max:setup, late and power domain auto-default:
[02/27 18:46:41     24s]   Slew time target (leaf):    0.093ns
[02/27 18:46:41     24s]   Slew time target (trunk):   0.093ns
[02/27 18:46:41     24s]   Slew time target (top):     0.093ns (Note: no nets are considered top nets in this clock tree)
[02/27 18:46:41     24s]   Buffer unit delay: 0.102ns
[02/27 18:46:41     24s]   Buffer max distance: 430.000um
[02/27 18:46:41     24s] Fastest wire driving cells and distances:
[02/27 18:46:41     24s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=430.000um, saturatedSlew=0.081ns, speed=3189.911um per ns, cellArea=19.088um^2 per 1000um}
[02/27 18:46:41     24s]   Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=340.606um, saturatedSlew=0.078ns, speed=4472.830um per ns, cellArea=19.078um^2 per 1000um}
[02/27 18:46:41     24s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=415.000um, saturatedSlew=0.084ns, speed=1206.746um per ns, cellArea=36.260um^2 per 1000um}
[02/27 18:46:41     24s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=415.000um, saturatedSlew=0.084ns, speed=1207.448um per ns, cellArea=32.964um^2 per 1000um}
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Logic Sizing Table:
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] ----------------------------------------------------------
[02/27 18:46:41     24s] Cell    Instance count    Source    Eligible library cells
[02/27 18:46:41     24s] ----------------------------------------------------------
[02/27 18:46:41     24s]   (empty table)
[02/27 18:46:41     24s] ----------------------------------------------------------
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/27 18:46:41     24s] Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     24s] Clock tree balancer configuration for skew_group clk/normal_genus_slow_max:
[02/27 18:46:41     24s]   Sources:                     pin clk
[02/27 18:46:41     24s]   Total number of sinks:       40
[02/27 18:46:41     24s]   Delay constrained sinks:     40
[02/27 18:46:41     24s]   Constrains:                  default
[02/27 18:46:41     24s]   Non-leaf sinks:              0
[02/27 18:46:41     24s]   Ignore pins:                 0
[02/27 18:46:41     24s]  Timing corner slow_max:setup.late:
[02/27 18:46:41     24s]   Skew target:                 0.102ns
[02/27 18:46:41     24s]   Insertion delay target:      0.105ns
[02/27 18:46:41     24s] Primary reporting skew groups are:
[02/27 18:46:41     24s] skew_group clk/normal_genus_slow_max with 40 clock sinks
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Clock DAG stats initial state:
[02/27 18:46:41     24s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:41     24s]   sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:41     24s]   misc counts      : r=1, pp=0
[02/27 18:46:41     24s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:41     24s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:41     24s] Clock DAG hash initial state: 3209516491070253554 8688512394752260675
[02/27 18:46:41     24s] CTS services accumulated run-time stats initial state:
[02/27 18:46:41     24s]   delay calculator: calls=9577, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:41     24s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:41     24s]   steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:41     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     24s] UM:*                                                                   InitialState
[02/27 18:46:41     24s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/27 18:46:41     24s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Layer information for route type default_route_type_leaf:
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] Layer      Preferred    Route    Res.          Cap.          RC
[02/27 18:46:41     24s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] Metal1     N            H          1.227         0.109         0.134
[02/27 18:46:41     24s] Metal2     N            V          0.755         0.102         0.077
[02/27 18:46:41     24s] Metal3     Y            H          0.755         0.108         0.081
[02/27 18:46:41     24s] Metal4     Y            V          0.755         0.102         0.077
[02/27 18:46:41     24s] Metal5     N            H          0.755         0.108         0.081
[02/27 18:46:41     24s] Metal6     N            V          0.755         0.102         0.077
[02/27 18:46:41     24s] Metal7     N            H          0.755         0.108         0.081
[02/27 18:46:41     24s] Metal8     N            V          0.267         0.102         0.027
[02/27 18:46:41     24s] Metal9     N            H          0.267         0.579         0.155
[02/27 18:46:41     24s] Metal10    N            V          0.097         0.302         0.029
[02/27 18:46:41     24s] Metal11    N            H          0.095         0.376         0.036
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/27 18:46:41     24s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Layer information for route type default_route_type_nonleaf:
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] Layer      Preferred    Route    Res.          Cap.          RC
[02/27 18:46:41     24s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] Metal1     N            H          1.227         0.177         0.218
[02/27 18:46:41     24s] Metal2     N            V          0.755         0.154         0.116
[02/27 18:46:41     24s] Metal3     Y            H          0.755         0.157         0.118
[02/27 18:46:41     24s] Metal4     Y            V          0.755         0.154         0.116
[02/27 18:46:41     24s] Metal5     N            H          0.755         0.157         0.118
[02/27 18:46:41     24s] Metal6     N            V          0.755         0.154         0.116
[02/27 18:46:41     24s] Metal7     N            H          0.755         0.157         0.118
[02/27 18:46:41     24s] Metal8     N            V          0.267         0.154         0.041
[02/27 18:46:41     24s] Metal9     N            H          0.267         1.046         0.280
[02/27 18:46:41     24s] Metal10    N            V          0.097         0.455         0.044
[02/27 18:46:41     24s] Metal11    N            H          0.095         0.586         0.056
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/27 18:46:41     24s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Layer information for route type default_route_type_nonleaf:
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] Layer      Preferred    Route    Res.          Cap.          RC
[02/27 18:46:41     24s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] Metal1     N            H          1.227         0.109         0.134
[02/27 18:46:41     24s] Metal2     N            V          0.755         0.102         0.077
[02/27 18:46:41     24s] Metal3     Y            H          0.755         0.108         0.081
[02/27 18:46:41     24s] Metal4     Y            V          0.755         0.102         0.077
[02/27 18:46:41     24s] Metal5     N            H          0.755         0.108         0.081
[02/27 18:46:41     24s] Metal6     N            V          0.755         0.102         0.077
[02/27 18:46:41     24s] Metal7     N            H          0.755         0.108         0.081
[02/27 18:46:41     24s] Metal8     N            V          0.267         0.102         0.027
[02/27 18:46:41     24s] Metal9     N            H          0.267         0.579         0.155
[02/27 18:46:41     24s] Metal10    N            V          0.097         0.302         0.029
[02/27 18:46:41     24s] Metal11    N            H          0.095         0.376         0.036
[02/27 18:46:41     24s] ----------------------------------------------------------------------
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Via selection for estimated routes (rule default):
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] ----------------------------------------------------------------------------
[02/27 18:46:41     24s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[02/27 18:46:41     24s] Range                                (Ohm)    (fF)     (fs)     Only
[02/27 18:46:41     24s] ----------------------------------------------------------------------------
[02/27 18:46:41     24s] Metal1-Metal2      M2_M1_VH          6.600    0.000    0.000    false
[02/27 18:46:41     24s] Metal2-Metal3      M3_M2_HH          6.600    0.000    0.000    false
[02/27 18:46:41     24s] Metal3-Metal4      M4_M3_VH          6.600    0.000    0.000    false
[02/27 18:46:41     24s] Metal4-Metal5      M5_M4_HH          6.600    0.000    0.000    false
[02/27 18:46:41     24s] Metal5-Metal6      M6_M5_VH          6.600    0.000    0.000    false
[02/27 18:46:41     24s] Metal6-Metal7      M7_M6_HV          6.600    0.000    0.000    false
[02/27 18:46:41     24s] Metal7-Metal8      M8_M7_VV          6.600    0.000    0.000    false
[02/27 18:46:41     24s] Metal8-Metal9      M9_M8_VH          0.280    0.000    0.000    false
[02/27 18:46:41     24s] Metal9-Metal10     M10_M9_VH         0.280    0.000    0.000    false
[02/27 18:46:41     24s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.000    0.000    false
[02/27 18:46:41     24s] ----------------------------------------------------------------------------
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[02/27 18:46:41     24s] Type 'man IMPCCOPT-2314' for more detail.
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Ideal and dont_touch net fanout counts:
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] -----------------------------------------------------------
[02/27 18:46:41     24s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[02/27 18:46:41     24s] -----------------------------------------------------------
[02/27 18:46:41     24s]       1            10                      0
[02/27 18:46:41     24s]      11           100                      1
[02/27 18:46:41     24s]     101          1000                      0
[02/27 18:46:41     24s]    1001         10000                      0
[02/27 18:46:41     24s]   10001           +                        0
[02/27 18:46:41     24s] -----------------------------------------------------------
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] Top ideal and dont_touch nets by fanout:
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] ---------------------
[02/27 18:46:41     24s] Net name    Fanout ()
[02/27 18:46:41     24s] ---------------------
[02/27 18:46:41     24s] clk            40
[02/27 18:46:41     24s] ---------------------
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] 
[02/27 18:46:41     24s] No dont_touch hnets found in the clock tree
[02/27 18:46:41     24s] No dont_touch hpins found in the clock network.
[02/27 18:46:41     24s] Checking for illegal sizes of clock logic instances...
[02/27 18:46:41     24s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     25s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[02/27 18:46:41     25s] 
[02/27 18:46:41     25s] Filtering reasons for cell type: inverter
[02/27 18:46:41     25s] =========================================
[02/27 18:46:41     25s] 
[02/27 18:46:41     25s] ----------------------------------------------------------------
[02/27 18:46:41     25s] Clock trees    Power domain    Reason              Library cells
[02/27 18:46:41     25s] ----------------------------------------------------------------
[02/27 18:46:41     25s] all            auto-default    Library trimming    { CLKINVX20 }
[02/27 18:46:41     25s] ----------------------------------------------------------------
[02/27 18:46:41     25s] 
[02/27 18:46:41     25s] 
[02/27 18:46:41     25s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/27 18:46:41     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     25s] UM:*                                                                   Validating CTS configuration
[02/27 18:46:41     25s] CCOpt configuration status: all checks passed.
[02/27 18:46:41     25s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[02/27 18:46:41     25s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/27 18:46:41     25s]   No exclusion drivers are needed.
[02/27 18:46:41     25s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[02/27 18:46:41     25s] Antenna diode management...
[02/27 18:46:41     25s]   Found 0 antenna diodes in the clock trees.
[02/27 18:46:41     25s]   
[02/27 18:46:41     25s] Antenna diode management done.
[02/27 18:46:41     25s] Adding driver cells for primary IOs...
[02/27 18:46:41     25s]   
[02/27 18:46:41     25s]   ----------------------------------------------------------------------------------------------
[02/27 18:46:41     25s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/27 18:46:41     25s]   ----------------------------------------------------------------------------------------------
[02/27 18:46:41     25s]     (empty table)
[02/27 18:46:41     25s]   ----------------------------------------------------------------------------------------------
[02/27 18:46:41     25s]   
[02/27 18:46:41     25s]   
[02/27 18:46:41     25s] Adding driver cells for primary IOs done.
[02/27 18:46:41     25s] Adding driver cell for primary IO roots...
[02/27 18:46:41     25s] Adding driver cell for primary IO roots done.
[02/27 18:46:41     25s] Maximizing clock DAG abstraction...
[02/27 18:46:41     25s]   Removing clock DAG drivers
[02/27 18:46:41     25s] Maximizing clock DAG abstraction done.
[02/27 18:46:41     25s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.6 real=0:00:00.7)
[02/27 18:46:41     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     25s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[02/27 18:46:41     25s] Synthesizing clock trees...
[02/27 18:46:41     25s]   Preparing To Balance...
[02/27 18:46:41     25s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/27 18:46:41     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2026.3M, EPOCH TIME: 1740692801.824997
[02/27 18:46:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2026.3M, EPOCH TIME: 1740692801.827369
[02/27 18:46:41     25s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     25s]   Leaving CCOpt scope - Initializing placement interface...
[02/27 18:46:41     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:2016.7M, EPOCH TIME: 1740692801.827483
[02/27 18:46:41     25s] Processing tracks to init pin-track alignment.
[02/27 18:46:41     25s] z: 2, totalTracks: 1
[02/27 18:46:41     25s] z: 4, totalTracks: 1
[02/27 18:46:41     25s] z: 6, totalTracks: 1
[02/27 18:46:41     25s] z: 8, totalTracks: 1
[02/27 18:46:41     25s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:41     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.7M, EPOCH TIME: 1740692801.829388
[02/27 18:46:41     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:41     25s] 
[02/27 18:46:41     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:41     25s] OPERPROF:     Starting CMU at level 3, MEM:2016.7M, EPOCH TIME: 1740692801.842667
[02/27 18:46:41     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2016.7M, EPOCH TIME: 1740692801.842969
[02/27 18:46:41     25s] 
[02/27 18:46:41     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:41     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2016.7M, EPOCH TIME: 1740692801.843085
[02/27 18:46:41     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.7M, EPOCH TIME: 1740692801.843099
[02/27 18:46:41     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2016.7M, EPOCH TIME: 1740692801.843113
[02/27 18:46:41     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.7MB).
[02/27 18:46:41     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2016.7M, EPOCH TIME: 1740692801.843205
[02/27 18:46:41     25s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     25s]   Merging duplicate siblings in DAG...
[02/27 18:46:41     25s]     Clock DAG stats before merging:
[02/27 18:46:41     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:41     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:41     25s]       misc counts      : r=1, pp=0
[02/27 18:46:41     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:41     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:41     25s]     Clock DAG hash before merging: 3209516491070253554 8688512394752260675
[02/27 18:46:41     25s]     CTS services accumulated run-time stats before merging:
[02/27 18:46:41     25s]       delay calculator: calls=9577, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:41     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:41     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:41     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     25s] UM:*                                                                   before merging
[02/27 18:46:41     25s]     Resynthesising clock tree into netlist...
[02/27 18:46:41     25s]       Reset timing graph...
[02/27 18:46:41     25s] Ignoring AAE DB Resetting ...
[02/27 18:46:41     25s]       Reset timing graph done.
[02/27 18:46:41     25s]     Resynthesising clock tree into netlist done.
[02/27 18:46:41     25s]     Merging duplicate clock dag driver clones in DAG...
[02/27 18:46:41     25s]     Merging duplicate clock dag driver clones in DAG done.
[02/27 18:46:41     25s]     
[02/27 18:46:41     25s]     Disconnecting clock tree from netlist...
[02/27 18:46:41     25s]     Disconnecting clock tree from netlist done.
[02/27 18:46:41     25s]   Merging duplicate siblings in DAG done.
[02/27 18:46:41     25s]   Applying movement limits...
[02/27 18:46:41     25s]   Applying movement limits done.
[02/27 18:46:41     25s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:41     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     25s] UM:*                                                                   Preparing To Balance
[02/27 18:46:41     25s]   CCOpt::Phase::Construction...
[02/27 18:46:41     25s]   Stage::Clustering...
[02/27 18:46:41     25s]   Clustering...
[02/27 18:46:41     25s]     Clock DAG hash before 'Clustering': 3209516491070253554 8688512394752260675
[02/27 18:46:41     25s]     CTS services accumulated run-time stats before 'Clustering':
[02/27 18:46:41     25s]       delay calculator: calls=9577, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:41     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:41     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:41     25s]     Initialize for clustering...
[02/27 18:46:41     25s]     Clock DAG stats before clustering:
[02/27 18:46:41     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:41     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:41     25s]       misc counts      : r=1, pp=0
[02/27 18:46:41     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:41     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:41     25s]     Clock DAG hash before clustering: 3209516491070253554 8688512394752260675
[02/27 18:46:41     25s]     CTS services accumulated run-time stats before clustering:
[02/27 18:46:41     25s]       delay calculator: calls=9577, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:41     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:41     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:41     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     25s] UM:*                                                                   before clustering
[02/27 18:46:41     25s]     Computing max distances from locked parents...
[02/27 18:46:41     25s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/27 18:46:41     25s]     Computing max distances from locked parents done.
[02/27 18:46:41     25s]     Computing optimal clock node locations...
[02/27 18:46:41     25s]     : ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:41     25s]     Optimal path computation stats:
[02/27 18:46:41     25s]       Successful          : 1
[02/27 18:46:41     25s]       Unsuccessful        : 0
[02/27 18:46:41     25s]       Immovable           : 1
[02/27 18:46:41     25s]       lockedParentLocation: 0
[02/27 18:46:41     25s]       Region hash         : e4d0d11cb7a6f7ec
[02/27 18:46:41     25s]     Unsuccessful details:
[02/27 18:46:41     25s]     
[02/27 18:46:41     25s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     25s] End AAE Lib Interpolated Model. (MEM=2016.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:41     25s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:41     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     25s] UM:*                                                                   Initialize for clustering
[02/27 18:46:41     25s]     Bottom-up phase...
[02/27 18:46:41     25s]     Clustering bottom-up starting from leaves...
[02/27 18:46:41     25s]       Clustering clock_tree clk...
[02/27 18:46:41     25s]       Clustering clock_tree clk done.
[02/27 18:46:41     25s]     Clustering bottom-up starting from leaves done.
[02/27 18:46:41     25s]     Rebuilding the clock tree after clustering...
[02/27 18:46:41     25s]     Rebuilding the clock tree after clustering done.
[02/27 18:46:41     25s]     Clock DAG stats after bottom-up phase:
[02/27 18:46:41     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:41     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:41     25s]       misc counts      : r=1, pp=0
[02/27 18:46:41     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:41     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:41     25s]     Clock DAG hash after bottom-up phase: 3209516491070253554 8688512394752260675
[02/27 18:46:41     25s]     CTS services accumulated run-time stats after bottom-up phase:
[02/27 18:46:41     25s]       delay calculator: calls=9578, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:41     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:41     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:41     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:41     25s] UM:*                                                                   after bottom-up phase
[02/27 18:46:41     25s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Bottom-up phase
[02/27 18:46:42     25s]     Legalizing clock trees...
[02/27 18:46:42     25s]     Resynthesising clock tree into netlist...
[02/27 18:46:42     25s]       Reset timing graph...
[02/27 18:46:42     25s] Ignoring AAE DB Resetting ...
[02/27 18:46:42     25s]       Reset timing graph done.
[02/27 18:46:42     25s]     Resynthesising clock tree into netlist done.
[02/27 18:46:42     25s]     Commiting net attributes....
[02/27 18:46:42     25s]     Commiting net attributes. done.
[02/27 18:46:42     25s]     Leaving CCOpt scope - ClockRefiner...
[02/27 18:46:42     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2016.7M, EPOCH TIME: 1740692802.032721
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:1978.7M, EPOCH TIME: 1740692802.036522
[02/27 18:46:42     25s]     Assigned high priority to 40 instances.
[02/27 18:46:42     25s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/27 18:46:42     25s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/27 18:46:42     25s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1978.7M, EPOCH TIME: 1740692802.038493
[02/27 18:46:42     25s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1978.7M, EPOCH TIME: 1740692802.038541
[02/27 18:46:42     25s] Processing tracks to init pin-track alignment.
[02/27 18:46:42     25s] z: 2, totalTracks: 1
[02/27 18:46:42     25s] z: 4, totalTracks: 1
[02/27 18:46:42     25s] z: 6, totalTracks: 1
[02/27 18:46:42     25s] z: 8, totalTracks: 1
[02/27 18:46:42     25s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:42     25s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1978.7M, EPOCH TIME: 1740692802.040353
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:42     25s] OPERPROF:       Starting CMU at level 4, MEM:1978.7M, EPOCH TIME: 1740692802.053418
[02/27 18:46:42     25s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1740692802.053726
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:42     25s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1978.7M, EPOCH TIME: 1740692802.053839
[02/27 18:46:42     25s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1978.7M, EPOCH TIME: 1740692802.053855
[02/27 18:46:42     25s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1740692802.053870
[02/27 18:46:42     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1978.7MB).
[02/27 18:46:42     25s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:1978.7M, EPOCH TIME: 1740692802.053969
[02/27 18:46:42     25s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:1978.7M, EPOCH TIME: 1740692802.053980
[02/27 18:46:42     25s] TDRefine: refinePlace mode is spiral
[02/27 18:46:42     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.213690.2
[02/27 18:46:42     25s] OPERPROF: Starting RefinePlace at level 1, MEM:1978.7M, EPOCH TIME: 1740692802.054003
[02/27 18:46:42     25s] *** Starting place_detail (0:00:25.3 mem=1978.7M) ***
[02/27 18:46:42     25s] Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:42     25s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:42     25s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:42     25s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:42     25s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1978.7M, EPOCH TIME: 1740692802.055970
[02/27 18:46:42     25s] Starting refinePlace ...
[02/27 18:46:42     25s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:42     25s] One DDP V2 for no tweak run.
[02/27 18:46:42     25s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:42     25s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1978.7M, EPOCH TIME: 1740692802.058064
[02/27 18:46:42     25s] DDP initSite1 nrRow 44 nrJob 44
[02/27 18:46:42     25s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1978.7M, EPOCH TIME: 1740692802.058091
[02/27 18:46:42     25s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1740692802.058111
[02/27 18:46:42     25s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1978.7M, EPOCH TIME: 1740692802.058123
[02/27 18:46:42     25s] DDP markSite nrRow 44 nrJob 44
[02/27 18:46:42     25s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1740692802.058153
[02/27 18:46:42     25s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1740692802.058163
[02/27 18:46:42     25s]   Spread Effort: high, standalone mode, useDDP on.
[02/27 18:46:42     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1978.7MB) @(0:00:25.3 - 0:00:25.3).
[02/27 18:46:42     25s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:42     25s] wireLenOptFixPriorityInst 40 inst fixed
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 18:46:42     25s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/27 18:46:42     25s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:42     25s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:42     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1994.7MB) @(0:00:25.3 - 0:00:25.3).
[02/27 18:46:42     25s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:42     25s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1994.7MB
[02/27 18:46:42     25s] Statistics of distance of Instance movement in refine placement:
[02/27 18:46:42     25s]   maximum (X+Y) =         0.00 um
[02/27 18:46:42     25s]   mean    (X+Y) =         0.00 um
[02/27 18:46:42     25s] Summary Report:
[02/27 18:46:42     25s] Instances move: 0 (out of 1290 movable)
[02/27 18:46:42     25s] Total instances moved : 0
[02/27 18:46:42     25s] Instances flipped: 0
[02/27 18:46:42     25s] Mean displacement: 0.00 um
[02/27 18:46:42     25s] Max displacement: 0.00 um 
[02/27 18:46:42     25s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.014, REAL:0.014, MEM:1994.7M, EPOCH TIME: 1740692802.069711
[02/27 18:46:42     25s] Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
[02/27 18:46:42     25s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1994.7MB
[02/27 18:46:42     25s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1994.7MB) @(0:00:25.3 - 0:00:25.3).
[02/27 18:46:42     25s] *** Finished place_detail (0:00:25.3 mem=1994.7M) ***
[02/27 18:46:42     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.213690.2
[02/27 18:46:42     25s] OPERPROF: Finished RefinePlace at level 1, CPU:0.016, REAL:0.016, MEM:1994.7M, EPOCH TIME: 1740692802.070003
[02/27 18:46:42     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1994.7M, EPOCH TIME: 1740692802.070019
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1290).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1994.7M, EPOCH TIME: 1740692802.072632
[02/27 18:46:42     25s]     ClockRefiner summary
[02/27 18:46:42     25s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/27 18:46:42     25s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/27 18:46:42     25s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/27 18:46:42     25s]     Revert refine place priority changes on 0 instances.
[02/27 18:46:42     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1994.7M, EPOCH TIME: 1740692802.074165
[02/27 18:46:42     25s] Processing tracks to init pin-track alignment.
[02/27 18:46:42     25s] z: 2, totalTracks: 1
[02/27 18:46:42     25s] z: 4, totalTracks: 1
[02/27 18:46:42     25s] z: 6, totalTracks: 1
[02/27 18:46:42     25s] z: 8, totalTracks: 1
[02/27 18:46:42     25s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:42     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1994.7M, EPOCH TIME: 1740692802.076092
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:42     25s] OPERPROF:     Starting CMU at level 3, MEM:1994.7M, EPOCH TIME: 1740692802.089029
[02/27 18:46:42     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1994.7M, EPOCH TIME: 1740692802.089323
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:42     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1994.7M, EPOCH TIME: 1740692802.089424
[02/27 18:46:42     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1994.7M, EPOCH TIME: 1740692802.089438
[02/27 18:46:42     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1994.7M, EPOCH TIME: 1740692802.089452
[02/27 18:46:42     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1994.7MB).
[02/27 18:46:42     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1994.7M, EPOCH TIME: 1740692802.089546
[02/27 18:46:42     25s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:42     25s]     Disconnecting clock tree from netlist...
[02/27 18:46:42     25s]     Disconnecting clock tree from netlist done.
[02/27 18:46:42     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1994.7M, EPOCH TIME: 1740692802.089768
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1994.7M, EPOCH TIME: 1740692802.092072
[02/27 18:46:42     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1994.7M, EPOCH TIME: 1740692802.092154
[02/27 18:46:42     25s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]     Leaving CCOpt scope - Initializing placement interface...
[02/27 18:46:42     25s] Processing tracks to init pin-track alignment.
[02/27 18:46:42     25s] z: 2, totalTracks: 1
[02/27 18:46:42     25s] z: 4, totalTracks: 1
[02/27 18:46:42     25s] z: 6, totalTracks: 1
[02/27 18:46:42     25s] z: 8, totalTracks: 1
[02/27 18:46:42     25s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:42     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1994.7M, EPOCH TIME: 1740692802.094063
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:42     25s] OPERPROF:     Starting CMU at level 3, MEM:1994.7M, EPOCH TIME: 1740692802.107043
[02/27 18:46:42     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1994.7M, EPOCH TIME: 1740692802.107309
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:42     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1994.7M, EPOCH TIME: 1740692802.107410
[02/27 18:46:42     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1994.7M, EPOCH TIME: 1740692802.107423
[02/27 18:46:42     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1994.7M, EPOCH TIME: 1740692802.107437
[02/27 18:46:42     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1994.7MB).
[02/27 18:46:42     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1994.7M, EPOCH TIME: 1740692802.107523
[02/27 18:46:42     25s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]     Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/27 18:46:42     25s] End AAE Lib Interpolated Model. (MEM=1994.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:42     25s]     Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]     
[02/27 18:46:42     25s]     Clock tree legalization - Histogram:
[02/27 18:46:42     25s]     ====================================
[02/27 18:46:42     25s]     
[02/27 18:46:42     25s]     --------------------------------
[02/27 18:46:42     25s]     Movement (um)    Number of cells
[02/27 18:46:42     25s]     --------------------------------
[02/27 18:46:42     25s]       (empty table)
[02/27 18:46:42     25s]     --------------------------------
[02/27 18:46:42     25s]     
[02/27 18:46:42     25s]     
[02/27 18:46:42     25s]     Clock tree legalization - There are no Movements:
[02/27 18:46:42     25s]     =================================================
[02/27 18:46:42     25s]     
[02/27 18:46:42     25s]     ---------------------------------------------
[02/27 18:46:42     25s]     Movement (um)    Desired     Achieved    Node
[02/27 18:46:42     25s]                      location    location    
[02/27 18:46:42     25s]     ---------------------------------------------
[02/27 18:46:42     25s]       (empty table)
[02/27 18:46:42     25s]     ---------------------------------------------
[02/27 18:46:42     25s]     
[02/27 18:46:42     25s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Legalizing clock trees
[02/27 18:46:42     25s]     Clock DAG stats after 'Clustering':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Clustering': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     Clock DAG hash after 'Clustering': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Clustering':
[02/27 18:46:42     25s]       delay calculator: calls=9579, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Clustering':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Clustering':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Clustering
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   Post-Clustering Statistics Report
[02/27 18:46:42     25s]   =================================
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   Fanout Statistics:
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   ----------------------------------------------------------------------------
[02/27 18:46:42     25s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/27 18:46:42     25s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/27 18:46:42     25s]   ----------------------------------------------------------------------------
[02/27 18:46:42     25s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[02/27 18:46:42     25s]   Leaf          1      40.000      40        40        0.000      {1 <= 40}
[02/27 18:46:42     25s]   ----------------------------------------------------------------------------
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   Clustering Failure Statistics:
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   --------------------------------
[02/27 18:46:42     25s]   Net Type    Clusters    Clusters
[02/27 18:46:42     25s]               Tried       Failed
[02/27 18:46:42     25s]   --------------------------------
[02/27 18:46:42     25s]     (empty table)
[02/27 18:46:42     25s]   --------------------------------
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   Clustering Partition Statistics:
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   ----------------------------------------------------------------------------------
[02/27 18:46:42     25s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[02/27 18:46:42     25s]               Fraction    Fraction    Count        Size    Size    Size    Size
[02/27 18:46:42     25s]   ----------------------------------------------------------------------------------
[02/27 18:46:42     25s]     (empty table)
[02/27 18:46:42     25s]   ----------------------------------------------------------------------------------
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   
[02/27 18:46:42     25s]   Looking for fanout violations...
[02/27 18:46:42     25s]   Looking for fanout violations done.
[02/27 18:46:42     25s]   CongRepair After Initial Clustering...
[02/27 18:46:42     25s]   Reset timing graph...
[02/27 18:46:42     25s] Ignoring AAE DB Resetting ...
[02/27 18:46:42     25s]   Reset timing graph done.
[02/27 18:46:42     25s]   Leaving CCOpt scope - Early Global Route...
[02/27 18:46:42     25s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2032.9M, EPOCH TIME: 1740692802.181385
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] All LLGs are deleted
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2032.9M, EPOCH TIME: 1740692802.183297
[02/27 18:46:42     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2032.9M, EPOCH TIME: 1740692802.183453
[02/27 18:46:42     25s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:1994.9M, EPOCH TIME: 1740692802.184606
[02/27 18:46:42     25s]   Clock implementation routing...
[02/27 18:46:42     25s] Net route status summary:
[02/27 18:46:42     25s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:42     25s]   Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:42     25s]     Routing using eGR only...
[02/27 18:46:42     25s]       Early Global Route - eGR only step...
[02/27 18:46:42     25s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/27 18:46:42     25s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/27 18:46:42     25s] (ccopt eGR): Start to route 1 all nets
[02/27 18:46:42     25s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      ==================== Layers =====================
[02/27 18:46:42     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:42     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:42     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:42     25s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:42     25s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:42     25s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:42     25s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:42     25s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:42     25s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:42     25s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:42     25s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:42     25s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:42     25s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:42     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:42     25s] (I)      Started Import and model ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:42     25s] (I)      == Non-default Options ==
[02/27 18:46:42     25s] (I)      Clean congestion better                            : true
[02/27 18:46:42     25s] (I)      Estimate vias on DPT layer                         : true
[02/27 18:46:42     25s] (I)      Clean congestion layer assignment rounds           : 3
[02/27 18:46:42     25s] (I)      Layer constraints as soft constraints              : true
[02/27 18:46:42     25s] (I)      Soft top layer                                     : true
[02/27 18:46:42     25s] (I)      Skip prospective layer relax nets                  : true
[02/27 18:46:42     25s] (I)      Better NDR handling                                : true
[02/27 18:46:42     25s] (I)      Improved NDR modeling in LA                        : true
[02/27 18:46:42     25s] (I)      Routing cost fix for NDR handling                  : true
[02/27 18:46:42     25s] (I)      Block tracks for preroutes                         : true
[02/27 18:46:42     25s] (I)      Assign IRoute by net group key                     : true
[02/27 18:46:42     25s] (I)      Block unroutable channels                          : true
[02/27 18:46:42     25s] (I)      Block unroutable channels 3D                       : true
[02/27 18:46:42     25s] (I)      Bound layer relaxed segment wl                     : true
[02/27 18:46:42     25s] (I)      Blocked pin reach length threshold                 : 2
[02/27 18:46:42     25s] (I)      Check blockage within NDR space in TA              : true
[02/27 18:46:42     25s] (I)      Skip must join for term with via pillar            : true
[02/27 18:46:42     25s] (I)      Model find APA for IO pin                          : true
[02/27 18:46:42     25s] (I)      On pin location for off pin term                   : true
[02/27 18:46:42     25s] (I)      Handle EOL spacing                                 : true
[02/27 18:46:42     25s] (I)      Merge PG vias by gap                               : true
[02/27 18:46:42     25s] (I)      Maximum routing layer                              : 11
[02/27 18:46:42     25s] (I)      Route selected nets only                           : true
[02/27 18:46:42     25s] (I)      Refine MST                                         : true
[02/27 18:46:42     25s] (I)      Honor PRL                                          : true
[02/27 18:46:42     25s] (I)      Strong congestion aware                            : true
[02/27 18:46:42     25s] (I)      Improved initial location for IRoutes              : true
[02/27 18:46:42     25s] (I)      Multi panel TA                                     : true
[02/27 18:46:42     25s] (I)      Penalize wire overlap                              : true
[02/27 18:46:42     25s] (I)      Expand small instance blockage                     : true
[02/27 18:46:42     25s] (I)      Reduce via in TA                                   : true
[02/27 18:46:42     25s] (I)      SS-aware routing                                   : true
[02/27 18:46:42     25s] (I)      Improve tree edge sharing                          : true
[02/27 18:46:42     25s] (I)      Improve 2D via estimation                          : true
[02/27 18:46:42     25s] (I)      Refine Steiner tree                                : true
[02/27 18:46:42     25s] (I)      Build spine tree                                   : true
[02/27 18:46:42     25s] (I)      Model pass through capacity                        : true
[02/27 18:46:42     25s] (I)      Extend blockages by a half GCell                   : true
[02/27 18:46:42     25s] (I)      Consider pin shapes                                : true
[02/27 18:46:42     25s] (I)      Consider pin shapes for all nodes                  : true
[02/27 18:46:42     25s] (I)      Consider NR APA                                    : true
[02/27 18:46:42     25s] (I)      Consider IO pin shape                              : true
[02/27 18:46:42     25s] (I)      Fix pin connection bug                             : true
[02/27 18:46:42     25s] (I)      Consider layer RC for local wires                  : true
[02/27 18:46:42     25s] (I)      Route to clock mesh pin                            : true
[02/27 18:46:42     25s] (I)      LA-aware pin escape length                         : 2
[02/27 18:46:42     25s] (I)      Connect multiple ports                             : true
[02/27 18:46:42     25s] (I)      Split for must join                                : true
[02/27 18:46:42     25s] (I)      Number of threads                                  : 1
[02/27 18:46:42     25s] (I)      Routing effort level                               : 10000
[02/27 18:46:42     25s] (I)      Prefer layer length threshold                      : 8
[02/27 18:46:42     25s] (I)      Overflow penalty cost                              : 10
[02/27 18:46:42     25s] (I)      A-star cost                                        : 0.300000
[02/27 18:46:42     25s] (I)      Misalignment cost                                  : 10.000000
[02/27 18:46:42     25s] (I)      Threshold for short IRoute                         : 6
[02/27 18:46:42     25s] (I)      Via cost during post routing                       : 1.000000
[02/27 18:46:42     25s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/27 18:46:42     25s] (I)      Source-to-sink ratio                               : 0.300000
[02/27 18:46:42     25s] (I)      Scenic ratio bound                                 : 3.000000
[02/27 18:46:42     25s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/27 18:46:42     25s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/27 18:46:42     25s] (I)      PG-aware similar topology routing                  : true
[02/27 18:46:42     25s] (I)      Maze routing via cost fix                          : true
[02/27 18:46:42     25s] (I)      Apply PRL on PG terms                              : true
[02/27 18:46:42     25s] (I)      Apply PRL on obs objects                           : true
[02/27 18:46:42     25s] (I)      Handle range-type spacing rules                    : true
[02/27 18:46:42     25s] (I)      PG gap threshold multiplier                        : 10.000000
[02/27 18:46:42     25s] (I)      Parallel spacing query fix                         : true
[02/27 18:46:42     25s] (I)      Force source to root IR                            : true
[02/27 18:46:42     25s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/27 18:46:42     25s] (I)      Do not relax to DPT layer                          : true
[02/27 18:46:42     25s] (I)      No DPT in post routing                             : true
[02/27 18:46:42     25s] (I)      Modeling PG via merging fix                        : true
[02/27 18:46:42     25s] (I)      Shield aware TA                                    : true
[02/27 18:46:42     25s] (I)      Strong shield aware TA                             : true
[02/27 18:46:42     25s] (I)      Overflow calculation fix in LA                     : true
[02/27 18:46:42     25s] (I)      Post routing fix                                   : true
[02/27 18:46:42     25s] (I)      Strong post routing                                : true
[02/27 18:46:42     25s] (I)      Access via pillar from top                         : true
[02/27 18:46:42     25s] (I)      NDR via pillar fix                                 : true
[02/27 18:46:42     25s] (I)      Violation on path threshold                        : 1
[02/27 18:46:42     25s] (I)      Pass through capacity modeling                     : true
[02/27 18:46:42     25s] (I)      Select the non-relaxed segments in post routing stage : true
[02/27 18:46:42     25s] (I)      Select term pin box for io pin                     : true
[02/27 18:46:42     25s] (I)      Penalize NDR sharing                               : true
[02/27 18:46:42     25s] (I)      Enable special modeling                            : false
[02/27 18:46:42     25s] (I)      Keep fixed segments                                : true
[02/27 18:46:42     25s] (I)      Reorder net groups by key                          : true
[02/27 18:46:42     25s] (I)      Increase net scenic ratio                          : true
[02/27 18:46:42     25s] (I)      Method to set GCell size                           : row
[02/27 18:46:42     25s] (I)      Connect multiple ports and must join fix           : true
[02/27 18:46:42     25s] (I)      Avoid high resistance layers                       : true
[02/27 18:46:42     25s] (I)      Model find APA for IO pin fix                      : true
[02/27 18:46:42     25s] (I)      Avoid connecting non-metal layers                  : true
[02/27 18:46:42     25s] (I)      Use track pitch for NDR                            : true
[02/27 18:46:42     25s] (I)      Enable layer relax to lower layer                  : true
[02/27 18:46:42     25s] (I)      Enable layer relax to upper layer                  : true
[02/27 18:46:42     25s] (I)      Top layer relaxation fix                           : true
[02/27 18:46:42     25s] (I)      Handle non-default track width                     : false
[02/27 18:46:42     25s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:42     25s] (I)      Use row-based GCell size
[02/27 18:46:42     25s] (I)      Use row-based GCell align
[02/27 18:46:42     25s] (I)      layer 0 area = 80000
[02/27 18:46:42     25s] (I)      layer 1 area = 80000
[02/27 18:46:42     25s] (I)      layer 2 area = 80000
[02/27 18:46:42     25s] (I)      layer 3 area = 80000
[02/27 18:46:42     25s] (I)      layer 4 area = 80000
[02/27 18:46:42     25s] (I)      layer 5 area = 80000
[02/27 18:46:42     25s] (I)      layer 6 area = 80000
[02/27 18:46:42     25s] (I)      layer 7 area = 80000
[02/27 18:46:42     25s] (I)      layer 8 area = 80000
[02/27 18:46:42     25s] (I)      layer 9 area = 400000
[02/27 18:46:42     25s] (I)      layer 10 area = 400000
[02/27 18:46:42     25s] (I)      GCell unit size   : 3420
[02/27 18:46:42     25s] (I)      GCell multiplier  : 1
[02/27 18:46:42     25s] (I)      GCell row height  : 3420
[02/27 18:46:42     25s] (I)      Actual row height : 3420
[02/27 18:46:42     25s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:42     25s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:42     25s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:42     25s] (I)      ==================== Default via =====================
[02/27 18:46:42     25s] (I)      +----+------------------+----------------------------+
[02/27 18:46:42     25s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/27 18:46:42     25s] (I)      +----+------------------+----------------------------+
[02/27 18:46:42     25s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/27 18:46:42     25s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/27 18:46:42     25s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/27 18:46:42     25s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/27 18:46:42     25s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/27 18:46:42     25s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/27 18:46:42     25s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/27 18:46:42     25s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/27 18:46:42     25s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/27 18:46:42     25s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/27 18:46:42     25s] (I)      +----+------------------+----------------------------+
[02/27 18:46:42     25s] [NR-eGR] Read 1530 PG shapes
[02/27 18:46:42     25s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:42     25s] [NR-eGR] Read 0 other shapes
[02/27 18:46:42     25s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:42     25s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:42     25s] [NR-eGR] #PG Blockages       : 1530
[02/27 18:46:42     25s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:42     25s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:42     25s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:42     25s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:42     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:42     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 18:46:42     25s] [NR-eGR] Read 1671 nets ( ignored 1670 )
[02/27 18:46:42     25s] [NR-eGR] Connected 0 must-join pins/ports
[02/27 18:46:42     25s] (I)      early_global_route_priority property id does not exist.
[02/27 18:46:42     25s] (I)      Read Num Blocks=2436  Num Prerouted Wires=0  Num CS=0
[02/27 18:46:42     25s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 2 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 3 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 4 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 5 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 6 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 8 (H) : #blockages 540 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 10 (H) : #blockages 60 : #preroutes 0
[02/27 18:46:42     25s] (I)      Moved 1 terms for better access 
[02/27 18:46:42     25s] (I)      Number of ignored nets                =      0
[02/27 18:46:42     25s] (I)      Number of connected nets              =      0
[02/27 18:46:42     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:42     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:42     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:42     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/27 18:46:42     25s] (I)      Ndr track 0 does not exist
[02/27 18:46:42     25s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:42     25s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:42     25s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:42     25s] (I)      Site width          :   400  (dbu)
[02/27 18:46:42     25s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:42     25s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:42     25s] (I)      GCell width         :  3420  (dbu)
[02/27 18:46:42     25s] (I)      GCell height        :  3420  (dbu)
[02/27 18:46:42     25s] (I)      Grid                :    48    47    11
[02/27 18:46:42     25s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:42     25s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/27 18:46:42     25s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/27 18:46:42     25s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:42     25s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:42     25s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:42     25s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:42     25s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:42     25s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/27 18:46:42     25s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:42     25s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:42     25s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:42     25s] (I)      --------------------------------------------------------
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:42     25s] [NR-eGR] Rule id: 0  Nets: 1
[02/27 18:46:42     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:42     25s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:42     25s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:42     25s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:42     25s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:42     25s] [NR-eGR] ========================================
[02/27 18:46:42     25s] [NR-eGR] 
[02/27 18:46:42     25s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:42     25s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:42     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:42     25s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:42     25s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:42     25s] (I)      |     2 |   19223 |      900 |         4.68% |
[02/27 18:46:42     25s] (I)      |     3 |   20352 |      224 |         1.10% |
[02/27 18:46:42     25s] (I)      |     4 |   19223 |      900 |         4.68% |
[02/27 18:46:42     25s] (I)      |     5 |   20352 |      224 |         1.10% |
[02/27 18:46:42     25s] (I)      |     6 |   19223 |      900 |         4.68% |
[02/27 18:46:42     25s] (I)      |     7 |   20352 |      224 |         1.10% |
[02/27 18:46:42     25s] (I)      |     8 |   19223 |      900 |         4.68% |
[02/27 18:46:42     25s] (I)      |     9 |   20352 |      448 |         2.20% |
[02/27 18:46:42     25s] (I)      |    10 |    7614 |     1912 |        25.11% |
[02/27 18:46:42     25s] (I)      |    11 |    8112 |      474 |         5.84% |
[02/27 18:46:42     25s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:42     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      Reset routing kernel
[02/27 18:46:42     25s] (I)      Started Global Routing ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      totalPins=41  totalGlobalPin=41 (100.00%)
[02/27 18:46:42     25s] (I)      total 2D Cap : 169528 = (88146 H, 81382 V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1a Route ============
[02/27 18:46:42     25s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/27 18:46:42     25s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1b Route ============
[02/27 18:46:42     25s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:42     25s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[02/27 18:46:42     25s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/27 18:46:42     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1c Route ============
[02/27 18:46:42     25s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1d Route ============
[02/27 18:46:42     25s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1e Route ============
[02/27 18:46:42     25s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[02/27 18:46:42     25s] (I)      ============  Phase 1f Route ============
[02/27 18:46:42     25s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1g Route ============
[02/27 18:46:42     25s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1h Route ============
[02/27 18:46:42     25s] (I)      Usage: 98 = (35 H, 63 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.077e+02um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 18:46:42     25s] [NR-eGR]                        OverCon            
[02/27 18:46:42     25s] [NR-eGR]                         #Gcell     %Gcell
[02/27 18:46:42     25s] [NR-eGR]        Layer             (1-0)    OverCon
[02/27 18:46:42     25s] [NR-eGR] ----------------------------------------------
[02/27 18:46:42     25s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR] ----------------------------------------------
[02/27 18:46:42     25s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR] 
[02/27 18:46:42     25s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      total 2D Cap : 169802 = (88196 H, 81606 V)
[02/27 18:46:42     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:42     25s] (I)      ============= Track Assignment ============
[02/27 18:46:42     25s] (I)      Started Track Assignment (1T) ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/27 18:46:42     25s] (I)      Run Multi-thread track assignment
[02/27 18:46:42     25s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      Started Export ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] [NR-eGR]                  Length (um)   Vias 
[02/27 18:46:42     25s] [NR-eGR] ------------------------------------
[02/27 18:46:42     25s] [NR-eGR]  Metal1   (1H)             0   5260 
[02/27 18:46:42     25s] [NR-eGR]  Metal2   (2V)          8407   7481 
[02/27 18:46:42     25s] [NR-eGR]  Metal3   (3H)          9476    677 
[02/27 18:46:42     25s] [NR-eGR]  Metal4   (4V)          2186    209 
[02/27 18:46:42     25s] [NR-eGR]  Metal5   (5H)          1324     17 
[02/27 18:46:42     25s] [NR-eGR]  Metal6   (6V)             2     16 
[02/27 18:46:42     25s] [NR-eGR]  Metal7   (7H)            29     13 
[02/27 18:46:42     25s] [NR-eGR]  Metal8   (8V)             0     13 
[02/27 18:46:42     25s] [NR-eGR]  Metal9   (9H)             1     11 
[02/27 18:46:42     25s] [NR-eGR]  Metal10  (10V)            6     17 
[02/27 18:46:42     25s] [NR-eGR]  Metal11  (11H)           40      0 
[02/27 18:46:42     25s] [NR-eGR] ------------------------------------
[02/27 18:46:42     25s] [NR-eGR]           Total        21470  13714 
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] [NR-eGR] Total half perimeter of net bounding box: 17328um
[02/27 18:46:42     25s] [NR-eGR] Total length: 21470um, number of vias: 13714
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] [NR-eGR] Total eGR-routed clock nets wire length: 174um, number of vias: 90
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] [NR-eGR] Report for selected net(s) only.
[02/27 18:46:42     25s] [NR-eGR]                  Length (um)  Vias 
[02/27 18:46:42     25s] [NR-eGR] -----------------------------------
[02/27 18:46:42     25s] [NR-eGR]  Metal1   (1H)             0    40 
[02/27 18:46:42     25s] [NR-eGR]  Metal2   (2V)            99    47 
[02/27 18:46:42     25s] [NR-eGR]  Metal3   (3H)            66     3 
[02/27 18:46:42     25s] [NR-eGR]  Metal4   (4V)             9     0 
[02/27 18:46:42     25s] [NR-eGR]  Metal5   (5H)             0     0 
[02/27 18:46:42     25s] [NR-eGR]  Metal6   (6V)             0     0 
[02/27 18:46:42     25s] [NR-eGR]  Metal7   (7H)             0     0 
[02/27 18:46:42     25s] [NR-eGR]  Metal8   (8V)             0     0 
[02/27 18:46:42     25s] [NR-eGR]  Metal9   (9H)             0     0 
[02/27 18:46:42     25s] [NR-eGR]  Metal10  (10V)            0     0 
[02/27 18:46:42     25s] [NR-eGR]  Metal11  (11H)            0     0 
[02/27 18:46:42     25s] [NR-eGR] -----------------------------------
[02/27 18:46:42     25s] [NR-eGR]           Total          174    90 
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] [NR-eGR] Total half perimeter of net bounding box: 86um
[02/27 18:46:42     25s] [NR-eGR] Total length: 174um, number of vias: 90
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] [NR-eGR] Total routed clock nets wire length: 174um, number of vias: 90
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      ==================================== Runtime Summary ====================================
[02/27 18:46:42     25s] (I)       Step                                          %     Start    Finish      Real       CPU 
[02/27 18:46:42     25s] (I)      -----------------------------------------------------------------------------------------
[02/27 18:46:42     25s] (I)       Early Global Route kernel               100.00%  9.70 sec  9.79 sec  0.09 sec  0.02 sec 
[02/27 18:46:42     25s] (I)       +-Import and model                       46.99%  9.70 sec  9.75 sec  0.04 sec  0.01 sec 
[02/27 18:46:42     25s] (I)       | +-Create place DB                       1.88%  9.70 sec  9.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Import place data                   1.85%  9.70 sec  9.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Read instances and placement      0.64%  9.70 sec  9.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Read nets                         1.14%  9.70 sec  9.70 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Create route DB                      34.25%  9.70 sec  9.74 sec  0.03 sec  0.01 sec 
[02/27 18:46:42     25s] (I)       | | +-Import route data (1T)             33.74%  9.70 sec  9.74 sec  0.03 sec  0.01 sec 
[02/27 18:46:42     25s] (I)       | | | +-Read blockages ( Layer 2-11 )    13.34%  9.72 sec  9.73 sec  0.01 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Read routing blockages          0.00%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Read instance blockages         0.14%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Read PG blockages               1.45%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Read clock blockages            1.08%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Read other blockages            1.06%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Read halo blockages             0.02%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Read boundary cut boxes         0.00%  9.72 sec  9.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Read blackboxes                   0.02%  9.73 sec  9.73 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Read prerouted                    0.45%  9.73 sec  9.73 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Read unlegalized nets             0.21%  9.73 sec  9.73 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Read nets                         0.02%  9.73 sec  9.73 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Set up via pillars                0.01%  9.73 sec  9.73 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Initialize 3D grid graph          0.16%  9.73 sec  9.73 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Model blockage capacity           1.67%  9.73 sec  9.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Initialize 3D capacity          1.44%  9.73 sec  9.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Move terms for access (1T)        0.05%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Read aux data                         0.00%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Others data preparation               0.02%  9.74 sec  9.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Create route kernel                  10.40%  9.74 sec  9.75 sec  0.01 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       +-Global Routing                         46.51%  9.75 sec  9.79 sec  0.04 sec  0.01 sec 
[02/27 18:46:42     25s] (I)       | +-Initialization                        0.03%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Net group 1                           3.07%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Generate topology                   0.21%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Phase 1a                            0.50%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Pattern routing (1T)              0.30%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Add via demand to 2D              0.04%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Phase 1b                            0.06%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Phase 1c                            0.01%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Phase 1d                            0.01%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Phase 1e                            0.14%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Route legalization                0.06%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | | +-Legalize Blockage Violations    0.01%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Phase 1f                            0.02%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Phase 1g                            0.22%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Post Routing                      0.15%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Phase 1h                            0.15%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | | +-Post Routing                      0.08%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Layer assignment (1T)               0.46%  9.75 sec  9.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       +-Export 3D cong map                      0.29%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Export 2D cong map                    0.04%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       +-Extract Global 3D Wires                 0.00%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       +-Track Assignment (1T)                   0.90%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Initialization                        0.02%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Track Assignment Kernel               0.78%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Free Memory                           0.00%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       +-Export                                  3.01%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Export DB wires                       0.10%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Export all nets                     0.04%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | | +-Set wire vias                       0.01%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Report wirelength                     1.48%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Update net boxes                      1.30%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       | +-Update timing                         0.00%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)       +-Postprocess design                      0.06%  9.79 sec  9.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)      ===================== Summary by functions =====================
[02/27 18:46:42     25s] (I)       Lv  Step                                 %      Real       CPU 
[02/27 18:46:42     25s] (I)      ----------------------------------------------------------------
[02/27 18:46:42     25s] (I)        0  Early Global Route kernel      100.00%  0.09 sec  0.02 sec 
[02/27 18:46:42     25s] (I)        1  Import and model                46.99%  0.04 sec  0.01 sec 
[02/27 18:46:42     25s] (I)        1  Global Routing                  46.51%  0.04 sec  0.01 sec 
[02/27 18:46:42     25s] (I)        1  Export                           3.01%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        1  Track Assignment (1T)            0.90%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        1  Export 3D cong map               0.29%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        1  Postprocess design               0.06%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Create route DB                 34.25%  0.03 sec  0.01 sec 
[02/27 18:46:42     25s] (I)        2  Create route kernel             10.40%  0.01 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Net group 1                      3.07%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Create place DB                  1.88%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Report wirelength                1.48%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Update net boxes                 1.30%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Track Assignment Kernel          0.78%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Export DB wires                  0.10%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Export 2D cong map               0.04%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Import route data (1T)          33.74%  0.03 sec  0.01 sec 
[02/27 18:46:42     25s] (I)        3  Import place data                1.85%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Phase 1a                         0.50%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Layer assignment (1T)            0.46%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Phase 1g                         0.22%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Generate topology                0.21%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Phase 1h                         0.15%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Phase 1e                         0.14%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Export all nets                  0.04%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Phase 1f                         0.02%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Read blockages ( Layer 2-11 )   13.34%  0.01 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Model blockage capacity          1.67%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Read nets                        1.16%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Read instances and placement     0.64%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Read prerouted                   0.45%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Pattern routing (1T)             0.30%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Post Routing                     0.23%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Read unlegalized nets            0.21%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Initialize 3D grid graph         0.16%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Route legalization               0.06%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Move terms for access (1T)       0.05%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Add via demand to 2D             0.04%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Read PG blockages                1.45%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Initialize 3D capacity           1.44%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Read clock blockages             1.08%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Read other blockages             1.06%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Read instance blockages          0.14%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/27 18:46:42     25s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Early Global Route - eGR only step
[02/27 18:46:42     25s]     Routing using eGR only done.
[02/27 18:46:42     25s] Net route status summary:
[02/27 18:46:42     25s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:42     25s]   Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] CCOPT: Done with clock implementation routing.
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s]   Clock implementation routing done.
[02/27 18:46:42     25s]   Fixed 1 wires.
[02/27 18:46:42     25s]   CCOpt: Starting congestion repair using flow wrapper...
[02/27 18:46:42     25s]     Congestion Repair...
[02/27 18:46:42     25s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:25.5/0:00:29.2 (0.9), mem = 1994.9M
[02/27 18:46:42     25s] User Input Parameters:
[02/27 18:46:42     25s] - Congestion Driven    : On
[02/27 18:46:42     25s] - Timing Driven        : Off
[02/27 18:46:42     25s] - Area-Violation Based : On
[02/27 18:46:42     25s] - Start Rollback Level : -5
[02/27 18:46:42     25s] - Legalized            : On
[02/27 18:46:42     25s] - Window Based         : Off
[02/27 18:46:42     25s] - eDen incr mode       : Off
[02/27 18:46:42     25s] - Small incr mode      : Off
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] Info: Disable timing driven in postCTS congRepair.
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] Starting congRepair ...
[02/27 18:46:42     25s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1994.9M, EPOCH TIME: 1740692802.332502
[02/27 18:46:42     25s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.002, MEM:1994.9M, EPOCH TIME: 1740692802.334109
[02/27 18:46:42     25s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1994.9M, EPOCH TIME: 1740692802.334152
[02/27 18:46:42     25s] Starting Early Global Route congestion estimation: mem = 1994.9M
[02/27 18:46:42     25s] (I)      ==================== Layers =====================
[02/27 18:46:42     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:42     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:42     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:42     25s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:42     25s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:42     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:42     25s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:42     25s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:42     25s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:42     25s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:42     25s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:42     25s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:42     25s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:42     25s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:42     25s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:42     25s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:42     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:42     25s] (I)      Started Import and model ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:42     25s] (I)      == Non-default Options ==
[02/27 18:46:42     25s] (I)      Maximum routing layer                              : 11
[02/27 18:46:42     25s] (I)      Number of threads                                  : 1
[02/27 18:46:42     25s] (I)      Use non-blocking free Dbs wires                    : false
[02/27 18:46:42     25s] (I)      Method to set GCell size                           : row
[02/27 18:46:42     25s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:42     25s] (I)      Use row-based GCell size
[02/27 18:46:42     25s] (I)      Use row-based GCell align
[02/27 18:46:42     25s] (I)      layer 0 area = 80000
[02/27 18:46:42     25s] (I)      layer 1 area = 80000
[02/27 18:46:42     25s] (I)      layer 2 area = 80000
[02/27 18:46:42     25s] (I)      layer 3 area = 80000
[02/27 18:46:42     25s] (I)      layer 4 area = 80000
[02/27 18:46:42     25s] (I)      layer 5 area = 80000
[02/27 18:46:42     25s] (I)      layer 6 area = 80000
[02/27 18:46:42     25s] (I)      layer 7 area = 80000
[02/27 18:46:42     25s] (I)      layer 8 area = 80000
[02/27 18:46:42     25s] (I)      layer 9 area = 400000
[02/27 18:46:42     25s] (I)      layer 10 area = 400000
[02/27 18:46:42     25s] (I)      GCell unit size   : 3420
[02/27 18:46:42     25s] (I)      GCell multiplier  : 1
[02/27 18:46:42     25s] (I)      GCell row height  : 3420
[02/27 18:46:42     25s] (I)      Actual row height : 3420
[02/27 18:46:42     25s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:42     25s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:42     25s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:42     25s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:42     25s] (I)      ==================== Default via =====================
[02/27 18:46:42     25s] (I)      +----+------------------+----------------------------+
[02/27 18:46:42     25s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/27 18:46:42     25s] (I)      +----+------------------+----------------------------+
[02/27 18:46:42     25s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/27 18:46:42     25s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/27 18:46:42     25s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/27 18:46:42     25s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/27 18:46:42     25s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/27 18:46:42     25s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/27 18:46:42     25s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/27 18:46:42     25s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/27 18:46:42     25s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/27 18:46:42     25s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/27 18:46:42     25s] (I)      +----+------------------+----------------------------+
[02/27 18:46:42     25s] [NR-eGR] Read 1664 PG shapes
[02/27 18:46:42     25s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:42     25s] [NR-eGR] Read 0 other shapes
[02/27 18:46:42     25s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:42     25s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:42     25s] [NR-eGR] #PG Blockages       : 1664
[02/27 18:46:42     25s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:42     25s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:42     25s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:42     25s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:42     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:42     25s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 73
[02/27 18:46:42     25s] (I)      [02/27 18:46:42     25s] [NR-eGR] Read 1671 nets ( ignored 1 )
early_global_route_priority property id does not exist.
[02/27 18:46:42     25s] (I)      Read Num Blocks=1664  Num Prerouted Wires=73  Num CS=0
[02/27 18:46:42     25s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 48
[02/27 18:46:42     25s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 24
[02/27 18:46:42     25s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 1
[02/27 18:46:42     25s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/27 18:46:42     25s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/27 18:46:42     25s] (I)      Number of ignored nets                =      1
[02/27 18:46:42     25s] (I)      Number of connected nets              =      0
[02/27 18:46:42     25s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:42     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:42     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:42     25s] (I)      Ndr track 0 does not exist
[02/27 18:46:42     25s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:42     25s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:42     25s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:42     25s] (I)      Site width          :   400  (dbu)
[02/27 18:46:42     25s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:42     25s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:42     25s] (I)      GCell width         :  3420  (dbu)
[02/27 18:46:42     25s] (I)      GCell height        :  3420  (dbu)
[02/27 18:46:42     25s] (I)      Grid                :    48    47    11
[02/27 18:46:42     25s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:42     25s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/27 18:46:42     25s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/27 18:46:42     25s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:42     25s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:42     25s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:42     25s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:42     25s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:42     25s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/27 18:46:42     25s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:42     25s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:42     25s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:42     25s] (I)      --------------------------------------------------------
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:42     25s] [NR-eGR] Rule id: 0  Nets: 1670
[02/27 18:46:42     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:42     25s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:42     25s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:42     25s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:42     25s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:42     25s] [NR-eGR] ========================================
[02/27 18:46:42     25s] [NR-eGR] 
[02/27 18:46:42     25s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:42     25s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:42     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:42     25s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:42     25s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:42     25s] (I)      |     2 |   19223 |      900 |         4.68% |
[02/27 18:46:42     25s] (I)      |     3 |   20352 |      224 |         1.10% |
[02/27 18:46:42     25s] (I)      |     4 |   19223 |      900 |         4.68% |
[02/27 18:46:42     25s] (I)      |     5 |   20352 |      224 |         1.10% |
[02/27 18:46:42     25s] (I)      |     6 |   19223 |      900 |         4.68% |
[02/27 18:46:42     25s] (I)      |     7 |   20352 |      224 |         1.10% |
[02/27 18:46:42     25s] (I)      |     8 |   19223 |      900 |         4.68% |
[02/27 18:46:42     25s] (I)      |     9 |   20352 |      448 |         2.20% |
[02/27 18:46:42     25s] (I)      |    10 |    7614 |     1912 |        25.11% |
[02/27 18:46:42     25s] (I)      |    11 |    8112 |      474 |         5.84% |
[02/27 18:46:42     25s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:42     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      Reset routing kernel
[02/27 18:46:42     25s] (I)      Started Global Routing ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      totalPins=5323  totalGlobalPin=5191 (97.52%)
[02/27 18:46:42     25s] (I)      total 2D Cap : 169748 = (88190 H, 81558 V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1a Route ============
[02/27 18:46:42     25s] [NR-eGR] Layer group 1: route 1670 net(s) in layer range [2, 11]
[02/27 18:46:42     25s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1b Route ============
[02/27 18:46:42     25s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:42     25s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.994373e+04um
[02/27 18:46:42     25s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/27 18:46:42     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1c Route ============
[02/27 18:46:42     25s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1d Route ============
[02/27 18:46:42     25s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1e Route ============
[02/27 18:46:42     25s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] (I)      ============  Phase 1l Route ============
[02/27 18:46:42     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.994373e+04um
[02/27 18:46:42     25s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/27 18:46:42     25s] (I)      Layer  2:      18571      6220         0           0       18878    ( 0.00%) 
[02/27 18:46:42     25s] (I)      Layer  3:      19771      5549         0           0       19881    ( 0.00%) 
[02/27 18:46:42     25s] (I)      Layer  4:      18571      1345         0           0       18878    ( 0.00%) 
[02/27 18:46:42     25s] (I)      Layer  5:      19771       779         0           0       19881    ( 0.00%) 
[02/27 18:46:42     25s] (I)      Layer  6:      18571         9         0           0       18878    ( 0.00%) 
[02/27 18:46:42     25s] (I)      Layer  7:      19771        17         0           0       19881    ( 0.00%) 
[02/27 18:46:42     25s] (I)      Layer  8:      18571         7         0           0       18878    ( 0.00%) 
[02/27 18:46:42     25s] (I)      Layer  9:      19691        21         0           0       19881    ( 0.00%) 
[02/27 18:46:42     25s] (I)      Layer 10:       5566         7         0         629        6922    ( 8.33%) 
[02/27 18:46:42     25s] (I)      Layer 11:       7473        12         0         508        7445    ( 6.38%) 
[02/27 18:46:42     25s] (I)      Total:        166327     13966         0        1136      169402    ( 0.67%) 
[02/27 18:46:42     25s] (I)      
[02/27 18:46:42     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 18:46:42     25s] [NR-eGR]                        OverCon            
[02/27 18:46:42     25s] [NR-eGR]                         #Gcell     %Gcell
[02/27 18:46:42     25s] [NR-eGR]        Layer             (1-0)    OverCon
[02/27 18:46:42     25s] [NR-eGR] ----------------------------------------------
[02/27 18:46:42     25s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR] ----------------------------------------------
[02/27 18:46:42     25s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/27 18:46:42     25s] [NR-eGR] 
[02/27 18:46:42     25s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      total 2D Cap : 169846 = (88240 H, 81606 V)
[02/27 18:46:42     25s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.028, REAL:0.090, MEM:1994.9M, EPOCH TIME: 1740692802.424348
[02/27 18:46:42     25s] OPERPROF: Starting HotSpotCal at level 1, MEM:1994.9M, EPOCH TIME: 1740692802.424363
[02/27 18:46:42     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:42     25s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1994.9M
[02/27 18:46:42     25s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:42     25s] [hotspot] |            |   max hotspot | total hotspot |
[02/27 18:46:42     25s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:42     25s] [hotspot] | normalized |          0.00 |          0.00 |
[02/27 18:46:42     25s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:42     25s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 18:46:42     25s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1740692802.424561
[02/27 18:46:42     25s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1994.9M, EPOCH TIME: 1740692802.424582
[02/27 18:46:42     25s] Starting Early Global Route wiring: mem = 1994.9M
[02/27 18:46:42     25s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 18:46:42     25s] Skipped repairing congestion.
[02/27 18:46:42     25s] (I)      ============= Track Assignment ============
[02/27 18:46:42     25s] (I)      Started Track Assignment (1T) ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/27 18:46:42     25s] (I)      Run Multi-thread track assignment
[02/27 18:46:42     25s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] (I)      Started Export ( Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] [NR-eGR]                  Length (um)   Vias 
[02/27 18:46:42     25s] [NR-eGR] ------------------------------------
[02/27 18:46:42     25s] [NR-eGR]  Metal1   (1H)             0   5260 
[02/27 18:46:42     25s] [NR-eGR]  Metal2   (2V)          8351   7458 
[02/27 18:46:42     25s] [NR-eGR]  Metal3   (3H)          9458    675 
[02/27 18:46:42     25s] [NR-eGR]  Metal4   (4V)          2236    207 
[02/27 18:46:42     25s] [NR-eGR]  Metal5   (5H)          1343     17 
[02/27 18:46:42     25s] [NR-eGR]  Metal6   (6V)             2     16 
[02/27 18:46:42     25s] [NR-eGR]  Metal7   (7H)            29     13 
[02/27 18:46:42     25s] [NR-eGR]  Metal8   (8V)             0     13 
[02/27 18:46:42     25s] [NR-eGR]  Metal9   (9H)             1     11 
[02/27 18:46:42     25s] [NR-eGR]  Metal10  (10V)            6     17 
[02/27 18:46:42     25s] [NR-eGR]  Metal11  (11H)           40      0 
[02/27 18:46:42     25s] [NR-eGR] ------------------------------------
[02/27 18:46:42     25s] [NR-eGR]           Total        21465  13687 
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] [NR-eGR] Total half perimeter of net bounding box: 17328um
[02/27 18:46:42     25s] [NR-eGR] Total length: 21465um, number of vias: 13687
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/27 18:46:42     25s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:42     25s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1994.90 MB )
[02/27 18:46:42     25s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.016, REAL:0.016, MEM:1994.9M, EPOCH TIME: 1740692802.440493
[02/27 18:46:42     25s] Early Global Route wiring runtime: 0.02 seconds, mem = 1994.9M
[02/27 18:46:42     25s] Tdgp not successfully inited but do clear! skip clearing
[02/27 18:46:42     25s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] =============================================================================================
[02/27 18:46:42     25s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[02/27 18:46:42     25s] =============================================================================================
[02/27 18:46:42     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:42     25s] ---------------------------------------------------------------------------------------------
[02/27 18:46:42     25s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.5
[02/27 18:46:42     25s] ---------------------------------------------------------------------------------------------
[02/27 18:46:42     25s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.5
[02/27 18:46:42     25s] ---------------------------------------------------------------------------------------------
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.5), totSession cpu/real = 0:00:25.6/0:00:29.4 (0.9), mem = 1994.9M
[02/27 18:46:42     25s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Congestion Repair
[02/27 18:46:42     25s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/27 18:46:42     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1994.9M, EPOCH TIME: 1740692802.473561
[02/27 18:46:42     25s] Processing tracks to init pin-track alignment.
[02/27 18:46:42     25s] z: 2, totalTracks: 1
[02/27 18:46:42     25s] z: 4, totalTracks: 1
[02/27 18:46:42     25s] z: 6, totalTracks: 1
[02/27 18:46:42     25s] z: 8, totalTracks: 1
[02/27 18:46:42     25s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:42     25s] All LLGs are deleted
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1994.9M, EPOCH TIME: 1740692802.475364
[02/27 18:46:42     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1740692802.475529
[02/27 18:46:42     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1994.9M, EPOCH TIME: 1740692802.475682
[02/27 18:46:42     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:42     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1994.9M, EPOCH TIME: 1740692802.476382
[02/27 18:46:42     25s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:42     25s] Core basic site is CoreSite
[02/27 18:46:42     25s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1994.9M, EPOCH TIME: 1740692802.488217
[02/27 18:46:42     25s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:42     25s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:42     25s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1740692802.488419
[02/27 18:46:42     25s] Fast DP-INIT is on for default
[02/27 18:46:42     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 18:46:42     25s] Atter site array init, number of instance map data is 0.
[02/27 18:46:42     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1994.9M, EPOCH TIME: 1740692802.489163
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:42     25s] OPERPROF:     Starting CMU at level 3, MEM:1994.9M, EPOCH TIME: 1740692802.489440
[02/27 18:46:42     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1740692802.489682
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:42     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1994.9M, EPOCH TIME: 1740692802.489785
[02/27 18:46:42     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1994.9M, EPOCH TIME: 1740692802.489803
[02/27 18:46:42     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1740692802.489819
[02/27 18:46:42     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1994.9MB).
[02/27 18:46:42     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:1994.9M, EPOCH TIME: 1740692802.489915
[02/27 18:46:42     25s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/27 18:46:42     25s]   Leaving CCOpt scope - extractRC...
[02/27 18:46:42     25s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/27 18:46:42     25s] Extraction called for design 'multiplier32FP' of instances=1290 and nets=1731 using extraction engine 'pre_route' .
[02/27 18:46:42     25s] pre_route RC Extraction called for design multiplier32FP.
[02/27 18:46:42     25s] RC Extraction called in multi-corner(2) mode.
[02/27 18:46:42     25s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:46:42     25s] Type 'man IMPEXT-6166' for more detail.
[02/27 18:46:42     25s] RCMode: PreRoute
[02/27 18:46:42     25s]       RC Corner Indexes            0       1   
[02/27 18:46:42     25s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/27 18:46:42     25s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:42     25s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:42     25s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:42     25s] Shrink Factor                : 1.00000
[02/27 18:46:42     25s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 18:46:42     25s] Using capacitance table file ...
[02/27 18:46:42     25s] 
[02/27 18:46:42     25s] Trim Metal Layers:
[02/27 18:46:42     25s] LayerId::1 widthSet size::4
[02/27 18:46:42     25s] LayerId::2 widthSet size::4
[02/27 18:46:42     25s] LayerId::3 widthSet size::4
[02/27 18:46:42     25s] LayerId::4 widthSet size::4
[02/27 18:46:42     25s] LayerId::5 widthSet size::4
[02/27 18:46:42     25s] LayerId::6 widthSet size::4
[02/27 18:46:42     25s] LayerId::7 widthSet size::4
[02/27 18:46:42     25s] LayerId::8 widthSet size::4
[02/27 18:46:42     25s] LayerId::9 widthSet size::4
[02/27 18:46:42     25s] LayerId::10 widthSet size::4
[02/27 18:46:42     25s] LayerId::11 widthSet size::3
[02/27 18:46:42     25s] eee: pegSigSF::1.070000
[02/27 18:46:42     25s] Updating RC grid for preRoute extraction ...
[02/27 18:46:42     25s] Initializing multi-corner resistance tables ...
[02/27 18:46:42     25s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:46:42     25s] eee: l::2 avDens::0.240055 usedTrk::513.116548 availTrk::2137.500000 sigTrk::513.116548
[02/27 18:46:42     25s] eee: l::3 avDens::0.258723 usedTrk::582.127602 availTrk::2250.000000 sigTrk::582.127602
[02/27 18:46:42     25s] eee: l::4 avDens::0.069114 usedTrk::135.912983 availTrk::1966.500000 sigTrk::135.912983
[02/27 18:46:42     25s] eee: l::5 avDens::0.043204 usedTrk::81.656169 availTrk::1890.000000 sigTrk::81.656169
[02/27 18:46:42     25s] eee: l::6 avDens::0.000557 usedTrk::0.095322 availTrk::171.000000 sigTrk::0.095322
[02/27 18:46:42     25s] eee: l::7 avDens::0.018519 usedTrk::1.666667 availTrk::90.000000 sigTrk::1.666667
[02/27 18:46:42     25s] eee: l::8 avDens::0.000130 usedTrk::0.011111 availTrk::85.500000 sigTrk::0.011111
[02/27 18:46:42     25s] eee: l::9 avDens::0.000130 usedTrk::0.046784 availTrk::360.000000 sigTrk::0.046784
[02/27 18:46:42     25s] eee: l::10 avDens::0.149682 usedTrk::127.978041 availTrk::855.000000 sigTrk::127.978041
[02/27 18:46:42     25s] eee: l::11 avDens::0.050293 usedTrk::23.536959 availTrk::468.000000 sigTrk::23.536959
[02/27 18:46:42     25s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:42     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225201 uaWl=1.000000 uaWlH=0.171321 aWlH=0.000000 lMod=0 pMax=0.812700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:42     25s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1994.898M)
[02/27 18:46:42     25s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/27 18:46:42     25s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/27 18:46:42     25s] End AAE Lib Interpolated Model. (MEM=1994.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:42     25s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]   Clock DAG stats after clustering cong repair call:
[02/27 18:46:42     25s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]     misc counts      : r=1, pp=0
[02/27 18:46:42     25s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]   Clock DAG net violations after clustering cong repair call: none
[02/27 18:46:42     25s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/27 18:46:42     25s]     Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]   Clock DAG hash after clustering cong repair call: 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/27 18:46:42     25s]     delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]     steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]   Primary reporting skew groups after clustering cong repair call:
[02/27 18:46:42     25s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     25s]         min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]         max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]   Skew group summary after clustering cong repair call:
[02/27 18:46:42     25s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     25s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   CongRepair After Initial Clustering
[02/27 18:46:42     25s]   Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.6)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Stage::Clustering
[02/27 18:46:42     25s]   Stage::DRV Fixing...
[02/27 18:46:42     25s]   Fixing clock tree slew time and max cap violations...
[02/27 18:46:42     25s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:42     25s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/27 18:46:42     25s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[02/27 18:46:42     25s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/27 18:46:42     25s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:42     25s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[02/27 18:46:42     25s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Stage::DRV Fixing
[02/27 18:46:42     25s]   Stage::Insertion Delay Reduction...
[02/27 18:46:42     25s]   Removing unnecessary root buffering...
[02/27 18:46:42     25s]     Clock DAG hash before 'Removing unnecessary root buffering': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/27 18:46:42     25s]     Clock DAG hash after 'Removing unnecessary root buffering': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Removing unnecessary root buffering':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Removing unnecessary root buffering
[02/27 18:46:42     25s]   Removing unconstrained drivers...
[02/27 18:46:42     25s]     Clock DAG hash before 'Removing unconstrained drivers': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/27 18:46:42     25s]     Clock DAG hash after 'Removing unconstrained drivers': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Removing unconstrained drivers':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Removing unconstrained drivers
[02/27 18:46:42     25s]     Clock DAG hash before 'Reducing insertion delay 1': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]   Reducing insertion delay 1...
[02/27 18:46:42     25s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     Clock DAG hash after 'Reducing insertion delay 1': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Reducing insertion delay 1':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]     Clock DAG hash before 'Removing longest path buffering': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Reducing insertion delay 1
[02/27 18:46:42     25s]   Removing longest path buffering...
[02/27 18:46:42     25s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Clock DAG stats after 'Removing longest path buffering':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/27 18:46:42     25s]     Clock DAG hash after 'Removing longest path buffering': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Removing longest path buffering':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Removing longest path buffering
[02/27 18:46:42     25s]   Reducing insertion delay 2...
[02/27 18:46:42     25s]     Clock DAG hash before 'Reducing insertion delay 2': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Path optimization required 0 stage delay updates 
[02/27 18:46:42     25s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/27 18:46:42     25s]     Clock DAG hash after 'Reducing insertion delay 2': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Reducing insertion delay 2':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Reducing insertion delay 2
[02/27 18:46:42     25s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   Stage::Insertion Delay Reduction
[02/27 18:46:42     25s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.9)
[02/27 18:46:42     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     25s] UM:*                                                                   CCOpt::Phase::Construction
[02/27 18:46:42     25s]   CCOpt::Phase::Implementation...
[02/27 18:46:42     25s]   Stage::Reducing Power...
[02/27 18:46:42     25s]   Improving clock tree routing...
[02/27 18:46:42     25s]     Clock DAG hash before 'Improving clock tree routing': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Iteration 1...
[02/27 18:46:42     25s]     Iteration 1 done.
[02/27 18:46:42     25s]     Clock DAG stats after 'Improving clock tree routing':
[02/27 18:46:42     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     25s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     25s]       misc counts      : r=1, pp=0
[02/27 18:46:42     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     25s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/27 18:46:42     25s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/27 18:46:42     25s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     25s]     Clock DAG hash after 'Improving clock tree routing': 3209516491070253554 8688512394752260675
[02/27 18:46:42     25s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/27 18:46:42     25s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     25s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     25s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     25s]     Skew group summary after 'Improving clock tree routing':
[02/27 18:46:42     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     25s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     26s] UM:*                                                                   Improving clock tree routing
[02/27 18:46:42     26s]   Reducing clock tree power 1...
[02/27 18:46:42     26s]     Clock DAG hash before 'Reducing clock tree power 1': 3209516491070253554 8688512394752260675
[02/27 18:46:42     26s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/27 18:46:42     26s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     26s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     26s] 
[02/27 18:46:42     26s]     Legalizer releasing space for clock trees
[02/27 18:46:42     26s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/27 18:46:42     26s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     26s] UM:*                                                                   Legalizing clock trees
[02/27 18:46:42     26s]     100% 
[02/27 18:46:42     26s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/27 18:46:42     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     26s]       misc counts      : r=1, pp=0
[02/27 18:46:42     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     26s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/27 18:46:42     26s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/27 18:46:42     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     26s]     Clock DAG hash after 'Reducing clock tree power 1': 3209516491070253554 8688512394752260675
[02/27 18:46:42     26s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/27 18:46:42     26s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     26s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     26s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/27 18:46:42     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     26s]     Skew group summary after 'Reducing clock tree power 1':
[02/27 18:46:42     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:42     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     26s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     26s] UM:*                                                                   Reducing clock tree power 1
[02/27 18:46:42     26s]   Reducing clock tree power 2...
[02/27 18:46:42     26s]     Clock DAG hash before 'Reducing clock tree power 2': 3209516491070253554 8688512394752260675
[02/27 18:46:42     26s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/27 18:46:42     26s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     26s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     26s]     Path optimization required 0 stage delay updates 
[02/27 18:46:42     26s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/27 18:46:42     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:42     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:42     26s]       misc counts      : r=1, pp=0
[02/27 18:46:42     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:42     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:42     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:42     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:42     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:42     26s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/27 18:46:42     26s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/27 18:46:42     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:42     26s]     Clock DAG hash after 'Reducing clock tree power 2': 3209516491070253554 8688512394752260675
[02/27 18:46:42     26s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/27 18:46:42     26s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     26s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     26s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/27 18:46:42     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:42     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:42     26s]     Skew group summary after 'Reducing clock tree power 2':
[02/27 18:46:42     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:42     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:42     26s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:42     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     26s] UM:*                                                                   Reducing clock tree power 2
[02/27 18:46:42     26s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:42     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:42     26s] UM:*                                                                   Stage::Reducing Power
[02/27 18:46:42     26s]   Stage::Balancing...
[02/27 18:46:42     26s]   Approximately balancing fragments step...
[02/27 18:46:42     26s]     Clock DAG hash before 'Approximately balancing fragments step': 3209516491070253554 8688512394752260675
[02/27 18:46:42     26s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/27 18:46:42     26s]       delay calculator: calls=9580, total_wall_time=0.059s, mean_wall_time=0.006ms
[02/27 18:46:42     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:42     26s]       steiner router: calls=9577, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:42     26s]     Resolve constraints - Approximately balancing fragments...
[02/27 18:46:42     26s]     Resolving skew group constraints...
[02/27 18:46:42     26s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/27 18:46:42     26s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.053ns to 0.000ns.
[02/27 18:46:42     26s] Type 'man IMPCCOPT-1059' for more detail.
[02/27 18:46:42     26s]       
[02/27 18:46:42     26s]       Slackened skew group targets:
[02/27 18:46:42     26s]       
[02/27 18:46:42     26s]       -------------------------------------------------------------------------
[02/27 18:46:42     26s]       Skew group                   Desired    Slackened    Desired    Slackened
[02/27 18:46:42     26s]                                    Target     Target       Target     Target
[02/27 18:46:42     26s]                                    Max ID     Max ID       Skew       Skew
[02/27 18:46:42     26s]       -------------------------------------------------------------------------
[02/27 18:46:42     26s]       clk/normal_genus_slow_max       -           -         0.053       0.000
[02/27 18:46:42     26s]       -------------------------------------------------------------------------
[02/27 18:46:42     26s]       
[02/27 18:46:42     26s]       
[02/27 18:46:42     26s]     Resolving skew group constraints done.
[02/27 18:46:42     26s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[02/27 18:46:43     26s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/27 18:46:43     26s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/27 18:46:43     26s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[02/27 18:46:43     26s]     Approximately balancing fragments...
[02/27 18:46:43     26s]       Moving gates to improve sub-tree skew...
[02/27 18:46:43     26s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/27 18:46:43     26s]           delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Tried: 2 Succeeded: 0
[02/27 18:46:43     26s]         Topology Tried: 0 Succeeded: 0
[02/27 18:46:43     26s]         0 Succeeded with SS ratio
[02/27 18:46:43     26s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/27 18:46:43     26s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/27 18:46:43     26s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/27 18:46:43     26s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]           misc counts      : r=1, pp=0
[02/27 18:46:43     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/27 18:46:43     26s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/27 18:46:43     26s]           Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/27 18:46:43     26s]           delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Moving gates to improve sub-tree skew
[02/27 18:46:43     26s]       Approximately balancing fragments bottom up...
[02/27 18:46:43     26s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/27 18:46:43     26s]           delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:43     26s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/27 18:46:43     26s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]           misc counts      : r=1, pp=0
[02/27 18:46:43     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/27 18:46:43     26s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/27 18:46:43     26s]           Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/27 18:46:43     26s]           delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Approximately balancing fragments bottom up
[02/27 18:46:43     26s]       Approximately balancing fragments, wire and cell delays...
[02/27 18:46:43     26s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/27 18:46:43     26s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/27 18:46:43     26s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]           misc counts      : r=1, pp=0
[02/27 18:46:43     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/27 18:46:43     26s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/27 18:46:43     26s]           Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/27 18:46:43     26s]           delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/27 18:46:43     26s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[02/27 18:46:43     26s]     Approximately balancing fragments done.
[02/27 18:46:43     26s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Clock DAG hash after 'Approximately balancing fragments step': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Approximately balancing fragments step
[02/27 18:46:43     26s]   Clock DAG stats after Approximately balancing fragments:
[02/27 18:46:43     26s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]     misc counts      : r=1, pp=0
[02/27 18:46:43     26s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]   Clock DAG net violations after Approximately balancing fragments: none
[02/27 18:46:43     26s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/27 18:46:43     26s]     Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]   Clock DAG hash after Approximately balancing fragments: 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[02/27 18:46:43     26s]     delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]     steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]   Primary reporting skew groups after Approximately balancing fragments:
[02/27 18:46:43     26s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]         min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]         max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]   Skew group summary after Approximately balancing fragments:
[02/27 18:46:43     26s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]   Improving fragments clock skew...
[02/27 18:46:43     26s]     Clock DAG hash before 'Improving fragments clock skew': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Clock DAG stats after 'Improving fragments clock skew':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Clock DAG hash after 'Improving fragments clock skew': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Improving fragments clock skew':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Improving fragments clock skew
[02/27 18:46:43     26s]   Approximately balancing step...
[02/27 18:46:43     26s]     Clock DAG hash before 'Approximately balancing step': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Resolve constraints - Approximately balancing...
[02/27 18:46:43     26s]     Resolving skew group constraints...
[02/27 18:46:43     26s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/27 18:46:43     26s]     Resolving skew group constraints done.
[02/27 18:46:43     26s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Resolve constraints - Approximately balancing
[02/27 18:46:43     26s]     Approximately balancing...
[02/27 18:46:43     26s]       Approximately balancing, wire and cell delays...
[02/27 18:46:43     26s]       Approximately balancing, wire and cell delays, iteration 1...
[02/27 18:46:43     26s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/27 18:46:43     26s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]           misc counts      : r=1, pp=0
[02/27 18:46:43     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/27 18:46:43     26s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/27 18:46:43     26s]           Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/27 18:46:43     26s]           delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/27 18:46:43     26s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Approximately balancing, wire and cell delays
[02/27 18:46:43     26s]     Approximately balancing done.
[02/27 18:46:43     26s]     Clock DAG stats after 'Approximately balancing step':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Approximately balancing step': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Clock DAG hash after 'Approximately balancing step': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Approximately balancing step':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Approximately balancing step':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Approximately balancing step
[02/27 18:46:43     26s]   Fixing clock tree overload...
[02/27 18:46:43     26s]     Clock DAG hash before 'Fixing clock tree overload': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:43     26s]     Clock DAG stats after 'Fixing clock tree overload':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Clock DAG hash after 'Fixing clock tree overload': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Fixing clock tree overload':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Fixing clock tree overload
[02/27 18:46:43     26s]     Clock DAG hash before 'Approximately balancing paths': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/27 18:46:43     26s]   Approximately balancing paths...
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Added 0 buffers.
[02/27 18:46:43     26s]     Clock DAG stats after 'Approximately balancing paths':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Clock DAG hash after 'Approximately balancing paths': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/27 18:46:43     26s]       delay calculator: calls=9613, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Approximately balancing paths':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Approximately balancing paths
[02/27 18:46:43     26s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Stage::Balancing
[02/27 18:46:43     26s]   Stage::Polishing...
[02/27 18:46:43     26s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/27 18:46:43     26s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]   Clock DAG stats before polishing:
[02/27 18:46:43     26s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]     misc counts      : r=1, pp=0
[02/27 18:46:43     26s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]   Clock DAG net violations before polishing: none
[02/27 18:46:43     26s]   Clock DAG primary half-corner transition distribution before polishing:
[02/27 18:46:43     26s]     Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]   Clock DAG hash before polishing: 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]   CTS services accumulated run-time stats before polishing:
[02/27 18:46:43     26s]     delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]     steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]   Primary reporting skew groups before polishing:
[02/27 18:46:43     26s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]         min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]         max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]   Skew group summary before polishing:
[02/27 18:46:43     26s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]   Merging balancing drivers for power...
[02/27 18:46:43     26s]     Clock DAG hash before 'Merging balancing drivers for power': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Tried: 2 Succeeded: 0
[02/27 18:46:43     26s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Clock DAG hash after 'Merging balancing drivers for power': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Merging balancing drivers for power':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Merging balancing drivers for power
[02/27 18:46:43     26s]   Improving clock skew...
[02/27 18:46:43     26s]     Clock DAG hash before 'Improving clock skew': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Clock DAG stats after 'Improving clock skew':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Improving clock skew': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/27 18:46:43     26s]     Clock DAG hash after 'Improving clock skew': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Improving clock skew':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Improving clock skew':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Improving clock skew
[02/27 18:46:43     26s]   Moving gates to reduce wire capacitance...
[02/27 18:46:43     26s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/27 18:46:43     26s]         Clock DAG hash before 'Artificially removing short and long paths': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Iteration 1...
[02/27 18:46:43     26s]       Artificially removing short and long paths...
[02/27 18:46:43     26s]         For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/27 18:46:43     26s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Legalizer releasing space for clock trees
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/27 18:46:43     26s]         Legalizing clock trees...
[02/27 18:46:43     26s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Legalizing clock trees
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/27 18:46:43     26s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s] 
[02/27 18:46:43     26s]         Legalizer releasing space for clock trees
[02/27 18:46:43     26s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/27 18:46:43     26s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Legalizing clock trees
[02/27 18:46:43     26s]         100% 
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]     Iteration 1 done.
[02/27 18:46:43     26s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/27 18:46:43     26s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Moving gates to reduce wire capacitance
[02/27 18:46:43     26s]   Reducing clock tree power 3...
[02/27 18:46:43     26s]     Clock DAG hash before 'Reducing clock tree power 3': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]       Clock DAG hash before 'Artificially removing short and long paths': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/27 18:46:43     26s]         delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]         steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Artificially removing short and long paths...
[02/27 18:46:43     26s]       For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/27 18:46:43     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[02/27 18:46:43     26s] 
[02/27 18:46:43     26s]     Legalizer releasing space for clock trees
[02/27 18:46:43     26s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/27 18:46:43     26s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Legalizing clock trees
[02/27 18:46:43     26s]     100% 
[02/27 18:46:43     26s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Clock DAG hash after 'Reducing clock tree power 3': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Reducing clock tree power 3':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Reducing clock tree power 3
[02/27 18:46:43     26s]   Improving insertion delay...
[02/27 18:46:43     26s]     Clock DAG hash before 'Improving insertion delay': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Clock DAG stats after 'Improving insertion delay':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Improving insertion delay': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/27 18:46:43     26s]     Clock DAG hash after 'Improving insertion delay': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Improving insertion delay':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Improving insertion delay':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Improving insertion delay
[02/27 18:46:43     26s]   Wire Opt OverFix...
[02/27 18:46:43     26s]     Clock DAG hash before 'Wire Opt OverFix': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/27 18:46:43     26s]       delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]       Clock DAG hash before 'Wire Reduction extra effort': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/27 18:46:43     26s]         delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]     Wire Reduction extra effort...
[02/27 18:46:43     26s]         steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/27 18:46:43     26s]       Artificially removing short and long paths...
[02/27 18:46:43     26s]         Clock DAG hash before 'Artificially removing short and long paths': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Global shorten wires A0...
[02/27 18:46:43     26s]         Clock DAG hash before 'Global shorten wires A0': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Clock DAG hash before 'Move For Wirelength - core': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Move For Wirelength - core...
[02/27 18:46:43     26s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/27 18:46:43     26s]         Max accepted move=0.000um, total accepted move=0.000um
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Global shorten wires A1...
[02/27 18:46:43     26s]         Clock DAG hash before 'Global shorten wires A1': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Clock DAG hash before 'Move For Wirelength - core': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Move For Wirelength - core...
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/27 18:46:43     26s]         Max accepted move=0.000um, total accepted move=0.000um
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Global shorten wires B...
[02/27 18:46:43     26s]         Clock DAG hash before 'Global shorten wires B': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Move For Wirelength - branch...
[02/27 18:46:43     26s]         Clock DAG hash before 'Move For Wirelength - branch': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/27 18:46:43     26s]           delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]           steiner router: calls=9610, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/27 18:46:43     26s]         Max accepted move=0.000um, total accepted move=0.000um
[02/27 18:46:43     26s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/27 18:46:43     26s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/27 18:46:43     26s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]         sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]         misc counts      : r=1, pp=0
[02/27 18:46:43     26s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/27 18:46:43     26s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/27 18:46:43     26s]         Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]       Clock DAG hash after 'Wire Reduction extra effort': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/27 18:46:43     26s]         delay calculator: calls=9614, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]         steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/27 18:46:43     26s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]             min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]             max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]       Skew group summary after 'Wire Reduction extra effort':
[02/27 18:46:43     26s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Wire Reduction extra effort
[02/27 18:46:43     26s]     Optimizing orientation...
[02/27 18:46:43     26s]     FlipOpt...
[02/27 18:46:43     26s]     Disconnecting clock tree from netlist...
[02/27 18:46:43     26s]     Disconnecting clock tree from netlist done.
[02/27 18:46:43     26s]     Performing Single Threaded FlipOpt
[02/27 18:46:43     26s]     Optimizing orientation on clock cells...
[02/27 18:46:43     26s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/27 18:46:43     26s]     Optimizing orientation on clock cells done.
[02/27 18:46:43     26s]     Resynthesising clock tree into netlist...
[02/27 18:46:43     26s]       Reset timing graph...
[02/27 18:46:43     26s] Ignoring AAE DB Resetting ...
[02/27 18:46:43     26s]       Reset timing graph done.
[02/27 18:46:43     26s]     Resynthesising clock tree into netlist done.
[02/27 18:46:43     26s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   FlipOpt
[02/27 18:46:43     26s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Optimizing orientation
[02/27 18:46:43     26s] End AAE Lib Interpolated Model. (MEM=2033.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:43     26s]     Clock DAG stats after 'Wire Opt OverFix':
[02/27 18:46:43     26s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     26s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     26s]       misc counts      : r=1, pp=0
[02/27 18:46:43     26s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     26s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     26s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     26s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     26s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/27 18:46:43     26s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/27 18:46:43     26s]     Clock DAG hash after 'Wire Opt OverFix': 3209516491070253554 8688512394752260675
[02/27 18:46:43     26s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     26s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/27 18:46:43     26s]       delay calculator: calls=9615, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     26s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     26s]       steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     26s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:43     26s]     Skew group summary after 'Wire Opt OverFix':
[02/27 18:46:43     26s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     26s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:43     26s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Wire Opt OverFix
[02/27 18:46:43     26s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[02/27 18:46:43     26s]   Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Stage::Polishing
[02/27 18:46:43     26s]   Stage::Updating netlist...
[02/27 18:46:43     26s]   Reset timing graph...
[02/27 18:46:43     26s] Ignoring AAE DB Resetting ...
[02/27 18:46:43     26s]   Reset timing graph done.
[02/27 18:46:43     26s]   Setting non-default rules before calling refine place.
[02/27 18:46:43     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2033.1M, EPOCH TIME: 1740692803.721110
[02/27 18:46:43     26s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/27 18:46:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[02/27 18:46:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1995.1M, EPOCH TIME: 1740692803.723883
[02/27 18:46:43     26s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]   Assigned high priority to 0 instances.
[02/27 18:46:43     26s]   Leaving CCOpt scope - ClockRefiner...
[02/27 18:46:43     26s]   Soft fixed 0 clock instances.
[02/27 18:46:43     26s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[02/27 18:46:43     26s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1995.1M, EPOCH TIME: 1740692803.725557
[02/27 18:46:43     26s]   Performing Clock Only Refine Place.
[02/27 18:46:43     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1995.1M, EPOCH TIME: 1740692803.725597
[02/27 18:46:43     26s] Processing tracks to init pin-track alignment.
[02/27 18:46:43     26s] z: 2, totalTracks: 1
[02/27 18:46:43     26s] z: 4, totalTracks: 1
[02/27 18:46:43     26s] z: 6, totalTracks: 1
[02/27 18:46:43     26s] z: 8, totalTracks: 1
[02/27 18:46:43     26s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:43     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1995.1M, EPOCH TIME: 1740692803.727416
[02/27 18:46:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     26s] 
[02/27 18:46:43     26s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:43     26s] OPERPROF:       Starting CMU at level 4, MEM:1995.1M, EPOCH TIME: 1740692803.740413
[02/27 18:46:43     26s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1995.1M, EPOCH TIME: 1740692803.740667
[02/27 18:46:43     26s] 
[02/27 18:46:43     26s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:43     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1995.1M, EPOCH TIME: 1740692803.740763
[02/27 18:46:43     26s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1995.1M, EPOCH TIME: 1740692803.740776
[02/27 18:46:43     26s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1995.1M, EPOCH TIME: 1740692803.740789
[02/27 18:46:43     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1995.1MB).
[02/27 18:46:43     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:1995.1M, EPOCH TIME: 1740692803.740883
[02/27 18:46:43     26s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:1995.1M, EPOCH TIME: 1740692803.740894
[02/27 18:46:43     26s] TDRefine: refinePlace mode is spiral
[02/27 18:46:43     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.213690.3
[02/27 18:46:43     26s] OPERPROF: Starting RefinePlace at level 1, MEM:1995.1M, EPOCH TIME: 1740692803.740916
[02/27 18:46:43     26s] *** Starting place_detail (0:00:26.9 mem=1995.1M) ***
[02/27 18:46:43     26s] 
[02/27 18:46:43     26s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:43     26s] Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
[02/27 18:46:43     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:43     26s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:43     26s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:43     26s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1995.1M, EPOCH TIME: 1740692803.742706
[02/27 18:46:43     26s] Starting refinePlace ...
[02/27 18:46:43     26s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:43     26s] One DDP V2 for no tweak run.
[02/27 18:46:43     26s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:43     26s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1995.1M, EPOCH TIME: 1740692803.744784
[02/27 18:46:43     26s] DDP initSite1 nrRow 44 nrJob 44
[02/27 18:46:43     26s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1995.1M, EPOCH TIME: 1740692803.744815
[02/27 18:46:43     26s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1995.1M, EPOCH TIME: 1740692803.744838
[02/27 18:46:43     26s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1995.1M, EPOCH TIME: 1740692803.744851
[02/27 18:46:43     26s] DDP markSite nrRow 44 nrJob 44
[02/27 18:46:43     26s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1995.1M, EPOCH TIME: 1740692803.744881
[02/27 18:46:43     26s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1995.1M, EPOCH TIME: 1740692803.744891
[02/27 18:46:43     26s]   Spread Effort: high, standalone mode, useDDP on.
[02/27 18:46:43     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1995.1MB) @(0:00:26.9 - 0:00:26.9).
[02/27 18:46:43     26s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:43     26s] wireLenOptFixPriorityInst 40 inst fixed
[02/27 18:46:43     26s] 
[02/27 18:46:43     26s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 18:46:43     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/27 18:46:43     26s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:43     26s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:43     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1995.1MB) @(0:00:26.9 - 0:00:26.9).
[02/27 18:46:43     26s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:43     26s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1995.1MB
[02/27 18:46:43     26s] Statistics of distance of Instance movement in refine placement:
[02/27 18:46:43     26s]   maximum (X+Y) =         0.00 um
[02/27 18:46:43     26s]   mean    (X+Y) =         0.00 um
[02/27 18:46:43     26s] Total instances moved : 0
[02/27 18:46:43     26s] Summary Report:
[02/27 18:46:43     26s] Instances move: 0 (out of 1290 movable)
[02/27 18:46:43     26s] Instances flipped: 0
[02/27 18:46:43     26s] Mean displacement: 0.00 um
[02/27 18:46:43     26s] Max displacement: 0.00 um 
[02/27 18:46:43     26s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.016, REAL:0.017, MEM:1995.1M, EPOCH TIME: 1740692803.759223
[02/27 18:46:43     26s] Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
[02/27 18:46:43     26s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1995.1MB) @(0:00:26.9 - 0:00:26.9).
[02/27 18:46:43     26s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1995.1MB
[02/27 18:46:43     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.213690.3
[02/27 18:46:43     26s] *** Finished place_detail (0:00:26.9 mem=1995.1M) ***
[02/27 18:46:43     26s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.019, MEM:1995.1M, EPOCH TIME: 1740692803.759504
[02/27 18:46:43     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1995.1M, EPOCH TIME: 1740692803.759520
[02/27 18:46:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1290).
[02/27 18:46:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1995.1M, EPOCH TIME: 1740692803.762056
[02/27 18:46:43     26s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/27 18:46:43     26s]   ClockRefiner summary
[02/27 18:46:43     26s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/27 18:46:43     26s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/27 18:46:43     26s]   Restoring place_status_cts on 0 clock instances.
[02/27 18:46:43     26s]   Revert refine place priority changes on 0 instances.
[02/27 18:46:43     26s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   Stage::Updating netlist
[02/27 18:46:43     26s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
[02/27 18:46:43     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     26s] UM:*                                                                   CCOpt::Phase::Implementation
[02/27 18:46:43     26s]   CCOpt::Phase::eGRPC...
[02/27 18:46:43     26s]   eGR Post Conditioning loop iteration 0...
[02/27 18:46:43     26s]     Clock implementation routing...
[02/27 18:46:43     26s]       Leaving CCOpt scope - Routing Tools...
[02/27 18:46:43     26s] Net route status summary:
[02/27 18:46:43     26s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:43     26s]   Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:43     26s]       Routing using eGR only...
[02/27 18:46:43     26s]         Early Global Route - eGR only step...
[02/27 18:46:43     26s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/27 18:46:43     26s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/27 18:46:43     26s] (ccopt eGR): Start to route 1 all nets
[02/27 18:46:43     26s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] (I)      ==================== Layers =====================
[02/27 18:46:43     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:43     26s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:43     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:43     26s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:43     26s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:43     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:43     26s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:43     26s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:43     26s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:43     26s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:43     26s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:43     26s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:43     26s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:43     26s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:43     26s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:43     26s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:43     26s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:43     26s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:43     26s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:43     26s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:43     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:43     26s] (I)      Started Import and model ( Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:43     26s] (I)      == Non-default Options ==
[02/27 18:46:43     26s] (I)      Clean congestion better                            : true
[02/27 18:46:43     26s] (I)      Estimate vias on DPT layer                         : true
[02/27 18:46:43     26s] (I)      Clean congestion layer assignment rounds           : 3
[02/27 18:46:43     26s] (I)      Layer constraints as soft constraints              : true
[02/27 18:46:43     26s] (I)      Soft top layer                                     : true
[02/27 18:46:43     26s] (I)      Skip prospective layer relax nets                  : true
[02/27 18:46:43     26s] (I)      Better NDR handling                                : true
[02/27 18:46:43     26s] (I)      Improved NDR modeling in LA                        : true
[02/27 18:46:43     26s] (I)      Routing cost fix for NDR handling                  : true
[02/27 18:46:43     26s] (I)      Block tracks for preroutes                         : true
[02/27 18:46:43     26s] (I)      Assign IRoute by net group key                     : true
[02/27 18:46:43     26s] (I)      Block unroutable channels                          : true
[02/27 18:46:43     26s] (I)      Block unroutable channels 3D                       : true
[02/27 18:46:43     26s] (I)      Bound layer relaxed segment wl                     : true
[02/27 18:46:43     26s] (I)      Blocked pin reach length threshold                 : 2
[02/27 18:46:43     26s] (I)      Check blockage within NDR space in TA              : true
[02/27 18:46:43     26s] (I)      Skip must join for term with via pillar            : true
[02/27 18:46:43     26s] (I)      Model find APA for IO pin                          : true
[02/27 18:46:43     26s] (I)      On pin location for off pin term                   : true
[02/27 18:46:43     26s] (I)      Handle EOL spacing                                 : true
[02/27 18:46:43     26s] (I)      Merge PG vias by gap                               : true
[02/27 18:46:43     26s] (I)      Maximum routing layer                              : 11
[02/27 18:46:43     26s] (I)      Route selected nets only                           : true
[02/27 18:46:43     26s] (I)      Refine MST                                         : true
[02/27 18:46:43     26s] (I)      Honor PRL                                          : true
[02/27 18:46:43     26s] (I)      Strong congestion aware                            : true
[02/27 18:46:43     26s] (I)      Improved initial location for IRoutes              : true
[02/27 18:46:43     26s] (I)      Multi panel TA                                     : true
[02/27 18:46:43     26s] (I)      Penalize wire overlap                              : true
[02/27 18:46:43     26s] (I)      Expand small instance blockage                     : true
[02/27 18:46:43     26s] (I)      Reduce via in TA                                   : true
[02/27 18:46:43     26s] (I)      SS-aware routing                                   : true
[02/27 18:46:43     26s] (I)      Improve tree edge sharing                          : true
[02/27 18:46:43     26s] (I)      Improve 2D via estimation                          : true
[02/27 18:46:43     26s] (I)      Refine Steiner tree                                : true
[02/27 18:46:43     26s] (I)      Build spine tree                                   : true
[02/27 18:46:43     26s] (I)      Model pass through capacity                        : true
[02/27 18:46:43     26s] (I)      Extend blockages by a half GCell                   : true
[02/27 18:46:43     26s] (I)      Consider pin shapes                                : true
[02/27 18:46:43     26s] (I)      Consider pin shapes for all nodes                  : true
[02/27 18:46:43     26s] (I)      Consider NR APA                                    : true
[02/27 18:46:43     26s] (I)      Consider IO pin shape                              : true
[02/27 18:46:43     26s] (I)      Fix pin connection bug                             : true
[02/27 18:46:43     26s] (I)      Consider layer RC for local wires                  : true
[02/27 18:46:43     26s] (I)      Route to clock mesh pin                            : true
[02/27 18:46:43     26s] (I)      LA-aware pin escape length                         : 2
[02/27 18:46:43     26s] (I)      Connect multiple ports                             : true
[02/27 18:46:43     26s] (I)      Split for must join                                : true
[02/27 18:46:43     26s] (I)      Number of threads                                  : 1
[02/27 18:46:43     26s] (I)      Routing effort level                               : 10000
[02/27 18:46:43     26s] (I)      Prefer layer length threshold                      : 8
[02/27 18:46:43     26s] (I)      Overflow penalty cost                              : 10
[02/27 18:46:43     26s] (I)      A-star cost                                        : 0.300000
[02/27 18:46:43     26s] (I)      Misalignment cost                                  : 10.000000
[02/27 18:46:43     26s] (I)      Threshold for short IRoute                         : 6
[02/27 18:46:43     26s] (I)      Via cost during post routing                       : 1.000000
[02/27 18:46:43     26s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/27 18:46:43     26s] (I)      Source-to-sink ratio                               : 0.300000
[02/27 18:46:43     26s] (I)      Scenic ratio bound                                 : 3.000000
[02/27 18:46:43     26s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/27 18:46:43     26s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/27 18:46:43     26s] (I)      PG-aware similar topology routing                  : true
[02/27 18:46:43     26s] (I)      Maze routing via cost fix                          : true
[02/27 18:46:43     26s] (I)      Apply PRL on PG terms                              : true
[02/27 18:46:43     26s] (I)      Apply PRL on obs objects                           : true
[02/27 18:46:43     26s] (I)      Handle range-type spacing rules                    : true
[02/27 18:46:43     26s] (I)      PG gap threshold multiplier                        : 10.000000
[02/27 18:46:43     26s] (I)      Parallel spacing query fix                         : true
[02/27 18:46:43     26s] (I)      Force source to root IR                            : true
[02/27 18:46:43     26s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/27 18:46:43     26s] (I)      Do not relax to DPT layer                          : true
[02/27 18:46:43     26s] (I)      No DPT in post routing                             : true
[02/27 18:46:43     26s] (I)      Modeling PG via merging fix                        : true
[02/27 18:46:43     26s] (I)      Shield aware TA                                    : true
[02/27 18:46:43     26s] (I)      Strong shield aware TA                             : true
[02/27 18:46:43     26s] (I)      Overflow calculation fix in LA                     : true
[02/27 18:46:43     26s] (I)      Post routing fix                                   : true
[02/27 18:46:43     26s] (I)      Strong post routing                                : true
[02/27 18:46:43     26s] (I)      Access via pillar from top                         : true
[02/27 18:46:43     26s] (I)      NDR via pillar fix                                 : true
[02/27 18:46:43     26s] (I)      Violation on path threshold                        : 1
[02/27 18:46:43     26s] (I)      Pass through capacity modeling                     : true
[02/27 18:46:43     26s] (I)      Select the non-relaxed segments in post routing stage : true
[02/27 18:46:43     26s] (I)      Select term pin box for io pin                     : true
[02/27 18:46:43     26s] (I)      Penalize NDR sharing                               : true
[02/27 18:46:43     26s] (I)      Enable special modeling                            : false
[02/27 18:46:43     26s] (I)      Keep fixed segments                                : true
[02/27 18:46:43     26s] (I)      Reorder net groups by key                          : true
[02/27 18:46:43     26s] (I)      Increase net scenic ratio                          : true
[02/27 18:46:43     26s] (I)      Method to set GCell size                           : row
[02/27 18:46:43     26s] (I)      Connect multiple ports and must join fix           : true
[02/27 18:46:43     26s] (I)      Avoid high resistance layers                       : true
[02/27 18:46:43     26s] (I)      Model find APA for IO pin fix                      : true
[02/27 18:46:43     26s] (I)      Avoid connecting non-metal layers                  : true
[02/27 18:46:43     26s] (I)      Use track pitch for NDR                            : true
[02/27 18:46:43     26s] (I)      Enable layer relax to lower layer                  : true
[02/27 18:46:43     26s] (I)      Enable layer relax to upper layer                  : true
[02/27 18:46:43     26s] (I)      Top layer relaxation fix                           : true
[02/27 18:46:43     26s] (I)      Handle non-default track width                     : false
[02/27 18:46:43     26s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:43     26s] (I)      Use row-based GCell size
[02/27 18:46:43     26s] (I)      Use row-based GCell align
[02/27 18:46:43     26s] (I)      layer 0 area = 80000
[02/27 18:46:43     26s] (I)      layer 1 area = 80000
[02/27 18:46:43     26s] (I)      layer 2 area = 80000
[02/27 18:46:43     26s] (I)      layer 3 area = 80000
[02/27 18:46:43     26s] (I)      layer 4 area = 80000
[02/27 18:46:43     26s] (I)      layer 5 area = 80000
[02/27 18:46:43     26s] (I)      layer 6 area = 80000
[02/27 18:46:43     26s] (I)      layer 7 area = 80000
[02/27 18:46:43     26s] (I)      layer 8 area = 80000
[02/27 18:46:43     26s] (I)      layer 9 area = 400000
[02/27 18:46:43     26s] (I)      layer 10 area = 400000
[02/27 18:46:43     26s] (I)      GCell unit size   : 3420
[02/27 18:46:43     26s] (I)      GCell multiplier  : 1
[02/27 18:46:43     26s] (I)      GCell row height  : 3420
[02/27 18:46:43     26s] (I)      Actual row height : 3420
[02/27 18:46:43     26s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:43     26s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:43     26s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:43     26s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:43     26s] (I)      ==================== Default via =====================
[02/27 18:46:43     26s] (I)      +----+------------------+----------------------------+
[02/27 18:46:43     26s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/27 18:46:43     26s] (I)      +----+------------------+----------------------------+
[02/27 18:46:43     26s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/27 18:46:43     26s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/27 18:46:43     26s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/27 18:46:43     26s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/27 18:46:43     26s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/27 18:46:43     26s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/27 18:46:43     26s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/27 18:46:43     26s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/27 18:46:43     26s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/27 18:46:43     26s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/27 18:46:43     26s] (I)      +----+------------------+----------------------------+
[02/27 18:46:43     26s] [NR-eGR] Read 1530 PG shapes
[02/27 18:46:43     26s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:43     26s] [NR-eGR] Read 0 other shapes
[02/27 18:46:43     26s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:43     26s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:43     26s] [NR-eGR] #PG Blockages       : 1530
[02/27 18:46:43     26s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:43     26s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:43     26s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:43     26s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:43     26s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:43     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 18:46:43     26s] [NR-eGR] Read 1671 nets ( ignored 1670 )
[02/27 18:46:43     26s] [NR-eGR] Connected 0 must-join pins/ports
[02/27 18:46:43     26s] (I)      early_global_route_priority property id does not exist.
[02/27 18:46:43     26s] (I)      Read Num Blocks=2436  Num Prerouted Wires=0  Num CS=0
[02/27 18:46:43     26s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 2 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 3 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 4 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 5 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 6 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 8 (H) : #blockages 540 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/27 18:46:43     26s] (I)      Layer 10 (H) : #blockages 60 : #preroutes 0
[02/27 18:46:43     26s] (I)      Moved 1 terms for better access 
[02/27 18:46:43     26s] (I)      Number of ignored nets                =      0
[02/27 18:46:43     26s] (I)      Number of connected nets              =      0
[02/27 18:46:43     26s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/27 18:46:43     26s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:43     26s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:43     26s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:43     26s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:43     26s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:43     26s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:43     26s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:43     26s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:43     26s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/27 18:46:43     26s] (I)      Ndr track 0 does not exist
[02/27 18:46:43     26s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:43     26s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:43     26s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:43     26s] (I)      Site width          :   400  (dbu)
[02/27 18:46:43     26s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:43     26s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:43     26s] (I)      GCell width         :  3420  (dbu)
[02/27 18:46:43     26s] (I)      GCell height        :  3420  (dbu)
[02/27 18:46:43     26s] (I)      Grid                :    48    47    11
[02/27 18:46:43     26s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:43     26s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/27 18:46:43     26s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/27 18:46:43     26s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:43     26s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:43     26s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:43     26s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:43     26s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:43     26s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/27 18:46:43     26s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:43     26s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:43     26s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:43     26s] (I)      --------------------------------------------------------
[02/27 18:46:43     26s] 
[02/27 18:46:43     26s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:43     26s] [NR-eGR] Rule id: 0  Nets: 1
[02/27 18:46:43     26s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:43     26s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:43     26s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:43     26s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:43     26s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:43     26s] [NR-eGR] ========================================
[02/27 18:46:43     26s] [NR-eGR] 
[02/27 18:46:43     26s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:43     26s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:43     26s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:43     26s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:43     26s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:43     26s] (I)      |     2 |   19223 |      900 |         4.68% |
[02/27 18:46:43     26s] (I)      |     3 |   20352 |      224 |         1.10% |
[02/27 18:46:43     26s] (I)      |     4 |   19223 |      900 |         4.68% |
[02/27 18:46:43     26s] (I)      |     5 |   20352 |      224 |         1.10% |
[02/27 18:46:43     26s] (I)      |     6 |   19223 |      900 |         4.68% |
[02/27 18:46:43     26s] (I)      |     7 |   20352 |      224 |         1.10% |
[02/27 18:46:43     26s] (I)      |     8 |   19223 |      900 |         4.68% |
[02/27 18:46:43     26s] (I)      |     9 |   20352 |      448 |         2.20% |
[02/27 18:46:43     26s] (I)      |    10 |    7614 |     1912 |        25.11% |
[02/27 18:46:43     26s] (I)      |    11 |    8112 |      474 |         5.84% |
[02/27 18:46:43     26s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:43     26s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] (I)      Reset routing kernel
[02/27 18:46:43     26s] (I)      Started Global Routing ( Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] (I)      totalPins=41  totalGlobalPin=41 (100.00%)
[02/27 18:46:43     26s] (I)      total 2D Cap : 169528 = (88146 H, 81382 V)
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] (I)      ============  Phase 1a Route ============
[02/27 18:46:43     26s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/27 18:46:43     26s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] (I)      ============  Phase 1b Route ============
[02/27 18:46:43     26s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:43     26s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[02/27 18:46:43     26s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/27 18:46:43     26s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] (I)      ============  Phase 1c Route ============
[02/27 18:46:43     26s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] (I)      ============  Phase 1d Route ============
[02/27 18:46:43     26s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] (I)      ============  Phase 1e Route ============
[02/27 18:46:43     26s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] (I)      ============  Phase 1f Route ============
[02/27 18:46:43     26s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[02/27 18:46:43     26s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] (I)      ============  Phase 1g Route ============
[02/27 18:46:43     26s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] (I)      ============  Phase 1h Route ============
[02/27 18:46:43     26s] (I)      Usage: 98 = (35 H, 63 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.077e+02um V)
[02/27 18:46:43     26s] (I)      
[02/27 18:46:43     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 18:46:43     26s] [NR-eGR]                        OverCon            
[02/27 18:46:43     26s] [NR-eGR]                         #Gcell     %Gcell
[02/27 18:46:43     26s] [NR-eGR]        Layer             (1-0)    OverCon
[02/27 18:46:43     26s] [NR-eGR] ----------------------------------------------
[02/27 18:46:43     26s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR] ----------------------------------------------
[02/27 18:46:43     26s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/27 18:46:43     26s] [NR-eGR] 
[02/27 18:46:43     26s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] (I)      total 2D Cap : 169802 = (88196 H, 81606 V)
[02/27 18:46:43     26s] (I)      ============= Track Assignment ============
[02/27 18:46:43     26s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:43     26s] (I)      Started Track Assignment (1T) ( Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/27 18:46:43     26s] (I)      Run Multi-thread track assignment
[02/27 18:46:43     26s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] (I)      Started Export ( Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] [NR-eGR]                  Length (um)   Vias 
[02/27 18:46:43     26s] [NR-eGR] ------------------------------------
[02/27 18:46:43     26s] [NR-eGR]  Metal1   (1H)             0   5260 
[02/27 18:46:43     26s] [NR-eGR]  Metal2   (2V)          8351   7458 
[02/27 18:46:43     26s] [NR-eGR]  Metal3   (3H)          9458    675 
[02/27 18:46:43     26s] [NR-eGR]  Metal4   (4V)          2236    207 
[02/27 18:46:43     26s] [NR-eGR]  Metal5   (5H)          1343     17 
[02/27 18:46:43     26s] [NR-eGR]  Metal6   (6V)             2     16 
[02/27 18:46:43     26s] [NR-eGR]  Metal7   (7H)            29     13 
[02/27 18:46:43     26s] [NR-eGR]  Metal8   (8V)             0     13 
[02/27 18:46:43     26s] [NR-eGR]  Metal9   (9H)             1     11 
[02/27 18:46:43     26s] [NR-eGR]  Metal10  (10V)            6     17 
[02/27 18:46:43     26s] [NR-eGR]  Metal11  (11H)           40      0 
[02/27 18:46:43     26s] [NR-eGR] ------------------------------------
[02/27 18:46:43     26s] [NR-eGR]           Total        21465  13687 
[02/27 18:46:43     26s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:43     26s] [NR-eGR] Total half perimeter of net bounding box: 17328um
[02/27 18:46:43     26s] [NR-eGR] Total length: 21465um, number of vias: 13687
[02/27 18:46:43     26s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:43     26s] [NR-eGR] Total eGR-routed clock nets wire length: 174um, number of vias: 90
[02/27 18:46:43     26s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:43     26s] [NR-eGR] Report for selected net(s) only.
[02/27 18:46:43     26s] [NR-eGR]                  Length (um)  Vias 
[02/27 18:46:43     26s] [NR-eGR] -----------------------------------
[02/27 18:46:43     26s] [NR-eGR]  Metal1   (1H)             0    40 
[02/27 18:46:43     26s] [NR-eGR]  Metal2   (2V)            99    47 
[02/27 18:46:43     26s] [NR-eGR]  Metal3   (3H)            66     3 
[02/27 18:46:43     26s] [NR-eGR]  Metal4   (4V)             9     0 
[02/27 18:46:43     26s] [NR-eGR]  Metal5   (5H)             0     0 
[02/27 18:46:43     26s] [NR-eGR]  Metal6   (6V)             0     0 
[02/27 18:46:43     26s] [NR-eGR]  Metal7   (7H)             0     0 
[02/27 18:46:43     26s] [NR-eGR]  Metal8   (8V)             0     0 
[02/27 18:46:43     26s] [NR-eGR]  Metal9   (9H)             0     0 
[02/27 18:46:43     26s] [NR-eGR]  Metal10  (10V)            0     0 
[02/27 18:46:43     26s] [NR-eGR]  Metal11  (11H)            0     0 
[02/27 18:46:43     26s] [NR-eGR] -----------------------------------
[02/27 18:46:43     26s] [NR-eGR]           Total          174    90 
[02/27 18:46:43     26s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:43     26s] [NR-eGR] Total half perimeter of net bounding box: 86um
[02/27 18:46:43     26s] [NR-eGR] Total length: 174um, number of vias: 90
[02/27 18:46:43     26s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:43     26s] [NR-eGR] Total routed clock nets wire length: 174um, number of vias: 90
[02/27 18:46:43     26s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:43     26s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 1995.05 MB )
[02/27 18:46:43     26s] (I)      ===================================== Runtime Summary =====================================
[02/27 18:46:43     26s] (I)       Step                                          %      Start     Finish      Real       CPU 
[02/27 18:46:43     26s] (I)      -------------------------------------------------------------------------------------------
[02/27 18:46:43     26s] (I)       Early Global Route kernel               100.00%  11.33 sec  11.41 sec  0.09 sec  0.02 sec 
[02/27 18:46:43     26s] (I)       +-Import and model                       45.18%  11.33 sec  11.37 sec  0.04 sec  0.01 sec 
[02/27 18:46:43     26s] (I)       | +-Create place DB                       2.19%  11.33 sec  11.33 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Import place data                   2.15%  11.33 sec  11.33 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Read instances and placement      0.74%  11.33 sec  11.33 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Read nets                         1.35%  11.33 sec  11.33 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Create route DB                      35.35%  11.33 sec  11.36 sec  0.03 sec  0.01 sec 
[02/27 18:46:43     26s] (I)       | | +-Import route data (1T)             34.85%  11.33 sec  11.36 sec  0.03 sec  0.01 sec 
[02/27 18:46:43     26s] (I)       | | | +-Read blockages ( Layer 2-11 )    13.83%  11.35 sec  11.36 sec  0.01 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Read routing blockages          0.00%  11.35 sec  11.35 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Read instance blockages         0.26%  11.35 sec  11.35 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Read PG blockages               1.85%  11.35 sec  11.35 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Read clock blockages            1.35%  11.35 sec  11.35 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Read other blockages            1.31%  11.35 sec  11.35 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Read halo blockages             0.01%  11.35 sec  11.35 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Read boundary cut boxes         0.00%  11.35 sec  11.35 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Read blackboxes                   0.01%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Read prerouted                    0.47%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Read unlegalized nets             0.08%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Read nets                         0.02%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Set up via pillars                0.00%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Initialize 3D grid graph          0.08%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Model blockage capacity           1.02%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Initialize 3D capacity          0.91%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Move terms for access (1T)        0.02%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Read aux data                         0.00%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Others data preparation               0.01%  11.36 sec  11.36 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Create route kernel                   7.36%  11.36 sec  11.37 sec  0.01 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       +-Global Routing                         47.58%  11.37 sec  11.41 sec  0.04 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Initialization                        0.02%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Net group 1                           2.05%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Generate topology                   0.15%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Phase 1a                            0.47%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Pattern routing (1T)              0.38%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Add via demand to 2D              0.01%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Phase 1b                            0.03%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Phase 1c                            0.01%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Phase 1d                            0.01%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Phase 1e                            0.07%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Route legalization                0.03%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | | +-Legalize Blockage Violations    0.00%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Phase 1f                            0.01%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Phase 1g                            0.13%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Post Routing                      0.10%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Phase 1h                            0.09%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | | +-Post Routing                      0.05%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Layer assignment (1T)               0.39%  11.37 sec  11.37 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       +-Export 3D cong map                      0.32%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Export 2D cong map                    0.04%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       +-Extract Global 3D Wires                 0.01%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       +-Track Assignment (1T)                   0.94%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Initialization                        0.01%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Track Assignment Kernel               0.80%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Free Memory                           0.00%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       +-Export                                  3.41%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Export DB wires                       0.10%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Export all nets                     0.03%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | | +-Set wire vias                       0.01%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Report wirelength                     1.56%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Update net boxes                      1.60%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       | +-Update timing                         0.00%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)       +-Postprocess design                      0.07%  11.41 sec  11.41 sec  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)      ===================== Summary by functions =====================
[02/27 18:46:43     26s] (I)       Lv  Step                                 %      Real       CPU 
[02/27 18:46:43     26s] (I)      ----------------------------------------------------------------
[02/27 18:46:43     26s] (I)        0  Early Global Route kernel      100.00%  0.09 sec  0.02 sec 
[02/27 18:46:43     26s] (I)        1  Global Routing                  47.58%  0.04 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        1  Import and model                45.18%  0.04 sec  0.01 sec 
[02/27 18:46:43     26s] (I)        1  Export                           3.41%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        1  Track Assignment (1T)            0.94%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        1  Export 3D cong map               0.32%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        1  Postprocess design               0.07%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Create route DB                 35.35%  0.03 sec  0.01 sec 
[02/27 18:46:43     26s] (I)        2  Create route kernel              7.36%  0.01 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Create place DB                  2.19%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Net group 1                      2.05%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Update net boxes                 1.60%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Report wirelength                1.56%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Track Assignment Kernel          0.80%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Export DB wires                  0.10%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Export 2D cong map               0.04%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Import route data (1T)          34.85%  0.03 sec  0.01 sec 
[02/27 18:46:43     26s] (I)        3  Import place data                2.15%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Phase 1a                         0.47%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Layer assignment (1T)            0.39%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Generate topology                0.15%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Phase 1g                         0.13%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Phase 1h                         0.09%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Phase 1e                         0.07%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Export all nets                  0.03%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Read blockages ( Layer 2-11 )   13.83%  0.01 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Read nets                        1.36%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Model blockage capacity          1.02%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Read instances and placement     0.74%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Read prerouted                   0.47%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Pattern routing (1T)             0.38%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Post Routing                     0.15%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Read unlegalized nets            0.08%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Add via demand to 2D             0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Read PG blockages                1.85%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Read clock blockages             1.35%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Read other blockages             1.31%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Initialize 3D capacity           0.91%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Read instance blockages          0.26%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/27 18:46:43     26s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/27 18:46:43     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:43     27s] UM:*                                                                   Early Global Route - eGR only step
[02/27 18:46:43     27s]       Routing using eGR only done.
[02/27 18:46:43     27s] Net route status summary:
[02/27 18:46:43     27s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:43     27s]   Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:43     27s] 
[02/27 18:46:43     27s] CCOPT: Done with clock implementation routing.
[02/27 18:46:43     27s] 
[02/27 18:46:43     27s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/27 18:46:43     27s]     Clock implementation routing done.
[02/27 18:46:43     27s]     Leaving CCOpt scope - extractRC...
[02/27 18:46:43     27s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/27 18:46:43     27s] Extraction called for design 'multiplier32FP' of instances=1290 and nets=1731 using extraction engine 'pre_route' .
[02/27 18:46:43     27s] pre_route RC Extraction called for design multiplier32FP.
[02/27 18:46:43     27s] RC Extraction called in multi-corner(2) mode.
[02/27 18:46:43     27s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:46:43     27s] Type 'man IMPEXT-6166' for more detail.
[02/27 18:46:43     27s] RCMode: PreRoute
[02/27 18:46:43     27s]       RC Corner Indexes            0       1   
[02/27 18:46:43     27s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/27 18:46:43     27s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:43     27s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:43     27s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:43     27s] Shrink Factor                : 1.00000
[02/27 18:46:43     27s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 18:46:43     27s] Using capacitance table file ...
[02/27 18:46:43     27s] 
[02/27 18:46:43     27s] Trim Metal Layers:
[02/27 18:46:43     27s] LayerId::1 widthSet size::4
[02/27 18:46:43     27s] LayerId::2 widthSet size::4
[02/27 18:46:43     27s] LayerId::3 widthSet size::4
[02/27 18:46:43     27s] LayerId::4 widthSet size::4
[02/27 18:46:43     27s] LayerId::5 widthSet size::4
[02/27 18:46:43     27s] LayerId::6 widthSet size::4
[02/27 18:46:43     27s] LayerId::7 widthSet size::4
[02/27 18:46:43     27s] LayerId::8 widthSet size::4
[02/27 18:46:43     27s] LayerId::9 widthSet size::4
[02/27 18:46:43     27s] LayerId::10 widthSet size::4
[02/27 18:46:43     27s] LayerId::11 widthSet size::3
[02/27 18:46:43     27s] eee: pegSigSF::1.070000
[02/27 18:46:43     27s] Updating RC grid for preRoute extraction ...
[02/27 18:46:43     27s] Initializing multi-corner resistance tables ...
[02/27 18:46:43     27s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:46:43     27s] eee: l::2 avDens::0.240055 usedTrk::513.116548 availTrk::2137.500000 sigTrk::513.116548
[02/27 18:46:43     27s] eee: l::3 avDens::0.258723 usedTrk::582.127602 availTrk::2250.000000 sigTrk::582.127602
[02/27 18:46:43     27s] eee: l::4 avDens::0.069114 usedTrk::135.912983 availTrk::1966.500000 sigTrk::135.912983
[02/27 18:46:43     27s] eee: l::5 avDens::0.043204 usedTrk::81.656169 availTrk::1890.000000 sigTrk::81.656169
[02/27 18:46:43     27s] eee: l::6 avDens::0.000557 usedTrk::0.095322 availTrk::171.000000 sigTrk::0.095322
[02/27 18:46:43     27s] eee: l::7 avDens::0.018519 usedTrk::1.666667 availTrk::90.000000 sigTrk::1.666667
[02/27 18:46:43     27s] eee: l::8 avDens::0.000130 usedTrk::0.011111 availTrk::85.500000 sigTrk::0.011111
[02/27 18:46:43     27s] eee: l::9 avDens::0.000130 usedTrk::0.046784 availTrk::360.000000 sigTrk::0.046784
[02/27 18:46:43     27s] eee: l::10 avDens::0.149682 usedTrk::127.978041 availTrk::855.000000 sigTrk::127.978041
[02/27 18:46:43     27s] eee: l::11 avDens::0.050293 usedTrk::23.536959 availTrk::468.000000 sigTrk::23.536959
[02/27 18:46:43     27s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:43     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225201 uaWl=1.000000 uaWlH=0.171321 aWlH=0.000000 lMod=0 pMax=0.812700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:43     27s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1995.055M)
[02/27 18:46:43     27s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/27 18:46:43     27s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     27s]     Leaving CCOpt scope - Initializing placement interface...
[02/27 18:46:43     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1995.1M, EPOCH TIME: 1740692803.959179
[02/27 18:46:43     27s] Processing tracks to init pin-track alignment.
[02/27 18:46:43     27s] z: 2, totalTracks: 1
[02/27 18:46:43     27s] z: 4, totalTracks: 1
[02/27 18:46:43     27s] z: 6, totalTracks: 1
[02/27 18:46:43     27s] z: 8, totalTracks: 1
[02/27 18:46:43     27s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:43     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1995.1M, EPOCH TIME: 1740692803.961153
[02/27 18:46:43     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:43     27s] 
[02/27 18:46:43     27s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:43     27s] OPERPROF:     Starting CMU at level 3, MEM:1995.1M, EPOCH TIME: 1740692803.974143
[02/27 18:46:43     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1995.1M, EPOCH TIME: 1740692803.974440
[02/27 18:46:43     27s] 
[02/27 18:46:43     27s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:43     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1995.1M, EPOCH TIME: 1740692803.974550
[02/27 18:46:43     27s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1995.1M, EPOCH TIME: 1740692803.974564
[02/27 18:46:43     27s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1995.1M, EPOCH TIME: 1740692803.974579
[02/27 18:46:43     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1995.1MB).
[02/27 18:46:43     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1995.1M, EPOCH TIME: 1740692803.974670
[02/27 18:46:43     27s]     Legalizer reserving space for clock trees
[02/27 18:46:43     27s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     27s]     Calling post conditioning for eGRPC...
[02/27 18:46:43     27s]       eGRPC...
[02/27 18:46:43     27s]         eGRPC active optimizations:
[02/27 18:46:43     27s]          - Move Down
[02/27 18:46:43     27s]          - Downsizing before DRV sizing
[02/27 18:46:43     27s]          - DRV fixing with sizing
[02/27 18:46:43     27s]          - Move to fanout
[02/27 18:46:43     27s]          - Cloning
[02/27 18:46:43     27s]         
[02/27 18:46:43     27s]         Currently running CTS, using active skew data
[02/27 18:46:43     27s]         Reset bufferability constraints...
[02/27 18:46:43     27s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/27 18:46:43     27s]         Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/27 18:46:43     27s] End AAE Lib Interpolated Model. (MEM=1995.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:43     27s]         Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     27s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:43     27s]         Clock DAG stats eGRPC initial state:
[02/27 18:46:43     27s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:43     27s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:43     27s]           misc counts      : r=1, pp=0
[02/27 18:46:43     27s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:43     27s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:43     27s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:43     27s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:43     27s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     27s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:43     27s]         Clock DAG net violations eGRPC initial state: none
[02/27 18:46:43     27s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/27 18:46:43     27s]           Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:43     27s]         Clock DAG hash eGRPC initial state: 3209516491070253554 8688512394752260675
[02/27 18:46:43     27s]         CTS services accumulated run-time stats eGRPC initial state:
[02/27 18:46:43     27s]           delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     27s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     27s]           steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     27s]         Primary reporting skew groups eGRPC initial state:
[02/27 18:46:43     27s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     27s]               min path sink: current_state_reg[1]/CK
[02/27 18:46:43     27s]               max path sink: current_state_reg[1]/CK
[02/27 18:46:43     27s]         Skew group summary eGRPC initial state:
[02/27 18:46:43     27s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:43     27s]         eGRPC Moving buffers...
[02/27 18:46:43     27s]           Clock DAG hash before 'eGRPC Moving buffers': 3209516491070253554 8688512394752260675
[02/27 18:46:43     27s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/27 18:46:43     27s]             delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:43     27s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:43     27s]             steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:43     27s]           Violation analysis...
[02/27 18:46:43     27s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:44     27s] UM:*                                                                   Violation analysis
[02/27 18:46:44     27s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/27 18:46:44     27s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:44     27s]             sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:44     27s]             misc counts      : r=1, pp=0
[02/27 18:46:44     27s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:44     27s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:44     27s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:44     27s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:44     27s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:44     27s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:44     27s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/27 18:46:44     27s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/27 18:46:44     27s]             Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:44     27s]           Clock DAG hash after 'eGRPC Moving buffers': 3209516491070253554 8688512394752260675
[02/27 18:46:44     27s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/27 18:46:44     27s]             delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:44     27s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:44     27s]             steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:44     27s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/27 18:46:44     27s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:44     27s]                 min path sink: current_state_reg[1]/CK
[02/27 18:46:44     27s]                 max path sink: current_state_reg[1]/CK
[02/27 18:46:44     27s]           Skew group summary after 'eGRPC Moving buffers':
[02/27 18:46:44     27s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:44     27s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:44     27s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:44     27s] UM:*                                                                   eGRPC Moving buffers
[02/27 18:46:44     27s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/27 18:46:44     27s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3209516491070253554 8688512394752260675
[02/27 18:46:44     27s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/27 18:46:44     27s]             delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:44     27s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:44     27s]             steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:44     27s]           Artificially removing long paths...
[02/27 18:46:44     27s]             Clock DAG hash before 'Artificially removing long paths': 3209516491070253554 8688512394752260675
[02/27 18:46:44     27s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[02/27 18:46:44     27s]               delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:44     27s]               legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:44     27s]               steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:44     27s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:44     27s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]           Modifying slew-target multiplier from 1 to 0.9
[02/27 18:46:44     27s]           Downsizing prefiltering...
[02/27 18:46:44     27s]           Downsizing prefiltering done.
[02/27 18:46:44     27s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:44     27s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[02/27 18:46:44     27s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[02/27 18:46:44     27s]           Reverting slew-target multiplier from 0.9 to 1
[02/27 18:46:44     27s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/27 18:46:44     27s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:44     27s]             sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:44     27s]             misc counts      : r=1, pp=0
[02/27 18:46:44     27s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:44     27s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:44     27s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:44     27s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:44     27s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:44     27s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:44     27s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/27 18:46:44     27s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/27 18:46:44     27s]             Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:44     27s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3209516491070253554 8688512394752260675
[02/27 18:46:44     27s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/27 18:46:44     27s]             delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:44     27s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:44     27s]             steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:44     27s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/27 18:46:44     27s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:44     27s]                 min path sink: current_state_reg[1]/CK
[02/27 18:46:44     27s]                 max path sink: current_state_reg[1]/CK
[02/27 18:46:44     27s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/27 18:46:44     27s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:44     27s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:44     27s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:44     27s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[02/27 18:46:44     27s]         eGRPC Fixing DRVs...
[02/27 18:46:44     27s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3209516491070253554 8688512394752260675
[02/27 18:46:44     27s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/27 18:46:44     27s]             delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:44     27s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:44     27s]             steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:44     27s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:44     27s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/27 18:46:44     27s]           
[02/27 18:46:44     27s]           Statistics: Fix DRVs (cell sizing):
[02/27 18:46:44     27s]           ===================================
[02/27 18:46:44     27s]           
[02/27 18:46:44     27s]           Cell changes by Net Type:
[02/27 18:46:44     27s]           
[02/27 18:46:44     27s]           -------------------------------------------------------------------------------------------------
[02/27 18:46:44     27s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/27 18:46:44     27s]           -------------------------------------------------------------------------------------------------
[02/27 18:46:44     27s]           top                0            0           0            0                    0                0
[02/27 18:46:44     27s]           trunk              0            0           0            0                    0                0
[02/27 18:46:44     27s]           leaf               0            0           0            0                    0                0
[02/27 18:46:44     27s]           -------------------------------------------------------------------------------------------------
[02/27 18:46:44     27s]           Total              0            0           0            0                    0                0
[02/27 18:46:44     27s]           -------------------------------------------------------------------------------------------------
[02/27 18:46:44     27s]           
[02/27 18:46:44     27s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/27 18:46:44     27s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/27 18:46:44     27s]           
[02/27 18:46:44     27s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/27 18:46:44     27s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:44     27s]             sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:44     27s]             misc counts      : r=1, pp=0
[02/27 18:46:44     27s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:44     27s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:44     27s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:44     27s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:44     27s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:44     27s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:44     27s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/27 18:46:44     27s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/27 18:46:44     27s]             Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:44     27s]           Clock DAG hash after 'eGRPC Fixing DRVs': 3209516491070253554 8688512394752260675
[02/27 18:46:44     27s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/27 18:46:44     27s]             delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:44     27s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:44     27s]             steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:44     27s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/27 18:46:44     27s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:44     27s]                 min path sink: current_state_reg[1]/CK
[02/27 18:46:44     27s]                 max path sink: current_state_reg[1]/CK
[02/27 18:46:44     27s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/27 18:46:44     27s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:44     27s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:44     27s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:44     27s] UM:*                                                                   eGRPC Fixing DRVs
[02/27 18:46:44     27s]         Slew Diagnostics: After DRV fixing
[02/27 18:46:44     27s]         ==================================
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         Global Causes:
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         -------------------------------------
[02/27 18:46:44     27s]         Cause
[02/27 18:46:44     27s]         -------------------------------------
[02/27 18:46:44     27s]         DRV fixing with buffering is disabled
[02/27 18:46:44     27s]         -------------------------------------
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         Top 5 overslews:
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         ---------------------------------
[02/27 18:46:44     27s]         Overslew    Causes    Driving Pin
[02/27 18:46:44     27s]         ---------------------------------
[02/27 18:46:44     27s]           (empty table)
[02/27 18:46:44     27s]         ---------------------------------
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         -------------------
[02/27 18:46:44     27s]         Cause    Occurences
[02/27 18:46:44     27s]         -------------------
[02/27 18:46:44     27s]           (empty table)
[02/27 18:46:44     27s]         -------------------
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         -------------------
[02/27 18:46:44     27s]         Cause    Occurences
[02/27 18:46:44     27s]         -------------------
[02/27 18:46:44     27s]           (empty table)
[02/27 18:46:44     27s]         -------------------
[02/27 18:46:44     27s]         
[02/27 18:46:44     27s]         Reconnecting optimized routes...
[02/27 18:46:44     27s]         Reset timing graph...
[02/27 18:46:44     27s] Ignoring AAE DB Resetting ...
[02/27 18:46:44     27s]         Reset timing graph done.
[02/27 18:46:44     27s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]         Violation analysis...
[02/27 18:46:44     27s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]         Clock instances to consider for cloning: 0
[02/27 18:46:44     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:44     27s] UM:*                                                                   Violation analysis
[02/27 18:46:44     27s]         Reset timing graph...
[02/27 18:46:44     27s] Ignoring AAE DB Resetting ...
[02/27 18:46:44     27s]         Reset timing graph done.
[02/27 18:46:44     27s]         Set dirty flag on 0 instances, 0 nets
[02/27 18:46:44     27s]         Clock DAG stats before routing clock trees:
[02/27 18:46:44     27s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:44     27s]           sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:44     27s]           misc counts      : r=1, pp=0
[02/27 18:46:44     27s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:44     27s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:44     27s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:44     27s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:44     27s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:44     27s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:44     27s]         Clock DAG net violations before routing clock trees: none
[02/27 18:46:44     27s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/27 18:46:44     27s]           Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:44     27s]         Clock DAG hash before routing clock trees: 3209516491070253554 8688512394752260675
[02/27 18:46:44     27s]         CTS services accumulated run-time stats before routing clock trees:
[02/27 18:46:44     27s]           delay calculator: calls=9616, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:44     27s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:44     27s]           steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:44     27s]               min path sink: current_state_reg[1]/CK
[02/27 18:46:44     27s]               max path sink: current_state_reg[1]/CK
[02/27 18:46:44     27s]         Primary reporting skew groups before routing clock trees:
[02/27 18:46:44     27s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:44     27s]         Skew group summary before routing clock trees:
[02/27 18:46:44     27s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:44     27s]       eGRPC done.
[02/27 18:46:44     27s]     Calling post conditioning for eGRPC done.
[02/27 18:46:44     27s]   eGR Post Conditioning loop iteration 0 done.
[02/27 18:46:44     27s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/27 18:46:44     27s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/27 18:46:44     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2033.2M, EPOCH TIME: 1740692804.137135
[02/27 18:46:44     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1995.2M, EPOCH TIME: 1740692804.139909
[02/27 18:46:44     27s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]   Leaving CCOpt scope - ClockRefiner...
[02/27 18:46:44     27s]   Assigned high priority to 0 instances.
[02/27 18:46:44     27s]   Soft fixed 0 clock instances.
[02/27 18:46:44     27s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/27 18:46:44     27s]   Performing Single Pass Refine Place.
[02/27 18:46:44     27s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1995.2M, EPOCH TIME: 1740692804.141564
[02/27 18:46:44     27s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1995.2M, EPOCH TIME: 1740692804.141603
[02/27 18:46:44     27s] Processing tracks to init pin-track alignment.
[02/27 18:46:44     27s] z: 2, totalTracks: 1
[02/27 18:46:44     27s] z: 4, totalTracks: 1
[02/27 18:46:44     27s] z: 6, totalTracks: 1
[02/27 18:46:44     27s] z: 8, totalTracks: 1
[02/27 18:46:44     27s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:44     27s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1995.2M, EPOCH TIME: 1740692804.143561
[02/27 18:46:44     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] 
[02/27 18:46:44     27s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:44     27s] OPERPROF:       Starting CMU at level 4, MEM:1995.2M, EPOCH TIME: 1740692804.156622
[02/27 18:46:44     27s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1995.2M, EPOCH TIME: 1740692804.156892
[02/27 18:46:44     27s] 
[02/27 18:46:44     27s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:44     27s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1995.2M, EPOCH TIME: 1740692804.157000
[02/27 18:46:44     27s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1995.2M, EPOCH TIME: 1740692804.157015
[02/27 18:46:44     27s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1995.2M, EPOCH TIME: 1740692804.157030
[02/27 18:46:44     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1995.2MB).
[02/27 18:46:44     27s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.016, MEM:1995.2M, EPOCH TIME: 1740692804.157122
[02/27 18:46:44     27s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.016, MEM:1995.2M, EPOCH TIME: 1740692804.157134
[02/27 18:46:44     27s] TDRefine: refinePlace mode is spiral
[02/27 18:46:44     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.213690.4
[02/27 18:46:44     27s] OPERPROF: Starting RefinePlace at level 1, MEM:1995.2M, EPOCH TIME: 1740692804.157161
[02/27 18:46:44     27s] *** Starting place_detail (0:00:27.2 mem=1995.2M) ***
[02/27 18:46:44     27s] Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
[02/27 18:46:44     27s] 
[02/27 18:46:44     27s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:44     27s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:44     27s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:44     27s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:44     27s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1995.2M, EPOCH TIME: 1740692804.159028
[02/27 18:46:44     27s] Starting refinePlace ...
[02/27 18:46:44     27s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:44     27s] One DDP V2 for no tweak run.
[02/27 18:46:44     27s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:44     27s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1995.2M, EPOCH TIME: 1740692804.161096
[02/27 18:46:44     27s] DDP initSite1 nrRow 44 nrJob 44
[02/27 18:46:44     27s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1995.2M, EPOCH TIME: 1740692804.161122
[02/27 18:46:44     27s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1995.2M, EPOCH TIME: 1740692804.161142
[02/27 18:46:44     27s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1995.2M, EPOCH TIME: 1740692804.161153
[02/27 18:46:44     27s] DDP markSite nrRow 44 nrJob 44
[02/27 18:46:44     27s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1995.2M, EPOCH TIME: 1740692804.161183
[02/27 18:46:44     27s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1995.2M, EPOCH TIME: 1740692804.161193
[02/27 18:46:44     27s]   Spread Effort: high, standalone mode, useDDP on.
[02/27 18:46:44     27s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1995.2MB) @(0:00:27.2 - 0:00:27.2).
[02/27 18:46:44     27s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:44     27s] wireLenOptFixPriorityInst 40 inst fixed
[02/27 18:46:44     27s] 
[02/27 18:46:44     27s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 18:46:44     27s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/27 18:46:44     27s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:44     27s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:44     27s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1995.2MB) @(0:00:27.2 - 0:00:27.2).
[02/27 18:46:44     27s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:44     27s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1995.2MB
[02/27 18:46:44     27s] Statistics of distance of Instance movement in refine placement:
[02/27 18:46:44     27s]   maximum (X+Y) =         0.00 um
[02/27 18:46:44     27s]   mean    (X+Y) =         0.00 um
[02/27 18:46:44     27s] Total instances moved : 0
[02/27 18:46:44     27s] Summary Report:
[02/27 18:46:44     27s] Instances move: 0 (out of 1290 movable)
[02/27 18:46:44     27s] Instances flipped: 0
[02/27 18:46:44     27s] Mean displacement: 0.00 um
[02/27 18:46:44     27s] Max displacement: 0.00 um 
[02/27 18:46:44     27s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.018, REAL:0.018, MEM:1995.2M, EPOCH TIME: 1740692804.177488
[02/27 18:46:44     27s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1995.2MB) @(0:00:27.2 - 0:00:27.2).
[02/27 18:46:44     27s] Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
[02/27 18:46:44     27s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1995.2MB
[02/27 18:46:44     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.213690.4
[02/27 18:46:44     27s] *** Finished place_detail (0:00:27.2 mem=1995.2M) ***
[02/27 18:46:44     27s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.021, MEM:1995.2M, EPOCH TIME: 1740692804.177769
[02/27 18:46:44     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1995.2M, EPOCH TIME: 1740692804.177784
[02/27 18:46:44     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1290).
[02/27 18:46:44     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:44     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1995.2M, EPOCH TIME: 1740692804.180408
[02/27 18:46:44     27s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/27 18:46:44     27s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/27 18:46:44     27s]   Revert refine place priority changes on 0 instances.
[02/27 18:46:44     27s]   ClockRefiner summary
[02/27 18:46:44     27s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
[02/27 18:46:44     27s]   Restoring place_status_cts on 0 clock instances.
[02/27 18:46:44     27s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:44     27s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.4)
[02/27 18:46:44     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:44     27s] UM:*                                                                   CCOpt::Phase::eGRPC
[02/27 18:46:44     27s]   CCOpt::Phase::Routing...
[02/27 18:46:44     27s]   Clock implementation routing...
[02/27 18:46:44     27s]     Leaving CCOpt scope - Routing Tools...
[02/27 18:46:44     27s] Net route status summary:
[02/27 18:46:44     27s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:44     27s]   Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:44     27s]     Routing using eGR in eGR->NR Step...
[02/27 18:46:44     27s]       Early Global Route - eGR->Nr High Frequency step...
[02/27 18:46:44     27s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/27 18:46:44     27s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/27 18:46:44     27s] (ccopt eGR): Start to route 1 all nets
[02/27 18:46:44     27s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] (I)      ==================== Layers =====================
[02/27 18:46:44     27s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:44     27s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:44     27s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:44     27s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:44     27s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:44     27s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:44     27s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:44     27s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:44     27s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:44     27s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:44     27s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:44     27s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:44     27s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:44     27s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:44     27s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:44     27s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:44     27s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:44     27s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:44     27s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:44     27s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:44     27s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:44     27s] (I)      Started Import and model ( Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:44     27s] (I)      == Non-default Options ==
[02/27 18:46:44     27s] (I)      Clean congestion better                            : true
[02/27 18:46:44     27s] (I)      Estimate vias on DPT layer                         : true
[02/27 18:46:44     27s] (I)      Clean congestion layer assignment rounds           : 3
[02/27 18:46:44     27s] (I)      Layer constraints as soft constraints              : true
[02/27 18:46:44     27s] (I)      Soft top layer                                     : true
[02/27 18:46:44     27s] (I)      Skip prospective layer relax nets                  : true
[02/27 18:46:44     27s] (I)      Better NDR handling                                : true
[02/27 18:46:44     27s] (I)      Improved NDR modeling in LA                        : true
[02/27 18:46:44     27s] (I)      Routing cost fix for NDR handling                  : true
[02/27 18:46:44     27s] (I)      Block tracks for preroutes                         : true
[02/27 18:46:44     27s] (I)      Assign IRoute by net group key                     : true
[02/27 18:46:44     27s] (I)      Block unroutable channels                          : true
[02/27 18:46:44     27s] (I)      Block unroutable channels 3D                       : true
[02/27 18:46:44     27s] (I)      Bound layer relaxed segment wl                     : true
[02/27 18:46:44     27s] (I)      Blocked pin reach length threshold                 : 2
[02/27 18:46:44     27s] (I)      Check blockage within NDR space in TA              : true
[02/27 18:46:44     27s] (I)      Skip must join for term with via pillar            : true
[02/27 18:46:44     27s] (I)      Model find APA for IO pin                          : true
[02/27 18:46:44     27s] (I)      On pin location for off pin term                   : true
[02/27 18:46:44     27s] (I)      Handle EOL spacing                                 : true
[02/27 18:46:44     27s] (I)      Merge PG vias by gap                               : true
[02/27 18:46:44     27s] (I)      Maximum routing layer                              : 11
[02/27 18:46:44     27s] (I)      Route selected nets only                           : true
[02/27 18:46:44     27s] (I)      Refine MST                                         : true
[02/27 18:46:44     27s] (I)      Honor PRL                                          : true
[02/27 18:46:44     27s] (I)      Strong congestion aware                            : true
[02/27 18:46:44     27s] (I)      Improved initial location for IRoutes              : true
[02/27 18:46:44     27s] (I)      Multi panel TA                                     : true
[02/27 18:46:44     27s] (I)      Penalize wire overlap                              : true
[02/27 18:46:44     27s] (I)      Expand small instance blockage                     : true
[02/27 18:46:44     27s] (I)      Reduce via in TA                                   : true
[02/27 18:46:44     27s] (I)      SS-aware routing                                   : true
[02/27 18:46:44     27s] (I)      Improve tree edge sharing                          : true
[02/27 18:46:44     27s] (I)      Improve 2D via estimation                          : true
[02/27 18:46:44     27s] (I)      Refine Steiner tree                                : true
[02/27 18:46:44     27s] (I)      Build spine tree                                   : true
[02/27 18:46:44     27s] (I)      Model pass through capacity                        : true
[02/27 18:46:44     27s] (I)      Extend blockages by a half GCell                   : true
[02/27 18:46:44     27s] (I)      Consider pin shapes                                : true
[02/27 18:46:44     27s] (I)      Consider pin shapes for all nodes                  : true
[02/27 18:46:44     27s] (I)      Consider NR APA                                    : true
[02/27 18:46:44     27s] (I)      Consider IO pin shape                              : true
[02/27 18:46:44     27s] (I)      Fix pin connection bug                             : true
[02/27 18:46:44     27s] (I)      Consider layer RC for local wires                  : true
[02/27 18:46:44     27s] (I)      Route to clock mesh pin                            : true
[02/27 18:46:44     27s] (I)      LA-aware pin escape length                         : 2
[02/27 18:46:44     27s] (I)      Connect multiple ports                             : true
[02/27 18:46:44     27s] (I)      Split for must join                                : true
[02/27 18:46:44     27s] (I)      Number of threads                                  : 1
[02/27 18:46:44     27s] (I)      Routing effort level                               : 10000
[02/27 18:46:44     27s] (I)      Prefer layer length threshold                      : 8
[02/27 18:46:44     27s] (I)      Overflow penalty cost                              : 10
[02/27 18:46:44     27s] (I)      A-star cost                                        : 0.300000
[02/27 18:46:44     27s] (I)      Misalignment cost                                  : 10.000000
[02/27 18:46:44     27s] (I)      Threshold for short IRoute                         : 6
[02/27 18:46:44     27s] (I)      Via cost during post routing                       : 1.000000
[02/27 18:46:44     27s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/27 18:46:44     27s] (I)      Source-to-sink ratio                               : 0.300000
[02/27 18:46:44     27s] (I)      Scenic ratio bound                                 : 3.000000
[02/27 18:46:44     27s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/27 18:46:44     27s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/27 18:46:44     27s] (I)      PG-aware similar topology routing                  : true
[02/27 18:46:44     27s] (I)      Maze routing via cost fix                          : true
[02/27 18:46:44     27s] (I)      Apply PRL on PG terms                              : true
[02/27 18:46:44     27s] (I)      Apply PRL on obs objects                           : true
[02/27 18:46:44     27s] (I)      Handle range-type spacing rules                    : true
[02/27 18:46:44     27s] (I)      PG gap threshold multiplier                        : 10.000000
[02/27 18:46:44     27s] (I)      Parallel spacing query fix                         : true
[02/27 18:46:44     27s] (I)      Force source to root IR                            : true
[02/27 18:46:44     27s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/27 18:46:44     27s] (I)      Do not relax to DPT layer                          : true
[02/27 18:46:44     27s] (I)      No DPT in post routing                             : true
[02/27 18:46:44     27s] (I)      Modeling PG via merging fix                        : true
[02/27 18:46:44     27s] (I)      Shield aware TA                                    : true
[02/27 18:46:44     27s] (I)      Strong shield aware TA                             : true
[02/27 18:46:44     27s] (I)      Overflow calculation fix in LA                     : true
[02/27 18:46:44     27s] (I)      Post routing fix                                   : true
[02/27 18:46:44     27s] (I)      Strong post routing                                : true
[02/27 18:46:44     27s] (I)      Access via pillar from top                         : true
[02/27 18:46:44     27s] (I)      NDR via pillar fix                                 : true
[02/27 18:46:44     27s] (I)      Violation on path threshold                        : 1
[02/27 18:46:44     27s] (I)      Pass through capacity modeling                     : true
[02/27 18:46:44     27s] (I)      Select the non-relaxed segments in post routing stage : true
[02/27 18:46:44     27s] (I)      Select term pin box for io pin                     : true
[02/27 18:46:44     27s] (I)      Penalize NDR sharing                               : true
[02/27 18:46:44     27s] (I)      Enable special modeling                            : false
[02/27 18:46:44     27s] (I)      Keep fixed segments                                : true
[02/27 18:46:44     27s] (I)      Reorder net groups by key                          : true
[02/27 18:46:44     27s] (I)      Increase net scenic ratio                          : true
[02/27 18:46:44     27s] (I)      Method to set GCell size                           : row
[02/27 18:46:44     27s] (I)      Connect multiple ports and must join fix           : true
[02/27 18:46:44     27s] (I)      Avoid high resistance layers                       : true
[02/27 18:46:44     27s] (I)      Model find APA for IO pin fix                      : true
[02/27 18:46:44     27s] (I)      Avoid connecting non-metal layers                  : true
[02/27 18:46:44     27s] (I)      Use track pitch for NDR                            : true
[02/27 18:46:44     27s] (I)      Enable layer relax to lower layer                  : true
[02/27 18:46:44     27s] (I)      Enable layer relax to upper layer                  : true
[02/27 18:46:44     27s] (I)      Top layer relaxation fix                           : true
[02/27 18:46:44     27s] (I)      Handle non-default track width                     : false
[02/27 18:46:44     27s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:44     27s] (I)      Use row-based GCell size
[02/27 18:46:44     27s] (I)      Use row-based GCell align
[02/27 18:46:44     27s] (I)      layer 0 area = 80000
[02/27 18:46:44     27s] (I)      layer 1 area = 80000
[02/27 18:46:44     27s] (I)      layer 2 area = 80000
[02/27 18:46:44     27s] (I)      layer 3 area = 80000
[02/27 18:46:44     27s] (I)      layer 4 area = 80000
[02/27 18:46:44     27s] (I)      layer 5 area = 80000
[02/27 18:46:44     27s] (I)      layer 6 area = 80000
[02/27 18:46:44     27s] (I)      layer 7 area = 80000
[02/27 18:46:44     27s] (I)      layer 8 area = 80000
[02/27 18:46:44     27s] (I)      layer 9 area = 400000
[02/27 18:46:44     27s] (I)      layer 10 area = 400000
[02/27 18:46:44     27s] (I)      GCell unit size   : 3420
[02/27 18:46:44     27s] (I)      GCell multiplier  : 1
[02/27 18:46:44     27s] (I)      GCell row height  : 3420
[02/27 18:46:44     27s] (I)      Actual row height : 3420
[02/27 18:46:44     27s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:44     27s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:44     27s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:44     27s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:44     27s] (I)      ==================== Default via =====================
[02/27 18:46:44     27s] (I)      +----+------------------+----------------------------+
[02/27 18:46:44     27s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/27 18:46:44     27s] (I)      +----+------------------+----------------------------+
[02/27 18:46:44     27s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/27 18:46:44     27s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/27 18:46:44     27s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/27 18:46:44     27s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/27 18:46:44     27s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/27 18:46:44     27s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/27 18:46:44     27s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/27 18:46:44     27s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/27 18:46:44     27s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/27 18:46:44     27s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/27 18:46:44     27s] (I)      +----+------------------+----------------------------+
[02/27 18:46:44     27s] [NR-eGR] Read 1530 PG shapes
[02/27 18:46:44     27s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:44     27s] [NR-eGR] Read 0 other shapes
[02/27 18:46:44     27s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:44     27s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:44     27s] [NR-eGR] #PG Blockages       : 1530
[02/27 18:46:44     27s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:44     27s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:44     27s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:44     27s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:44     27s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:44     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/27 18:46:44     27s] [NR-eGR] Read 1671 nets ( ignored 1670 )
[02/27 18:46:44     27s] [NR-eGR] Connected 0 must-join pins/ports
[02/27 18:46:44     27s] (I)      early_global_route_priority property id does not exist.
[02/27 18:46:44     27s] (I)      Read Num Blocks=2436  Num Prerouted Wires=0  Num CS=0
[02/27 18:46:44     27s] (I)      Layer 1 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 2 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 3 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 4 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 5 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 6 (H) : #blockages 450 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 8 (H) : #blockages 540 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/27 18:46:44     27s] (I)      Layer 10 (H) : #blockages 60 : #preroutes 0
[02/27 18:46:44     27s] (I)      Moved 1 terms for better access 
[02/27 18:46:44     27s] (I)      Number of ignored nets                =      0
[02/27 18:46:44     27s] (I)      Number of connected nets              =      0
[02/27 18:46:44     27s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/27 18:46:44     27s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:44     27s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:44     27s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:44     27s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:44     27s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:44     27s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:44     27s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:44     27s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:44     27s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/27 18:46:44     27s] (I)      Ndr track 0 does not exist
[02/27 18:46:44     27s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:44     27s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:44     27s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:44     27s] (I)      Site width          :   400  (dbu)
[02/27 18:46:44     27s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:44     27s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:44     27s] (I)      GCell width         :  3420  (dbu)
[02/27 18:46:44     27s] (I)      GCell height        :  3420  (dbu)
[02/27 18:46:44     27s] (I)      Grid                :    48    47    11
[02/27 18:46:44     27s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:44     27s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/27 18:46:44     27s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/27 18:46:44     27s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:44     27s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:44     27s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:44     27s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:44     27s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:44     27s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/27 18:46:44     27s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:44     27s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:44     27s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:44     27s] (I)      --------------------------------------------------------
[02/27 18:46:44     27s] 
[02/27 18:46:44     27s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:44     27s] [NR-eGR] Rule id: 0  Nets: 1
[02/27 18:46:44     27s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:44     27s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:44     27s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:44     27s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:44     27s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:44     27s] [NR-eGR] ========================================
[02/27 18:46:44     27s] [NR-eGR] 
[02/27 18:46:44     27s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:44     27s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:44     27s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:44     27s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:44     27s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:44     27s] (I)      |     2 |   19223 |      900 |         4.68% |
[02/27 18:46:44     27s] (I)      |     3 |   20352 |      224 |         1.10% |
[02/27 18:46:44     27s] (I)      |     4 |   19223 |      900 |         4.68% |
[02/27 18:46:44     27s] (I)      |     5 |   20352 |      224 |         1.10% |
[02/27 18:46:44     27s] (I)      |     6 |   19223 |      900 |         4.68% |
[02/27 18:46:44     27s] (I)      |     7 |   20352 |      224 |         1.10% |
[02/27 18:46:44     27s] (I)      |     8 |   19223 |      900 |         4.68% |
[02/27 18:46:44     27s] (I)      |     9 |   20352 |      448 |         2.20% |
[02/27 18:46:44     27s] (I)      |    10 |    7614 |     1912 |        25.11% |
[02/27 18:46:44     27s] (I)      |    11 |    8112 |      474 |         5.84% |
[02/27 18:46:44     27s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:44     27s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] (I)      Reset routing kernel
[02/27 18:46:44     27s] (I)      Started Global Routing ( Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] (I)      totalPins=41  totalGlobalPin=41 (100.00%)
[02/27 18:46:44     27s] (I)      total 2D Cap : 169528 = (88146 H, 81382 V)
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] (I)      ============  Phase 1a Route ============
[02/27 18:46:44     27s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/27 18:46:44     27s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] (I)      ============  Phase 1b Route ============
[02/27 18:46:44     27s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:44     27s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[02/27 18:46:44     27s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/27 18:46:44     27s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] (I)      ============  Phase 1c Route ============
[02/27 18:46:44     27s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] (I)      ============  Phase 1d Route ============
[02/27 18:46:44     27s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] (I)      ============  Phase 1e Route ============
[02/27 18:46:44     27s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:44     27s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] (I)      ============  Phase 1f Route ============
[02/27 18:46:44     27s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] (I)      ============  Phase 1g Route ============
[02/27 18:46:44     27s] (I)      Usage: 97 = (35 H, 62 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.060e+02um V)
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] (I)      ============  Phase 1h Route ============
[02/27 18:46:44     27s] (I)      Usage: 98 = (35 H, 63 V) = (0.04% H, 0.08% V) = (5.985e+01um H, 1.077e+02um V)
[02/27 18:46:44     27s] (I)      
[02/27 18:46:44     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 18:46:44     27s] [NR-eGR]                        OverCon            
[02/27 18:46:44     27s] [NR-eGR]                         #Gcell     %Gcell
[02/27 18:46:44     27s] [NR-eGR]        Layer             (1-0)    OverCon
[02/27 18:46:44     27s] [NR-eGR] ----------------------------------------------
[02/27 18:46:44     27s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR] ----------------------------------------------
[02/27 18:46:44     27s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/27 18:46:44     27s] [NR-eGR] 
[02/27 18:46:44     27s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] (I)      total 2D Cap : 169802 = (88196 H, 81606 V)
[02/27 18:46:44     27s] (I)      ============= Track Assignment ============
[02/27 18:46:44     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:44     27s] (I)      Started Track Assignment (1T) ( Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/27 18:46:44     27s] (I)      Run Multi-thread track assignment
[02/27 18:46:44     27s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] (I)      Started Export ( Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] [NR-eGR]                  Length (um)   Vias 
[02/27 18:46:44     27s] [NR-eGR] ------------------------------------
[02/27 18:46:44     27s] [NR-eGR]  Metal1   (1H)             0   5260 
[02/27 18:46:44     27s] [NR-eGR]  Metal2   (2V)          8351   7458 
[02/27 18:46:44     27s] [NR-eGR]  Metal3   (3H)          9458    675 
[02/27 18:46:44     27s] [NR-eGR]  Metal4   (4V)          2236    207 
[02/27 18:46:44     27s] [NR-eGR]  Metal5   (5H)          1343     17 
[02/27 18:46:44     27s] [NR-eGR]  Metal6   (6V)             2     16 
[02/27 18:46:44     27s] [NR-eGR]  Metal7   (7H)            29     13 
[02/27 18:46:44     27s] [NR-eGR]  Metal8   (8V)             0     13 
[02/27 18:46:44     27s] [NR-eGR]  Metal9   (9H)             1     11 
[02/27 18:46:44     27s] [NR-eGR]  Metal10  (10V)            6     17 
[02/27 18:46:44     27s] [NR-eGR]  Metal11  (11H)           40      0 
[02/27 18:46:44     27s] [NR-eGR] ------------------------------------
[02/27 18:46:44     27s] [NR-eGR]           Total        21465  13687 
[02/27 18:46:44     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:44     27s] [NR-eGR] Total half perimeter of net bounding box: 17328um
[02/27 18:46:44     27s] [NR-eGR] Total length: 21465um, number of vias: 13687
[02/27 18:46:44     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:44     27s] [NR-eGR] Total eGR-routed clock nets wire length: 174um, number of vias: 90
[02/27 18:46:44     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:44     27s] [NR-eGR] Report for selected net(s) only.
[02/27 18:46:44     27s] [NR-eGR]                  Length (um)  Vias 
[02/27 18:46:44     27s] [NR-eGR] -----------------------------------
[02/27 18:46:44     27s] [NR-eGR]  Metal1   (1H)             0    40 
[02/27 18:46:44     27s] [NR-eGR]  Metal2   (2V)            99    47 
[02/27 18:46:44     27s] [NR-eGR]  Metal3   (3H)            66     3 
[02/27 18:46:44     27s] [NR-eGR]  Metal4   (4V)             9     0 
[02/27 18:46:44     27s] [NR-eGR]  Metal5   (5H)             0     0 
[02/27 18:46:44     27s] [NR-eGR]  Metal6   (6V)             0     0 
[02/27 18:46:44     27s] [NR-eGR]  Metal7   (7H)             0     0 
[02/27 18:46:44     27s] [NR-eGR]  Metal8   (8V)             0     0 
[02/27 18:46:44     27s] [NR-eGR]  Metal9   (9H)             0     0 
[02/27 18:46:44     27s] [NR-eGR]  Metal10  (10V)            0     0 
[02/27 18:46:44     27s] [NR-eGR]  Metal11  (11H)            0     0 
[02/27 18:46:44     27s] [NR-eGR] -----------------------------------
[02/27 18:46:44     27s] [NR-eGR]           Total          174    90 
[02/27 18:46:44     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:44     27s] [NR-eGR] Total half perimeter of net bounding box: 86um
[02/27 18:46:44     27s] [NR-eGR] Total length: 174um, number of vias: 90
[02/27 18:46:44     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:44     27s] [NR-eGR] Total routed clock nets wire length: 174um, number of vias: 90
[02/27 18:46:44     27s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:44     27s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1995.21 MB )
[02/27 18:46:44     27s] (I)      ===================================== Runtime Summary =====================================
[02/27 18:46:44     27s] (I)       Step                                          %      Start     Finish      Real       CPU 
[02/27 18:46:44     27s] (I)      -------------------------------------------------------------------------------------------
[02/27 18:46:44     27s] (I)       Early Global Route kernel               100.00%  11.72 sec  11.80 sec  0.08 sec  0.02 sec 
[02/27 18:46:44     27s] (I)       +-Import and model                       44.23%  11.72 sec  11.76 sec  0.04 sec  0.01 sec 
[02/27 18:46:44     27s] (I)       | +-Create place DB                       2.63%  11.72 sec  11.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Import place data                   2.58%  11.72 sec  11.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Read instances and placement      0.81%  11.72 sec  11.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Read nets                         1.69%  11.72 sec  11.72 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Create route DB                      34.65%  11.72 sec  11.75 sec  0.03 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Import route data (1T)             34.05%  11.72 sec  11.75 sec  0.03 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Read blockages ( Layer 2-11 )    14.40%  11.74 sec  11.75 sec  0.01 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Read routing blockages          0.00%  11.74 sec  11.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Read instance blockages         0.15%  11.74 sec  11.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Read PG blockages               1.49%  11.74 sec  11.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Read clock blockages            1.29%  11.74 sec  11.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Read other blockages            1.37%  11.74 sec  11.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Read halo blockages             0.02%  11.74 sec  11.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Read boundary cut boxes         0.00%  11.74 sec  11.74 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Read blackboxes                   0.01%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Read prerouted                    0.37%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Read unlegalized nets             0.09%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Read nets                         0.01%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Set up via pillars                0.00%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Initialize 3D grid graph          0.08%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Model blockage capacity           1.11%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Initialize 3D capacity          0.99%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Move terms for access (1T)        0.02%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Read aux data                         0.00%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Others data preparation               0.01%  11.75 sec  11.75 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Create route kernel                   6.60%  11.75 sec  11.76 sec  0.01 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       +-Global Routing                         47.98%  11.76 sec  11.79 sec  0.04 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Initialization                        0.03%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Net group 1                           2.16%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Generate topology                   0.17%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Phase 1a                            0.52%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Pattern routing (1T)              0.41%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Add via demand to 2D              0.02%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Phase 1b                            0.04%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Phase 1c                            0.01%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Phase 1d                            0.01%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Phase 1e                            0.08%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Route legalization                0.03%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | | +-Legalize Blockage Violations    0.00%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Phase 1f                            0.01%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Phase 1g                            0.14%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Post Routing                      0.10%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Phase 1h                            0.09%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | | +-Post Routing                      0.06%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Layer assignment (1T)               0.37%  11.76 sec  11.76 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       +-Export 3D cong map                      0.35%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Export 2D cong map                    0.05%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       +-Extract Global 3D Wires                 0.01%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       +-Track Assignment (1T)                   1.02%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Initialization                        0.01%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Track Assignment Kernel               0.88%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Free Memory                           0.00%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       +-Export                                  3.73%  11.79 sec  11.80 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Export DB wires                       0.11%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Export all nets                     0.04%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | | +-Set wire vias                       0.01%  11.79 sec  11.79 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Report wirelength                     1.75%  11.79 sec  11.80 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Update net boxes                      1.71%  11.80 sec  11.80 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       | +-Update timing                         0.00%  11.80 sec  11.80 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)       +-Postprocess design                      0.07%  11.80 sec  11.80 sec  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)      ===================== Summary by functions =====================
[02/27 18:46:44     27s] (I)       Lv  Step                                 %      Real       CPU 
[02/27 18:46:44     27s] (I)      ----------------------------------------------------------------
[02/27 18:46:44     27s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.02 sec 
[02/27 18:46:44     27s] (I)        1  Global Routing                  47.98%  0.04 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        1  Import and model                44.23%  0.04 sec  0.01 sec 
[02/27 18:46:44     27s] (I)        1  Export                           3.73%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        1  Track Assignment (1T)            1.02%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        1  Export 3D cong map               0.35%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        1  Postprocess design               0.07%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Create route DB                 34.65%  0.03 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Create route kernel              6.60%  0.01 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Create place DB                  2.63%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Net group 1                      2.16%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Report wirelength                1.75%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Update net boxes                 1.71%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Track Assignment Kernel          0.88%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Export DB wires                  0.11%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Export 2D cong map               0.05%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Import route data (1T)          34.05%  0.03 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Import place data                2.58%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Phase 1a                         0.52%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Layer assignment (1T)            0.37%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Generate topology                0.17%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Phase 1g                         0.14%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Phase 1h                         0.09%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Phase 1e                         0.08%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Export all nets                  0.04%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Read blockages ( Layer 2-11 )   14.40%  0.01 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Read nets                        1.70%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Model blockage capacity          1.11%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Read instances and placement     0.81%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Pattern routing (1T)             0.41%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Read prerouted                   0.37%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Post Routing                     0.16%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Read unlegalized nets            0.09%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Read PG blockages                1.49%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Read other blockages             1.37%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Read clock blockages             1.29%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Initialize 3D capacity           0.99%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Read instance blockages          0.15%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/27 18:46:44     27s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/27 18:46:44     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:44     27s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[02/27 18:46:44     27s]     Routing using eGR in eGR->NR Step done.
[02/27 18:46:44     27s]     Routing using NR in eGR->NR Step...
[02/27 18:46:44     27s] 
[02/27 18:46:44     27s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[02/27 18:46:44     27s]   All net are default rule.
[02/27 18:46:44     27s]   Preferred NanoRoute mode settings: Current
[02/27 18:46:44     27s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/27 18:46:44     27s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/27 18:46:44     27s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/27 18:46:44     27s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/27 18:46:44     27s]       Clock detailed routing...
[02/27 18:46:44     27s]         NanoRoute...
[02/27 18:46:44     27s] 
[02/27 18:46:44     27s] route_global_detail
[02/27 18:46:44     27s] 
[02/27 18:46:44     27s] #Start route_global_detail on Thu Feb 27 18:46:44 2025
[02/27 18:46:44     27s] #
[02/27 18:46:44     27s] ### Time Record (route_global_detail) is installed.
[02/27 18:46:44     27s] ### Time Record (Pre Callback) is installed.
[02/27 18:46:44     27s] ### Time Record (Pre Callback) is uninstalled.
[02/27 18:46:44     27s] ### Time Record (DB Import) is installed.
[02/27 18:46:44     27s] ### Time Record (Timing Data Generation) is installed.
[02/27 18:46:44     27s] ### Time Record (Timing Data Generation) is uninstalled.
[02/27 18:46:44     27s] ### Net info: total nets: 1731
[02/27 18:46:44     27s] ### Net info: dirty nets: 0
[02/27 18:46:44     27s] ### Net info: marked as disconnected nets: 0
[02/27 18:46:44     27s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
[02/27 18:46:44     27s] #num needed restored net=0
[02/27 18:46:44     27s] #need_extraction net=0 (total=1731)
[02/27 18:46:44     27s] ### Net info: fully routed nets: 1
[02/27 18:46:44     27s] ### Net info: trivial (< 2 pins) nets: 60
[02/27 18:46:44     27s] ### Net info: unrouted nets: 1670
[02/27 18:46:44     27s] ### Net info: re-extraction nets: 0
[02/27 18:46:44     27s] ### Net info: selected nets: 1
[02/27 18:46:44     27s] ### Net info: ignored nets: 0
[02/27 18:46:44     27s] ### Net info: skip routing nets: 0
[02/27 18:46:44     27s] ### import design signature (4): route=986708735 fixed_route=142747746 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2056756838 dirty_area=0 del_dirty_area=0 cell=1348826674 placement=205391041 pin_access=1 inst_pattern=1
[02/27 18:46:44     27s] ### Time Record (DB Import) is uninstalled.
[02/27 18:46:44     27s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/27 18:46:44     27s] #
[02/27 18:46:44     27s] #Wire/Via statistics before line assignment ...
[02/27 18:46:44     27s] #Total wire length = 174 um.
[02/27 18:46:44     27s] #Total half perimeter of net bounding box = 87 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal1 = 0 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal2 = 99 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal3 = 66 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal4 = 9 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal5 = 0 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal6 = 0 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal7 = 0 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal9 = 0 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:46:44     27s] #Total wire length on LAYER Metal11 = 0 um.
[02/27 18:46:44     27s] #Total number of vias = 90
[02/27 18:46:44     27s] #Up-Via Summary (total 90):
[02/27 18:46:44     27s] #           
[02/27 18:46:44     27s] #-----------------------
[02/27 18:46:44     27s] # Metal1             40
[02/27 18:46:44     27s] # Metal2             47
[02/27 18:46:44     27s] # Metal3              3
[02/27 18:46:44     27s] #-----------------------
[02/27 18:46:44     27s] #                    90 
[02/27 18:46:44     27s] #
[02/27 18:46:44     27s] ### Time Record (Data Preparation) is installed.
[02/27 18:46:44     27s] #Start routing data preparation on Thu Feb 27 18:46:44 2025
[02/27 18:46:44     27s] #
[02/27 18:46:44     27s] #Minimum voltage of a net in the design = 0.000.
[02/27 18:46:44     27s] #Maximum voltage of a net in the design = 1.320.
[02/27 18:46:44     27s] #Voltage range [0.000 - 1.320] has 1729 nets.
[02/27 18:46:44     27s] #Voltage range [0.900 - 1.320] has 1 net.
[02/27 18:46:44     27s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 18:46:44     27s] #Build and mark too close pins for the same net.
[02/27 18:46:44     27s] ### Time Record (Cell Pin Access) is installed.
[02/27 18:46:44     27s] #Initial pin access analysis.
[02/27 18:46:45     28s] #Detail pin access analysis.
[02/27 18:46:45     28s] ### Time Record (Cell Pin Access) is uninstalled.
[02/27 18:46:45     28s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/27 18:46:45     28s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:46:45     28s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:46:45     28s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:46:45     28s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:46:45     28s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:46:45     28s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:46:45     28s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:46:45     28s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:46:45     28s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/27 18:46:45     28s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/27 18:46:45     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1675.49 (MB), peak = 1710.87 (MB)
[02/27 18:46:45     28s] #Regenerating Ggrids automatically.
[02/27 18:46:45     28s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/27 18:46:45     28s] #Using automatically generated G-grids.
[02/27 18:46:45     28s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/27 18:46:45     28s] #Done routing data preparation.
[02/27 18:46:45     28s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1680.30 (MB), peak = 1710.87 (MB)
[02/27 18:46:45     28s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:46:45     28s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[02/27 18:46:45     28s] 
[02/27 18:46:45     28s] Trim Metal Layers:
[02/27 18:46:45     28s] LayerId::1 widthSet size::4
[02/27 18:46:45     28s] LayerId::2 widthSet size::4
[02/27 18:46:45     28s] LayerId::3 widthSet size::4
[02/27 18:46:45     28s] LayerId::4 widthSet size::4
[02/27 18:46:45     28s] LayerId::5 widthSet size::4
[02/27 18:46:45     28s] LayerId::6 widthSet size::4
[02/27 18:46:45     28s] LayerId::7 widthSet size::4
[02/27 18:46:45     28s] LayerId::8 widthSet size::4
[02/27 18:46:45     28s] LayerId::9 widthSet size::4
[02/27 18:46:45     28s] LayerId::10 widthSet size::4
[02/27 18:46:45     28s] LayerId::11 widthSet size::3
[02/27 18:46:45     28s] eee: pegSigSF::1.070000
[02/27 18:46:45     28s] Updating RC grid for preRoute extraction ...
[02/27 18:46:45     28s] Initializing multi-corner resistance tables ...
[02/27 18:46:45     28s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:46:45     28s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:45     28s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:45     28s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:45     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:45     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:45     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:45     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:45     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/27 18:46:45     28s] eee: l::10 avDens::0.149302 usedTrk::127.653479 availTrk::855.000000 sigTrk::127.653479
[02/27 18:46:45     28s] eee: l::11 avDens::0.058948 usedTrk::21.221169 availTrk::360.000000 sigTrk::21.221169
[02/27 18:46:45     28s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:45     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.812700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:45     28s] ### Time Record (Line Assignment) is installed.
[02/27 18:46:45     28s] #Successfully loaded pre-route RC model
[02/27 18:46:45     28s] #Enabled timing driven Line Assignment.
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Begin Line Assignment ...
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Begin build data ...
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Distribution of nets:
[02/27 18:46:45     28s] #     1164 ( 2         pin),    337 ( 3         pin),     57 ( 4         pin),
[02/27 18:46:45     28s] #       25 ( 5         pin),      4 ( 6         pin),      3 ( 7         pin),
[02/27 18:46:45     28s] #        9 ( 9         pin),     31 (10-19      pin),     34 (20-29      pin),
[02/27 18:46:45     28s] #        5 (30-39      pin),      2 (40-49      pin),      0 (>=2000     pin).
[02/27 18:46:45     28s] #Total: 1731 nets, 1671 non-trivial nets, 1 fully global routed, 1 clock,
[02/27 18:46:45     28s] #       1 net (1 automatically) has layer range, 1 net has priority.
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Nets in 1 layer range:
[02/27 18:46:45     28s] #  *(Metal3, -------) :        1 ( 0.1%)
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #1 net selected.
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.6 GB[02/27 18:46:45     28s] ### 
[02/27 18:46:45     28s] ### Net length summary before Line Assignment:
, peak:1.7 GB
[02/27 18:46:45     28s] ### Layer     H-Len   V-Len         Total       #Up-Via
[02/27 18:46:45     28s] ### ---------------------------------------------------
[02/27 18:46:45     28s] ### Metal1        0       0       0(  0%)      40( 43%)
[02/27 18:46:45     28s] ### Metal2        0      99      99( 57%)      51( 54%)
[02/27 18:46:45     28s] ### Metal3       66       0      66( 38%)       3(  3%)
[02/27 18:46:45     28s] ### Metal4        0       8       8(  5%)       0(  0%)
[02/27 18:46:45     28s] ### Metal5        0       0       0(  0%)       0(  0%)
[02/27 18:46:45     28s] ### Metal6        0       0       0(  0%)       0(  0%)
[02/27 18:46:45     28s] ### Metal7        0       0       0(  0%)       0(  0%)
[02/27 18:46:45     28s] ### Metal8        0       0       0(  0%)       0(  0%)
[02/27 18:46:45     28s] ### Metal9        0       0       0(  0%)       0(  0%)
[02/27 18:46:45     28s] ### Metal10       0       0       0(  0%)       0(  0%)
[02/27 18:46:45     28s] ### Metal11       0       0       0(  0%)       0(  0%)
[02/27 18:46:45     28s] ### ---------------------------------------------------
[02/27 18:46:45     28s] ###              66     107     174            94      
[02/27 18:46:45     28s] ### 
[02/27 18:46:45     28s] ### Net length and overlap summary after Line Assignment:
[02/27 18:46:45     28s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/27 18:46:45     28s] ### ----------------------------------------------------------------------------
[02/27 18:46:45     28s] ### Metal1       11       0      11(  7%)      40( 50%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal2        0      98      98( 56%)      37( 46%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal3       58       0      58( 33%)       3(  4%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal4        0       8       8(  5%)       0(  0%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/27 18:46:45     28s] ### ----------------------------------------------------------------------------
[02/27 18:46:45     28s] ###              70     107     177            80          0           0        
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Line Assignment statistics:
[02/27 18:46:45     28s] #Cpu time = 00:00:00
[02/27 18:46:45     28s] #Elapsed time = 00:00:00
[02/27 18:46:45     28s] #Increased memory = 1.71 (MB)
[02/27 18:46:45     28s] #Total memory = 1685.26 (MB)
[02/27 18:46:45     28s] #Peak memory = 1710.87 (MB)
[02/27 18:46:45     28s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Begin assignment summary ...
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #  Total number of segments             = 45
[02/27 18:46:45     28s] #  Total number of overlap segments     =  0 (  0.0%)
[02/27 18:46:45     28s] #  Total number of assigned segments    = 20 ( 44.4%)
[02/27 18:46:45     28s] #  Total number of shifted segments     =  1 (  2.2%)
[02/27 18:46:45     28s] #  Average movement of shifted segments =  1.00 tracks
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #  Total number of overlaps             =  0
[02/27 18:46:45     28s] #  Total length of overlaps             =  0 um
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #End assignment summary.
[02/27 18:46:45     28s] ### Time Record (Line Assignment) is uninstalled.
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Wire/Via statistics after line assignment ...
[02/27 18:46:45     28s] #Total wire length = 178 um.
[02/27 18:46:45     28s] #Total half perimeter of net bounding box = 87 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal1 = 12 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal2 = 99 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal3 = 59 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal4 = 9 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal5 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal6 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal7 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal9 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal11 = 0 um.
[02/27 18:46:45     28s] #Total number of vias = 80
[02/27 18:46:45     28s] #Up-Via Summary (total 80):
[02/27 18:46:45     28s] #           
[02/27 18:46:45     28s] #-----------------------
[02/27 18:46:45     28s] # Metal1             40
[02/27 18:46:45     28s] # Metal2             37
[02/27 18:46:45     28s] # Metal3              3
[02/27 18:46:45     28s] #-----------------------
[02/27 18:46:45     28s] #                    80 
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Routing data preparation, pin analysis, line assignment statistics:
[02/27 18:46:45     28s] #Cpu time = 00:00:01
[02/27 18:46:45     28s] #Elapsed time = 00:00:01
[02/27 18:46:45     28s] #Increased memory = 14.48 (MB)
[02/27 18:46:45     28s] #Total memory = 1683.68 (MB)
[02/27 18:46:45     28s] #Peak memory = 1710.87 (MB)
[02/27 18:46:45     28s] #RTESIG:78da9592314fc330108599f915a7b4439128f8ce49e30c2c48ac802ae81a85c48d2c1c1b
[02/27 18:46:45     28s] #       c50ea8ff1e07588a22a71d6d7f7af7de3d2f96bb872d24843798ad1d222b111eb744ac40
[02/27 18:46:45     28s] #       5a1363e92d61199e5eef93cbc5f2e9f9852081ca39d59ab2b38dbcabb5addfc1ab4e99f6
[02/27 18:46:45     28s] #       f706135839df87f3350c4ef6e0a4f7e174f5279083ef0709ab376bf5248129877da55d8c
[02/27 18:46:45     28s] #       212e8018ac94f1b295fd345388639de660aa4ed5d0c87d3568ff0fe77c33e72c1321beb7
[02/27 18:46:45     28s] #       1f56dbf600da86c85faa97f1c0c818cde6412471343dee15c71d9d8367ec2c5c60c819f8
[02/27 18:46:45     28s] #       904c9aa19bb63c763057659e73487ec247a5f23010b3789d28b2a0f5c967b62dc68e9caf
[02/27 18:46:45     28s] #       4c53f54d74a81041cf5813b546887c2e25619eceffd8b08b1320b139052a62d0c5376869
[02/27 18:46:45     28s] #       3165
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Skip comparing routing design signature in db-snapshot flow
[02/27 18:46:45     28s] ### Time Record (Detail Routing) is installed.
[02/27 18:46:45     28s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Start Detail Routing..
[02/27 18:46:45     28s] #start initial detail routing ...
[02/27 18:46:45     28s] ### Design has 1 dirty net
[02/27 18:46:45     28s] ### Routing stats: routing = 24.14%
[02/27 18:46:45     28s] #   number of violations = 0
[02/27 18:46:45     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1687.78 (MB), peak = 1715.71 (MB)
[02/27 18:46:45     28s] #Complete Detail Routing.
[02/27 18:46:45     28s] #Total wire length = 178 um.
[02/27 18:46:45     28s] #Total half perimeter of net bounding box = 87 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal1 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal2 = 107 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal3 = 63 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal4 = 9 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal5 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal6 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal7 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal9 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:46:45     28s] #Total wire length on LAYER Metal11 = 0 um.
[02/27 18:46:45     28s] #Total number of vias = 77
[02/27 18:46:45     28s] #Up-Via Summary (total 77):
[02/27 18:46:45     28s] #           
[02/27 18:46:45     28s] #-----------------------
[02/27 18:46:45     28s] # Metal1             40
[02/27 18:46:45     28s] # Metal2             34
[02/27 18:46:45     28s] # Metal3              3
[02/27 18:46:45     28s] #-----------------------
[02/27 18:46:45     28s] #                    77 
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #Total number of DRC violations = 0
[02/27 18:46:45     28s] ### Time Record (Detail Routing) is uninstalled.
[02/27 18:46:45     28s] #Cpu time = 00:00:00
[02/27 18:46:45     28s] #Elapsed time = 00:00:00
[02/27 18:46:45     28s] #Increased memory = 4.10 (MB)
[02/27 18:46:45     28s] #Total memory = 1687.78 (MB)
[02/27 18:46:45     28s] #Peak memory = 1715.71 (MB)
[02/27 18:46:45     28s] #Skip updating routing design signature in db-snapshot flow
[02/27 18:46:45     28s] #route_detail Statistics:
[02/27 18:46:45     28s] #Cpu time = 00:00:00
[02/27 18:46:45     28s] #Elapsed time = 00:00:00
[02/27 18:46:45     28s] #Increased memory = 4.10 (MB)
[02/27 18:46:45     28s] #Total memory = 1687.78 (MB)
[02/27 18:46:45     28s] #Peak memory = 1715.71 (MB)
[02/27 18:46:45     28s] ### Time Record (DB Export) is installed.
[02/27 18:46:45     28s] ### export design design signature (9): route=2107017076 fixed_route=142747746 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=918083543 dirty_area=0 del_dirty_area=0 cell=1348826674 placement=205391041 pin_access=911592361 inst_pattern=1
[02/27 18:46:45     28s] #	no debugging net set
[02/27 18:46:45     28s] ### Time Record (DB Export) is uninstalled.
[02/27 18:46:45     28s] ### Time Record (Post Callback) is installed.
[02/27 18:46:45     28s] ### Time Record (Post Callback) is uninstalled.
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] #route_global_detail statistics:
[02/27 18:46:45     28s] #Cpu time = 00:00:01
[02/27 18:46:45     28s] #Elapsed time = 00:00:01
[02/27 18:46:45     28s] #Increased memory = 24.79 (MB)
[02/27 18:46:45     28s] #Total memory = 1693.22 (MB)
[02/27 18:46:45     28s] #Peak memory = 1715.71 (MB)
[02/27 18:46:45     28s] #Number of warnings = 0
[02/27 18:46:45     28s] #Total number of warnings = 0
[02/27 18:46:45     28s] #Number of fails = 0
[02/27 18:46:45     28s] #Total number of fails = 0
[02/27 18:46:45     28s] #Complete route_global_detail on Thu Feb 27 18:46:45 2025
[02/27 18:46:45     28s] #
[02/27 18:46:45     28s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=911592361 inst_pattern=1
[02/27 18:46:45     28s] ### Time Record (route_global_detail) is uninstalled.
[02/27 18:46:45     28s] ### 
[02/27 18:46:45     28s] ###   Scalability Statistics
[02/27 18:46:45     28s] ### 
[02/27 18:46:45     28s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:46:45     28s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[02/27 18:46:45     28s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:46:45     28s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:45     28s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:45     28s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:45     28s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:45     28s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:45     28s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[02/27 18:46:45     28s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:45     28s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:45     28s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[02/27 18:46:45     28s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[02/27 18:46:45     28s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:46:45     28s] ### 
[02/27 18:46:45     28s]         NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.3)
[02/27 18:46:45     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:45     28s] UM:*                                                                   NanoRoute
[02/27 18:46:45     28s]       Clock detailed routing done.
[02/27 18:46:45     28s] Skipping check of guided vs. routed net lengths.
[02/27 18:46:45     28s] Set FIXED routing status on 1 net(s)
[02/27 18:46:45     28s]       Route Remaining Unrouted Nets...
[02/27 18:46:45     28s] Running route_early_global to complete any remaining unrouted nets.
[02/27 18:46:45     28s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2010.2M, EPOCH TIME: 1740692805.681313
[02/27 18:46:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:45     28s] All LLGs are deleted
[02/27 18:46:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:45     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.2M, EPOCH TIME: 1740692805.681374
[02/27 18:46:45     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2010.2M, EPOCH TIME: 1740692805.681394
[02/27 18:46:45     28s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2010.2M, EPOCH TIME: 1740692805.681460
[02/27 18:46:45     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.7 mem=2010.2M
[02/27 18:46:45     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.7 mem=2010.2M
[02/27 18:46:45     28s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] (I)      ==================== Layers =====================
[02/27 18:46:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:45     28s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:45     28s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:45     28s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:45     28s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:45     28s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:45     28s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:45     28s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:45     28s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:45     28s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:45     28s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:45     28s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:45     28s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:45     28s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:45     28s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:45     28s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:45     28s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:45     28s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:45     28s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:45     28s] (I)      Started Import and model ( Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:45     28s] (I)      == Non-default Options ==
[02/27 18:46:45     28s] (I)      Maximum routing layer                              : 11
[02/27 18:46:45     28s] (I)      Number of threads                                  : 1
[02/27 18:46:45     28s] (I)      Method to set GCell size                           : row
[02/27 18:46:45     28s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:45     28s] (I)      Use row-based GCell size
[02/27 18:46:45     28s] (I)      Use row-based GCell align
[02/27 18:46:45     28s] (I)      layer 0 area = 80000
[02/27 18:46:45     28s] (I)      layer 1 area = 80000
[02/27 18:46:45     28s] (I)      layer 2 area = 80000
[02/27 18:46:45     28s] (I)      layer 3 area = 80000
[02/27 18:46:45     28s] (I)      layer 4 area = 80000
[02/27 18:46:45     28s] (I)      layer 5 area = 80000
[02/27 18:46:45     28s] (I)      layer 6 area = 80000
[02/27 18:46:45     28s] (I)      layer 7 area = 80000
[02/27 18:46:45     28s] (I)      layer 8 area = 80000
[02/27 18:46:45     28s] (I)      layer 9 area = 400000
[02/27 18:46:45     28s] (I)      layer 10 area = 400000
[02/27 18:46:45     28s] (I)      GCell unit size   : 3420
[02/27 18:46:45     28s] (I)      GCell multiplier  : 1
[02/27 18:46:45     28s] (I)      GCell row height  : 3420
[02/27 18:46:45     28s] (I)      Actual row height : 3420
[02/27 18:46:45     28s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:45     28s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:45     28s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:45     28s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:45     28s] (I)      ================== Default via ===================
[02/27 18:46:45     28s] (I)      +----+------------------+------------------------+
[02/27 18:46:45     28s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/27 18:46:45     28s] (I)      +----+------------------+------------------------+
[02/27 18:46:45     28s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[02/27 18:46:45     28s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/27 18:46:45     28s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/27 18:46:45     28s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/27 18:46:45     28s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[02/27 18:46:45     28s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/27 18:46:45     28s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[02/27 18:46:45     28s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/27 18:46:45     28s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/27 18:46:45     28s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/27 18:46:45     28s] (I)      +----+------------------+------------------------+
[02/27 18:46:45     28s] [NR-eGR] Read 1664 PG shapes
[02/27 18:46:45     28s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:45     28s] [NR-eGR] Read 0 other shapes
[02/27 18:46:45     28s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:45     28s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:45     28s] [NR-eGR] #PG Blockages       : 1664
[02/27 18:46:45     28s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:45     28s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:45     28s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:45     28s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:45     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:45     28s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 69
[02/27 18:46:45     28s] [NR-eGR] Read 1671 nets ( ignored 1 )
[02/27 18:46:45     28s] (I)      early_global_route_priority property id does not exist.
[02/27 18:46:45     28s] (I)      Read Num Blocks=1664  Num Prerouted Wires=69  Num CS=0
[02/27 18:46:45     28s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 49
[02/27 18:46:45     28s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 19
[02/27 18:46:45     28s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 1
[02/27 18:46:45     28s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:45     28s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:45     28s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:45     28s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:45     28s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:45     28s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/27 18:46:45     28s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/27 18:46:45     28s] (I)      Number of ignored nets                =      1
[02/27 18:46:45     28s] (I)      Number of connected nets              =      0
[02/27 18:46:45     28s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/27 18:46:45     28s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:45     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:45     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:45     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:45     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:45     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:45     28s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:45     28s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:45     28s] (I)      Ndr track 0 does not exist
[02/27 18:46:45     28s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:45     28s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:45     28s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:45     28s] (I)      Site width          :   400  (dbu)
[02/27 18:46:45     28s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:45     28s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:45     28s] (I)      GCell width         :  3420  (dbu)
[02/27 18:46:45     28s] (I)      GCell height        :  3420  (dbu)
[02/27 18:46:45     28s] (I)      Grid                :    48    47    11
[02/27 18:46:45     28s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:45     28s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/27 18:46:45     28s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/27 18:46:45     28s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:45     28s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:45     28s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:45     28s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:45     28s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:45     28s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/27 18:46:45     28s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:45     28s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:45     28s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:45     28s] (I)      --------------------------------------------------------
[02/27 18:46:45     28s] 
[02/27 18:46:45     28s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:45     28s] [NR-eGR] Rule id: 0  Nets: 1670
[02/27 18:46:45     28s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:45     28s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:45     28s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:45     28s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:45     28s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:45     28s] [NR-eGR] ========================================
[02/27 18:46:45     28s] [NR-eGR] 
[02/27 18:46:45     28s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:45     28s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:45     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:45     28s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:45     28s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:45     28s] (I)      |     2 |   19223 |      900 |         4.68% |
[02/27 18:46:45     28s] (I)      |     3 |   20352 |      224 |         1.10% |
[02/27 18:46:45     28s] (I)      |     4 |   19223 |      900 |         4.68% |
[02/27 18:46:45     28s] (I)      |     5 |   20352 |      224 |         1.10% |
[02/27 18:46:45     28s] (I)      |     6 |   19223 |      900 |         4.68% |
[02/27 18:46:45     28s] (I)      |     7 |   20352 |      224 |         1.10% |
[02/27 18:46:45     28s] (I)      |     8 |   19223 |      900 |         4.68% |
[02/27 18:46:45     28s] (I)      |     9 |   20352 |      448 |         2.20% |
[02/27 18:46:45     28s] (I)      |    10 |    7614 |     1912 |        25.11% |
[02/27 18:46:45     28s] (I)      |    11 |    8112 |      474 |         5.84% |
[02/27 18:46:45     28s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:45     28s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] (I)      Reset routing kernel
[02/27 18:46:45     28s] (I)      Started Global Routing ( Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] (I)      totalPins=5323  totalGlobalPin=5191 (97.52%)
[02/27 18:46:45     28s] (I)      total 2D Cap : 169748 = (88190 H, 81558 V)
[02/27 18:46:45     28s] (I)      
[02/27 18:46:45     28s] (I)      ============  Phase 1a Route ============
[02/27 18:46:45     28s] [NR-eGR] Layer group 1: route 1670 net(s) in layer range [2, 11]
[02/27 18:46:45     28s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:45     28s] (I)      
[02/27 18:46:45     28s] (I)      ============  Phase 1b Route ============
[02/27 18:46:45     28s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:45     28s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.994373e+04um
[02/27 18:46:45     28s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/27 18:46:45     28s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/27 18:46:45     28s] (I)      
[02/27 18:46:45     28s] (I)      ============  Phase 1c Route ============
[02/27 18:46:45     28s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:45     28s] (I)      
[02/27 18:46:45     28s] (I)      ============  Phase 1d Route ============
[02/27 18:46:45     28s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:45     28s] (I)      
[02/27 18:46:45     28s] (I)      ============  Phase 1e Route ============
[02/27 18:46:45     28s] (I)      Usage: 11663 = (6140 H, 5523 V) = (6.96% H, 6.77% V) = (1.050e+04um H, 9.444e+03um V)
[02/27 18:46:45     28s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.994373e+04um
[02/27 18:46:45     28s] (I)      
[02/27 18:46:45     28s] (I)      ============  Phase 1l Route ============
[02/27 18:46:45     28s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/27 18:46:45     28s] (I)      Layer  2:      18571      6224         0           0       18878    ( 0.00%) 
[02/27 18:46:45     28s] (I)      Layer  3:      19771      5545         0           0       19881    ( 0.00%) 
[02/27 18:46:45     28s] (I)      Layer  4:      18571      1344         0           0       18878    ( 0.00%) 
[02/27 18:46:45     28s] (I)      Layer  5:      19771       779         0           0       19881    ( 0.00%) 
[02/27 18:46:45     28s] (I)      Layer  6:      18571         9         0           0       18878    ( 0.00%) 
[02/27 18:46:45     28s] (I)      Layer  7:      19771        17         0           0       19881    ( 0.00%) 
[02/27 18:46:45     28s] (I)      Layer  8:      18571         7         0           0       18878    ( 0.00%) 
[02/27 18:46:45     28s] (I)      Layer  9:      19691        21         0           0       19881    ( 0.00%) 
[02/27 18:46:45     28s] (I)      Layer 10:       5566         7         0         629        6922    ( 8.33%) 
[02/27 18:46:45     28s] (I)      Layer 11:       7473        12         0         508        7445    ( 6.38%) 
[02/27 18:46:45     28s] (I)      Total:        166327     13965         0        1136      169402    ( 0.67%) 
[02/27 18:46:45     28s] (I)      
[02/27 18:46:45     28s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 18:46:45     28s] [NR-eGR]                        OverCon            
[02/27 18:46:45     28s] [NR-eGR]                         #Gcell     %Gcell
[02/27 18:46:45     28s] [NR-eGR]        Layer             (1-0)    OverCon
[02/27 18:46:45     28s] [NR-eGR] ----------------------------------------------
[02/27 18:46:45     28s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR] ----------------------------------------------
[02/27 18:46:45     28s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/27 18:46:45     28s] [NR-eGR] 
[02/27 18:46:45     28s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] (I)      total 2D Cap : 169846 = (88240 H, 81606 V)
[02/27 18:46:45     28s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:45     28s] (I)      ============= Track Assignment ============
[02/27 18:46:45     28s] (I)      Started Track Assignment (1T) ( Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/27 18:46:45     28s] (I)      Run Multi-thread track assignment
[02/27 18:46:45     28s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] (I)      Started Export ( Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] [NR-eGR]                  Length (um)   Vias 
[02/27 18:46:45     28s] [NR-eGR] ------------------------------------
[02/27 18:46:45     28s] [NR-eGR]  Metal1   (1H)             0   5260 
[02/27 18:46:45     28s] [NR-eGR]  Metal2   (2V)          8362   7452 
[02/27 18:46:45     28s] [NR-eGR]  Metal3   (3H)          9455    673 
[02/27 18:46:45     28s] [NR-eGR]  Metal4   (4V)          2234    207 
[02/27 18:46:45     28s] [NR-eGR]  Metal5   (5H)          1343     17 
[02/27 18:46:45     28s] [NR-eGR]  Metal6   (6V)             2     16 
[02/27 18:46:45     28s] [NR-eGR]  Metal7   (7H)            29     13 
[02/27 18:46:45     28s] [NR-eGR]  Metal8   (8V)             0     13 
[02/27 18:46:45     28s] [NR-eGR]  Metal9   (9H)             1     11 
[02/27 18:46:45     28s] [NR-eGR]  Metal10  (10V)            6     17 
[02/27 18:46:45     28s] [NR-eGR]  Metal11  (11H)           40      0 
[02/27 18:46:45     28s] [NR-eGR] ------------------------------------
[02/27 18:46:45     28s] [NR-eGR]           Total        21471  13679 
[02/27 18:46:45     28s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:45     28s] [NR-eGR] Total half perimeter of net bounding box: 17328um
[02/27 18:46:45     28s] [NR-eGR] Total length: 21471um, number of vias: 13679
[02/27 18:46:45     28s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:45     28s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/27 18:46:45     28s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:45     28s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 2010.21 MB )
[02/27 18:46:45     28s] (I)      ==================================== Runtime Summary =====================================
[02/27 18:46:45     28s] (I)       Step                                         %      Start     Finish      Real       CPU 
[02/27 18:46:45     28s] (I)      ------------------------------------------------------------------------------------------
[02/27 18:46:45     28s] (I)       Early Global Route kernel              100.00%  13.19 sec  13.29 sec  0.10 sec  0.04 sec 
[02/27 18:46:45     28s] (I)       +-Import and model                      33.11%  13.19 sec  13.22 sec  0.03 sec  0.01 sec 
[02/27 18:46:45     28s] (I)       | +-Create place DB                      1.95%  13.19 sec  13.19 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Import place data                  1.92%  13.19 sec  13.19 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Read instances and placement     0.63%  13.19 sec  13.19 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Read nets                        1.23%  13.19 sec  13.19 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Create route DB                     25.19%  13.19 sec  13.22 sec  0.03 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Import route data (1T)            25.05%  13.19 sec  13.22 sec  0.03 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Read blockages ( Layer 2-11 )   10.45%  13.20 sec  13.21 sec  0.01 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | | +-Read routing blockages         0.00%  13.20 sec  13.20 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | | +-Read instance blockages        0.12%  13.20 sec  13.20 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | | +-Read PG blockages              1.09%  13.20 sec  13.20 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | | +-Read clock blockages           0.99%  13.20 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | | +-Read other blockages           0.99%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | | +-Read halo blockages            0.01%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | | +-Read boundary cut boxes        0.00%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Read blackboxes                  0.01%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Read prerouted                   0.06%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Read unlegalized nets            0.06%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Read nets                        0.26%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Set up via pillars               0.01%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Initialize 3D grid graph         0.02%  13.21 sec  13.21 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Model blockage capacity          0.72%  13.21 sec  13.22 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | | +-Initialize 3D capacity         0.66%  13.21 sec  13.22 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Read aux data                        0.00%  13.22 sec  13.22 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Others data preparation              0.04%  13.22 sec  13.22 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Create route kernel                  5.64%  13.22 sec  13.22 sec  0.01 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       +-Global Routing                        49.74%  13.22 sec  13.27 sec  0.05 sec  0.01 sec 
[02/27 18:46:45     28s] (I)       | +-Initialization                       0.21%  13.22 sec  13.22 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Net group 1                         11.21%  13.22 sec  13.23 sec  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)       | | +-Generate topology                  0.86%  13.22 sec  13.22 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Phase 1a                           1.87%  13.22 sec  13.23 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Pattern routing (1T)             1.58%  13.22 sec  13.22 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Add via demand to 2D             0.19%  13.23 sec  13.23 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Phase 1b                           0.03%  13.23 sec  13.23 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Phase 1c                           0.01%  13.23 sec  13.23 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Phase 1d                           0.01%  13.23 sec  13.23 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Phase 1e                           0.04%  13.23 sec  13.23 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | | +-Route legalization               0.00%  13.23 sec  13.23 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Phase 1l                           7.98%  13.23 sec  13.23 sec  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)       | | | +-Layer assignment (1T)            7.85%  13.23 sec  13.23 sec  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)       | +-Clean cong LA                        0.00%  13.23 sec  13.23 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       +-Export 3D cong map                     0.30%  13.27 sec  13.27 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Export 2D cong map                   0.03%  13.27 sec  13.27 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       +-Extract Global 3D Wires                0.25%  13.27 sec  13.27 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       +-Track Assignment (1T)                  8.69%  13.27 sec  13.28 sec  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)       | +-Initialization                       0.06%  13.27 sec  13.27 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Track Assignment Kernel              8.39%  13.27 sec  13.28 sec  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)       | +-Free Memory                          0.00%  13.28 sec  13.28 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       +-Export                                 5.63%  13.28 sec  13.29 sec  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)       | +-Export DB wires                      3.27%  13.28 sec  13.29 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Export all nets                    2.51%  13.28 sec  13.29 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | | +-Set wire vias                      0.57%  13.29 sec  13.29 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Report wirelength                    1.03%  13.29 sec  13.29 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Update net boxes                     1.21%  13.29 sec  13.29 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       | +-Update timing                        0.00%  13.29 sec  13.29 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)       +-Postprocess design                     0.12%  13.29 sec  13.29 sec  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)      ===================== Summary by functions =====================
[02/27 18:46:45     28s] (I)       Lv  Step                                 %      Real       CPU 
[02/27 18:46:45     28s] (I)      ----------------------------------------------------------------
[02/27 18:46:45     28s] (I)        0  Early Global Route kernel      100.00%  0.10 sec  0.04 sec 
[02/27 18:46:45     28s] (I)        1  Global Routing                  49.74%  0.05 sec  0.01 sec 
[02/27 18:46:45     28s] (I)        1  Import and model                33.11%  0.03 sec  0.01 sec 
[02/27 18:46:45     28s] (I)        1  Track Assignment (1T)            8.69%  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)        1  Export                           5.63%  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)        1  Export 3D cong map               0.30%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        1  Extract Global 3D Wires          0.25%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        1  Postprocess design               0.12%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Create route DB                 25.19%  0.03 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Net group 1                     11.21%  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)        2  Track Assignment Kernel          8.39%  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)        2  Create route kernel              5.64%  0.01 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Export DB wires                  3.27%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Create place DB                  1.95%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Update net boxes                 1.21%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Report wirelength                1.03%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Initialization                   0.27%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Export 2D cong map               0.03%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Import route data (1T)          25.05%  0.03 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Phase 1l                         7.98%  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)        3  Export all nets                  2.51%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Import place data                1.92%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Phase 1a                         1.87%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Generate topology                0.86%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Set wire vias                    0.57%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Read blockages ( Layer 2-11 )   10.45%  0.01 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Layer assignment (1T)            7.85%  0.01 sec  0.01 sec 
[02/27 18:46:45     28s] (I)        4  Pattern routing (1T)             1.58%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Read nets                        1.49%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Model blockage capacity          0.72%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Read instances and placement     0.63%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Add via demand to 2D             0.19%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Read unlegalized nets            0.06%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Read prerouted                   0.06%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        5  Read PG blockages                1.09%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        5  Read clock blockages             0.99%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        5  Read other blockages             0.99%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        5  Initialize 3D capacity           0.66%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        5  Read instance blockages          0.12%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/27 18:46:45     28s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/27 18:46:45     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:45     28s] UM:*                                                                   Route Remaining Unrouted Nets
[02/27 18:46:45     28s]     Routing using NR in eGR->NR Step done.
[02/27 18:46:45     28s] Net route status summary:
[02/27 18:46:45     28s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:45     28s]   Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:45     28s] 
[02/27 18:46:45     28s] CCOPT: Done with clock implementation routing.
[02/27 18:46:45     28s] 
[02/27 18:46:45     28s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:01.6)
[02/27 18:46:45     28s]   Clock implementation routing done.
[02/27 18:46:45     28s]   Leaving CCOpt scope - extractRC...
[02/27 18:46:45     28s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/27 18:46:45     28s] Extraction called for design 'multiplier32FP' of instances=1290 and nets=1731 using extraction engine 'pre_route' .
[02/27 18:46:45     28s] pre_route RC Extraction called for design multiplier32FP.
[02/27 18:46:45     28s] RC Extraction called in multi-corner(2) mode.
[02/27 18:46:45     28s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:46:45     28s] Type 'man IMPEXT-6166' for more detail.
[02/27 18:46:45     28s] RCMode: PreRoute
[02/27 18:46:45     28s]       RC Corner Indexes            0       1   
[02/27 18:46:45     28s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/27 18:46:45     28s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:45     28s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:45     28s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:45     28s] Shrink Factor                : 1.00000
[02/27 18:46:45     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 18:46:45     28s] Using capacitance table file ...
[02/27 18:46:45     28s] 
[02/27 18:46:45     28s] Trim Metal Layers:
[02/27 18:46:45     28s] LayerId::1 widthSet size::4
[02/27 18:46:45     28s] LayerId::2 widthSet size::4
[02/27 18:46:45     28s] LayerId::3 widthSet size::4
[02/27 18:46:45     28s] LayerId::4 widthSet size::4
[02/27 18:46:45     28s] LayerId::5 widthSet size::4
[02/27 18:46:45     28s] LayerId::6 widthSet size::4
[02/27 18:46:45     28s] LayerId::7 widthSet size::4
[02/27 18:46:45     28s] LayerId::8 widthSet size::4
[02/27 18:46:45     28s] LayerId::9 widthSet size::4
[02/27 18:46:45     28s] LayerId::10 widthSet size::4
[02/27 18:46:45     28s] LayerId::11 widthSet size::3
[02/27 18:46:45     28s] eee: pegSigSF::1.070000
[02/27 18:46:45     28s] Updating RC grid for preRoute extraction ...
[02/27 18:46:45     28s] Initializing multi-corner resistance tables ...
[02/27 18:46:45     28s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:46:45     28s] eee: l::2 avDens::0.240365 usedTrk::513.780876 availTrk::2137.500000 sigTrk::513.780876
[02/27 18:46:45     28s] eee: l::3 avDens::0.258632 usedTrk::581.921462 availTrk::2250.000000 sigTrk::581.921462
[02/27 18:46:45     28s] eee: l::4 avDens::0.069048 usedTrk::135.783744 availTrk::1966.500000 sigTrk::135.783744
[02/27 18:46:45     28s] eee: l::5 avDens::0.043204 usedTrk::81.656169 availTrk::1890.000000 sigTrk::81.656169
[02/27 18:46:45     28s] eee: l::6 avDens::0.000557 usedTrk::0.095322 availTrk::171.000000 sigTrk::0.095322
[02/27 18:46:45     28s] eee: l::7 avDens::0.018519 usedTrk::1.666667 availTrk::90.000000 sigTrk::1.666667
[02/27 18:46:45     28s] eee: l::8 avDens::0.000130 usedTrk::0.011111 availTrk::85.500000 sigTrk::0.011111
[02/27 18:46:45     28s] eee: l::9 avDens::0.000130 usedTrk::0.046784 availTrk::360.000000 sigTrk::0.046784
[02/27 18:46:45     28s] eee: l::10 avDens::0.149682 usedTrk::127.978041 availTrk::855.000000 sigTrk::127.978041
[02/27 18:46:45     28s] eee: l::11 avDens::0.050293 usedTrk::23.536959 availTrk::468.000000 sigTrk::23.536959
[02/27 18:46:45     28s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:45     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225201 uaWl=1.000000 uaWlH=0.171205 aWlH=0.000000 lMod=0 pMax=0.812700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:45     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2010.211M)
[02/27 18:46:45     28s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/27 18:46:45     28s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/27 18:46:45     28s] End AAE Lib Interpolated Model. (MEM=2010.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:45     28s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]   Clock DAG stats after routing clock trees:
[02/27 18:46:45     28s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:45     28s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:45     28s]     misc counts      : r=1, pp=0
[02/27 18:46:45     28s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:45     28s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:45     28s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:45     28s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:45     28s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]   Clock DAG net violations after routing clock trees: none
[02/27 18:46:45     28s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/27 18:46:45     28s]     Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:45     28s]   Clock DAG hash after routing clock trees: 3209516491070253554 8688512394752260675
[02/27 18:46:45     28s]   CTS services accumulated run-time stats after routing clock trees:
[02/27 18:46:45     28s]     delay calculator: calls=9617, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:45     28s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:45     28s]     steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:45     28s]   Primary reporting skew groups after routing clock trees:
[02/27 18:46:45     28s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:45     28s]         min path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]         max path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]   Skew group summary after routing clock trees:
[02/27 18:46:45     28s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:45     28s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.5 real=0:00:01.6)
[02/27 18:46:45     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:45     28s] UM:*                                                                   CCOpt::Phase::Routing
[02/27 18:46:45     28s]   CCOpt::Phase::PostConditioning...
[02/27 18:46:45     28s]   Leaving CCOpt scope - Initializing placement interface...
[02/27 18:46:45     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:2057.9M, EPOCH TIME: 1740692805.863801
[02/27 18:46:45     28s] Processing tracks to init pin-track alignment.
[02/27 18:46:45     28s] z: 2, totalTracks: 1
[02/27 18:46:45     28s] z: 4, totalTracks: 1
[02/27 18:46:45     28s] z: 6, totalTracks: 1
[02/27 18:46:45     28s] z: 8, totalTracks: 1
[02/27 18:46:45     28s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:45     28s] All LLGs are deleted
[02/27 18:46:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:45     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2057.9M, EPOCH TIME: 1740692805.865905
[02/27 18:46:45     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2057.9M, EPOCH TIME: 1740692805.866063
[02/27 18:46:45     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2057.9M, EPOCH TIME: 1740692805.866210
[02/27 18:46:45     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:45     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:45     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2057.9M, EPOCH TIME: 1740692805.866898
[02/27 18:46:45     28s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:45     28s] Core basic site is CoreSite
[02/27 18:46:45     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2057.9M, EPOCH TIME: 1740692805.878923
[02/27 18:46:45     28s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:45     28s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:45     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2057.9M, EPOCH TIME: 1740692805.879103
[02/27 18:46:45     28s] Fast DP-INIT is on for default
[02/27 18:46:45     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 18:46:45     28s] Atter site array init, number of instance map data is 0.
[02/27 18:46:45     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2057.9M, EPOCH TIME: 1740692805.879824
[02/27 18:46:45     28s] 
[02/27 18:46:45     28s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:45     28s] OPERPROF:     Starting CMU at level 3, MEM:2057.9M, EPOCH TIME: 1740692805.880058
[02/27 18:46:45     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2057.9M, EPOCH TIME: 1740692805.880288
[02/27 18:46:45     28s] 
[02/27 18:46:45     28s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:45     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2057.9M, EPOCH TIME: 1740692805.880380
[02/27 18:46:45     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2057.9M, EPOCH TIME: 1740692805.880392
[02/27 18:46:45     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2057.9M, EPOCH TIME: 1740692805.880405
[02/27 18:46:45     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2057.9MB).
[02/27 18:46:45     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2057.9M, EPOCH TIME: 1740692805.880491
[02/27 18:46:45     28s]   Removing CTS place status from clock tree and sinks.
[02/27 18:46:45     28s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/27 18:46:45     28s]   Legalizer reserving space for clock trees
[02/27 18:46:45     28s]   PostConditioning...
[02/27 18:46:45     28s]     PostConditioning active optimizations:
[02/27 18:46:45     28s]      - DRV fixing with initial upsizing, sizing and buffering
[02/27 18:46:45     28s]      - Skew fixing with sizing
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     Currently running CTS, using active skew data
[02/27 18:46:45     28s]     Reset bufferability constraints...
[02/27 18:46:45     28s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/27 18:46:45     28s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]     PostConditioning Upsizing To Fix DRVs...
[02/27 18:46:45     28s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 3209516491070253554 8688512394752260675
[02/27 18:46:45     28s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/27 18:46:45     28s]         delay calculator: calls=9617, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:45     28s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:45     28s]         steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:45     28s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:45     28s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Statistics: Fix DRVs (initial upsizing):
[02/27 18:46:45     28s]       ========================================
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Cell changes by Net Type:
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       top                0            0           0            0                    0                0
[02/27 18:46:45     28s]       trunk              0            0           0            0                    0                0
[02/27 18:46:45     28s]       leaf               0            0           0            0                    0                0
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       Total              0            0           0            0                    0                0
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/27 18:46:45     28s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/27 18:46:45     28s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:45     28s]         sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:45     28s]         misc counts      : r=1, pp=0
[02/27 18:46:45     28s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:45     28s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:45     28s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:45     28s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:45     28s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[02/27 18:46:45     28s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/27 18:46:45     28s]         Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:45     28s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 3209516491070253554 8688512394752260675
[02/27 18:46:45     28s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/27 18:46:45     28s]         delay calculator: calls=9617, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:45     28s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:45     28s]         steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:45     28s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/27 18:46:45     28s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:45     28s]             min path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]             max path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/27 18:46:45     28s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:45     28s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:45     28s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:45     28s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[02/27 18:46:45     28s]     Recomputing CTS skew targets...
[02/27 18:46:45     28s]     Resolving skew group constraints...
[02/27 18:46:45     28s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/27 18:46:45     28s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.053ns to 0.000ns.
[02/27 18:46:45     28s] Type 'man IMPCCOPT-1059' for more detail.
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Slackened skew group targets:
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       -------------------------------------------------------------------------
[02/27 18:46:45     28s]       Skew group                   Desired    Slackened    Desired    Slackened
[02/27 18:46:45     28s]                                    Target     Target       Target     Target
[02/27 18:46:45     28s]                                    Max ID     Max ID       Skew       Skew
[02/27 18:46:45     28s]       -------------------------------------------------------------------------
[02/27 18:46:45     28s]       clk/normal_genus_slow_max       -           -         0.053       0.000
[02/27 18:46:45     28s]       -------------------------------------------------------------------------
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]     Resolving skew group constraints done.
[02/27 18:46:45     28s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]     PostConditioning Fixing DRVs...
[02/27 18:46:45     28s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 3209516491070253554 8688512394752260675
[02/27 18:46:45     28s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/27 18:46:45     28s]         delay calculator: calls=9617, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:45     28s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:45     28s]         steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:45     28s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:45     28s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Statistics: Fix DRVs (cell sizing):
[02/27 18:46:45     28s]       ===================================
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Cell changes by Net Type:
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       top                0            0           0            0                    0                0
[02/27 18:46:45     28s]       trunk              0            0           0            0                    0                0
[02/27 18:46:45     28s]       leaf               0            0           0            0                    0                0
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       Total              0            0           0            0                    0                0
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/27 18:46:45     28s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/27 18:46:45     28s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:45     28s]         sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:45     28s]         misc counts      : r=1, pp=0
[02/27 18:46:45     28s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:45     28s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:45     28s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:45     28s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:45     28s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[02/27 18:46:45     28s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/27 18:46:45     28s]         Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:45     28s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 3209516491070253554 8688512394752260675
[02/27 18:46:45     28s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/27 18:46:45     28s]         delay calculator: calls=9617, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:45     28s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:45     28s]         steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:45     28s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/27 18:46:45     28s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:45     28s]             min path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]             max path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/27 18:46:45     28s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[02/27 18:46:45     28s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:45     28s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:45     28s] UM:*                                                                   PostConditioning Fixing DRVs
[02/27 18:46:45     28s]     Buffering to fix DRVs...
[02/27 18:46:45     28s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/27 18:46:45     28s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/27 18:46:45     28s]     Inserted 0 buffers and inverters.
[02/27 18:46:45     28s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/27 18:46:45     28s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/27 18:46:45     28s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/27 18:46:45     28s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:45     28s]       sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:45     28s]       misc counts      : r=1, pp=0
[02/27 18:46:45     28s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:45     28s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:45     28s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:45     28s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:45     28s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/27 18:46:45     28s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/27 18:46:45     28s]       Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:45     28s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 3209516491070253554 8688512394752260675
[02/27 18:46:45     28s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/27 18:46:45     28s]       delay calculator: calls=9617, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:45     28s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:45     28s]       steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:45     28s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/27 18:46:45     28s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:45     28s]           min path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]           max path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/27 18:46:45     28s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:45     28s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:45     28s] UM:*                                                                   Buffering to fix DRVs
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     Slew Diagnostics: After DRV fixing
[02/27 18:46:45     28s]     ==================================
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     Global Causes:
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     -----
[02/27 18:46:45     28s]     Cause
[02/27 18:46:45     28s]     -----
[02/27 18:46:45     28s]       (empty table)
[02/27 18:46:45     28s]     -----
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     Top 5 overslews:
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     ---------------------------------
[02/27 18:46:45     28s]     Overslew    Causes    Driving Pin
[02/27 18:46:45     28s]     ---------------------------------
[02/27 18:46:45     28s]       (empty table)
[02/27 18:46:45     28s]     ---------------------------------
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     -------------------
[02/27 18:46:45     28s]     Cause    Occurences
[02/27 18:46:45     28s]     -------------------
[02/27 18:46:45     28s]       (empty table)
[02/27 18:46:45     28s]     -------------------
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     -------------------
[02/27 18:46:45     28s]     Cause    Occurences
[02/27 18:46:45     28s]     -------------------
[02/27 18:46:45     28s]       (empty table)
[02/27 18:46:45     28s]     -------------------
[02/27 18:46:45     28s]     
[02/27 18:46:45     28s]     PostConditioning Fixing Skew by cell sizing...
[02/27 18:46:45     28s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 3209516491070253554 8688512394752260675
[02/27 18:46:45     28s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/27 18:46:45     28s]         delay calculator: calls=9617, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:45     28s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:45     28s]         steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:45     28s]       Path optimization required 0 stage delay updates 
[02/27 18:46:45     28s]       Fixing short paths with downsize only
[02/27 18:46:45     28s]       Resized 0 clock insts to decrease delay.
[02/27 18:46:45     28s]       Path optimization required 0 stage delay updates 
[02/27 18:46:45     28s]       Resized 0 clock insts to increase delay.
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Statistics: Fix Skew (cell sizing):
[02/27 18:46:45     28s]       ===================================
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Cell changes by Net Type:
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       top                0            0           0            0                    0                0
[02/27 18:46:45     28s]       trunk              0            0           0            0                    0                0
[02/27 18:46:45     28s]       leaf               0            0           0            0                    0                0
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       Total              0            0           0            0                    0                0
[02/27 18:46:45     28s]       -------------------------------------------------------------------------------------------------
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/27 18:46:45     28s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/27 18:46:45     28s]       
[02/27 18:46:45     28s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/27 18:46:45     28s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:45     28s]         sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:45     28s]         misc counts      : r=1, pp=0
[02/27 18:46:45     28s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:45     28s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:45     28s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:45     28s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:45     28s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:45     28s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[02/27 18:46:45     28s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/27 18:46:45     28s]         Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:45     28s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 3209516491070253554 8688512394752260675
[02/27 18:46:45     28s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/27 18:46:45     28s]         delay calculator: calls=9617, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:45     28s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:45     28s]         steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:45     28s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/27 18:46:45     28s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:45     28s]             min path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]             max path sink: current_state_reg[1]/CK
[02/27 18:46:45     28s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/27 18:46:45     28s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:45     28s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/27 18:46:45     28s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:45     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:45     28s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[02/27 18:46:46     28s]     Reconnecting optimized routes...
[02/27 18:46:46     28s]     Reset timing graph...
[02/27 18:46:46     28s] Ignoring AAE DB Resetting ...
[02/27 18:46:46     28s]     Reset timing graph done.
[02/27 18:46:46     28s]     Set dirty flag on 0 instances, 0 nets
[02/27 18:46:46     28s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:46     28s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[02/27 18:46:46     28s]   PostConditioning done.
[02/27 18:46:46     28s] Net route status summary:
[02/27 18:46:46     28s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:46     28s]   Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
[02/27 18:46:46     28s]   Update timing and DAG stats after post-conditioning...
[02/27 18:46:46     28s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:46     28s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/27 18:46:46     28s] End AAE Lib Interpolated Model. (MEM=2048.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:46     28s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:46     28s]   Clock DAG stats after post-conditioning:
[02/27 18:46:46     28s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:46     28s]     sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:46     28s]     misc counts      : r=1, pp=0
[02/27 18:46:46     28s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:46     28s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:46     28s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:46     28s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:46     28s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:46     28s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:46     28s]   Clock DAG net violations after post-conditioning: none
[02/27 18:46:46     28s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/27 18:46:46     28s]     Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:46     28s]   Clock DAG hash after post-conditioning: 3209516491070253554 8688512394752260675
[02/27 18:46:46     28s]   CTS services accumulated run-time stats after post-conditioning:
[02/27 18:46:46     28s]     delay calculator: calls=9618, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:46     28s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:46     28s]     steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:46     28s]   Primary reporting skew groups after post-conditioning:
[02/27 18:46:46     28s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:46     28s]         min path sink: current_state_reg[1]/CK
[02/27 18:46:46     28s]         max path sink: current_state_reg[1]/CK
[02/27 18:46:46     28s]   Skew group summary after post-conditioning:
[02/27 18:46:46     28s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:46     28s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/27 18:46:46     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:46     28s] UM:*                                                                   CCOpt::Phase::PostConditioning
[02/27 18:46:46     28s]   Setting CTS place status to fixed for clock tree and sinks.
[02/27 18:46:46     28s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/27 18:46:46     28s]   Post-balance tidy up or trial balance steps...
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG stats at end of CTS:
[02/27 18:46:46     28s]   ==============================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   -------------------------------------------------------
[02/27 18:46:46     28s]   Cell type                 Count    Area     Capacitance
[02/27 18:46:46     28s]   -------------------------------------------------------
[02/27 18:46:46     28s]   Buffers                     0      0.000       0.000
[02/27 18:46:46     28s]   Inverters                   0      0.000       0.000
[02/27 18:46:46     28s]   Integrated Clock Gates      0      0.000       0.000
[02/27 18:46:46     28s]   Discrete Clock Gates        0      0.000       0.000
[02/27 18:46:46     28s]   Clock Logic                 0      0.000       0.000
[02/27 18:46:46     28s]   All                         0      0.000       0.000
[02/27 18:46:46     28s]   -------------------------------------------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG sink counts at end of CTS:
[02/27 18:46:46     28s]   ====================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   -------------------------
[02/27 18:46:46     28s]   Sink type           Count
[02/27 18:46:46     28s]   -------------------------
[02/27 18:46:46     28s]   Regular              40
[02/27 18:46:46     28s]   Enable Latch          0
[02/27 18:46:46     28s]   Load Capacitance      0
[02/27 18:46:46     28s]   Antenna Diode         0
[02/27 18:46:46     28s]   Node Sink             0
[02/27 18:46:46     28s]   Total                40
[02/27 18:46:46     28s]   -------------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG wire lengths at end of CTS:
[02/27 18:46:46     28s]   =====================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   --------------------
[02/27 18:46:46     28s]   Type     Wire Length
[02/27 18:46:46     28s]   --------------------
[02/27 18:46:46     28s]   Top         0.000
[02/27 18:46:46     28s]   Trunk       0.000
[02/27 18:46:46     28s]   Leaf        0.000
[02/27 18:46:46     28s]   Total       0.000
[02/27 18:46:46     28s]   --------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG hp wire lengths at end of CTS:
[02/27 18:46:46     28s]   ========================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   -----------------------
[02/27 18:46:46     28s]   Type     hp Wire Length
[02/27 18:46:46     28s]   -----------------------
[02/27 18:46:46     28s]   Top          0.000
[02/27 18:46:46     28s]   Trunk        0.000
[02/27 18:46:46     28s]   Leaf         0.000
[02/27 18:46:46     28s]   Total        0.000
[02/27 18:46:46     28s]   -----------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG capacitances at end of CTS:
[02/27 18:46:46     28s]   =====================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   --------------------------------
[02/27 18:46:46     28s]   Type     Gate     Wire     Total
[02/27 18:46:46     28s]   --------------------------------
[02/27 18:46:46     28s]   Top      0.000    0.000    0.000
[02/27 18:46:46     28s]   Trunk    0.000    0.000    0.000
[02/27 18:46:46     28s]   Leaf     0.000    0.000    0.000
[02/27 18:46:46     28s]   Total    0.000    0.000    0.000
[02/27 18:46:46     28s]   --------------------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG sink capacitances at end of CTS:
[02/27 18:46:46     28s]   ==========================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   -----------------------------------------------
[02/27 18:46:46     28s]   Total    Average    Std. Dev.    Min      Max
[02/27 18:46:46     28s]   -----------------------------------------------
[02/27 18:46:46     28s]   0.000     0.000       0.000      0.000    0.000
[02/27 18:46:46     28s]   -----------------------------------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG net violations at end of CTS:
[02/27 18:46:46     28s]   =======================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   None
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/27 18:46:46     28s]   ====================================================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/27 18:46:46     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   Leaf        0.093       1       0.000       0.000      0.000    0.000    {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}         -
[02/27 18:46:46     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Clock DAG hash at end of CTS: 3209516491070253554 8688512394752260675
[02/27 18:46:46     28s]   CTS services accumulated run-time stats at end of CTS:
[02/27 18:46:46     28s]     delay calculator: calls=9618, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:46     28s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:46     28s]     steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Primary reporting skew groups summary at end of CTS:
[02/27 18:46:46     28s]   ====================================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/27 18:46:46     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[02/27 18:46:46     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Skew group summary at end of CTS:
[02/27 18:46:46     28s]   =================================
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/27 18:46:46     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[02/27 18:46:46     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Found a total of 0 clock tree pins with a slew violation.
[02/27 18:46:46     28s]   
[02/27 18:46:46     28s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:46     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:46     29s] UM:*                                                                   Post-balance tidy up or trial balance steps
[02/27 18:46:46     29s] Synthesizing clock trees done.
[02/27 18:46:46     29s] Tidy Up And Update Timing...
[02/27 18:46:46     29s] External - Set all clocks to propagated mode...
[02/27 18:46:46     29s] Innovus updating I/O latencies
[02/27 18:46:46     29s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:46     29s] #################################################################################
[02/27 18:46:46     29s] # Design Stage: PreRoute
[02/27 18:46:46     29s] # Design Name: multiplier32FP
[02/27 18:46:46     29s] # Design Mode: 45nm
[02/27 18:46:46     29s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:46     29s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:46     29s] # Signoff Settings: SI Off 
[02/27 18:46:46     29s] #################################################################################
[02/27 18:46:46     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 2083.9M, InitMEM = 2083.9M)
[02/27 18:46:46     29s] Start delay calculation (fullDC) (1 T). (MEM=2083.85)
[02/27 18:46:46     29s] End AAE Lib Interpolated Model. (MEM=2083.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:46     29s] Total number of fetched objects 1704
[02/27 18:46:46     29s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:46     29s] Total number of fetched objects 1704
[02/27 18:46:46     29s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:46     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:46     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:46     29s] End delay calculation. (MEM=2097.82 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:46:46     29s] End delay calculation (fullDC). (MEM=2097.82 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:46     29s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2097.8M) ***
[02/27 18:46:46     29s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.105, Propagated Latency: 0
[02/27 18:46:46     29s] 	 Executing: set_clock_latency -source -early -min -rise 0.105 [get_pins clk]
[02/27 18:46:46     29s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.105, Propagated Latency: 0
[02/27 18:46:46     29s] 	 Executing: set_clock_latency -source -late -min -rise 0.105 [get_pins clk]
[02/27 18:46:46     29s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.105, Propagated Latency: 0
[02/27 18:46:46     29s] 	 Executing: set_clock_latency -source -early -min -fall 0.105 [get_pins clk]
[02/27 18:46:46     29s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.105, Propagated Latency: 0
[02/27 18:46:46     29s] 	 Executing: set_clock_latency -source -late -min -fall 0.105 [get_pins clk]
[02/27 18:46:46     29s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.105, Propagated Latency: 0
[02/27 18:46:46     29s] 	 Executing: set_clock_latency -source -early -max -rise 0.105 [get_pins clk]
[02/27 18:46:46     29s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.105, Propagated Latency: 0
[02/27 18:46:46     29s] 	 Executing: set_clock_latency -source -late -max -rise 0.105 [get_pins clk]
[02/27 18:46:46     29s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.105, Propagated Latency: 0
[02/27 18:46:46     29s] 	 Executing: set_clock_latency -source -early -max -fall 0.105 [get_pins clk]
[02/27 18:46:46     29s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.105, Propagated Latency: 0
[02/27 18:46:46     29s] 	 Executing: set_clock_latency -source -late -max -fall 0.105 [get_pins clk]
[02/27 18:46:46     29s] Setting all clocks to propagated mode.
[02/27 18:46:46     29s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/27 18:46:46     29s] Clock DAG stats after update timingGraph:
[02/27 18:46:46     29s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/27 18:46:46     29s]   sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
[02/27 18:46:46     29s]   misc counts      : r=1, pp=0
[02/27 18:46:46     29s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/27 18:46:46     29s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/27 18:46:46     29s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/27 18:46:46     29s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/27 18:46:46     29s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:46     29s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/27 18:46:46     29s] Clock DAG net violations after update timingGraph: none
[02/27 18:46:46     29s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/27 18:46:46     29s]   Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
[02/27 18:46:46     29s] Clock DAG hash after update timingGraph: 3209516491070253554 8688512394752260675
[02/27 18:46:46     29s] CTS services accumulated run-time stats after update timingGraph:
[02/27 18:46:46     29s]   delay calculator: calls=9618, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:46     29s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:46     29s]   steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:46     29s] Primary reporting skew groups after update timingGraph:
[02/27 18:46:46     29s]   skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:46     29s]       min path sink: current_state_reg[1]/CK
[02/27 18:46:46     29s]       max path sink: current_state_reg[1]/CK
[02/27 18:46:46     29s] Skew group summary after update timingGraph:
[02/27 18:46:46     29s]   skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/27 18:46:46     29s] Logging CTS constraint violations...
[02/27 18:46:46     29s]   No violations found.
[02/27 18:46:46     29s] Logging CTS constraint violations done.
[02/27 18:46:46     29s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/27 18:46:46     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:46     29s] UM:*                                                                   Tidy Up And Update Timing
[02/27 18:46:46     29s] Runtime done. (took cpu=0:00:09.8 real=0:00:10.2)
[02/27 18:46:46     29s] Runtime Report Coverage % = 50.9
[02/27 18:46:46     29s] Runtime Summary
[02/27 18:46:46     29s] ===============
[02/27 18:46:46     29s] Clock Runtime:  (52%) Core CTS           2.70 (Init 0.68, Construction 0.52, Implementation 0.92, eGRPC 0.21, PostConditioning 0.16, Other 0.21)
[02/27 18:46:46     29s] Clock Runtime:  (34%) CTS services       1.77 (RefinePlace 0.13, EarlyGlobalClock 0.29, NanoRoute 1.30, ExtractRC 0.04, TimingAnalysis 0.00)
[02/27 18:46:46     29s] Clock Runtime:  (13%) Other CTS          0.71 (Init 0.13, CongRepair/EGR-DP 0.22, TimingUpdate 0.35, Other 0.00)
[02/27 18:46:46     29s] Clock Runtime: (100%) Total              5.17
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] Runtime Summary:
[02/27 18:46:46     29s] ================
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] -------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     29s] wall   % time  children  called  name
[02/27 18:46:46     29s] -------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     29s] 10.15  100.00   10.15      0       
[02/27 18:46:46     29s] 10.15  100.00    5.17      1     Runtime
[02/27 18:46:46     29s]  0.04    0.38    0.01      1     CCOpt::Phase::Initialization
[02/27 18:46:46     29s]  0.01    0.13    0.01      1       Check Prerequisites
[02/27 18:46:46     29s]  0.01    0.12    0.00      1         Leaving CCOpt scope - CheckPlace
[02/27 18:46:46     29s]  0.72    7.08    0.67      1     CCOpt::Phase::PreparingToBalance
[02/27 18:46:46     29s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/27 18:46:46     29s]  0.12    1.18    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/27 18:46:46     29s]  0.04    0.39    0.04      1       Legalization setup
[02/27 18:46:46     29s]  0.03    0.32    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/27 18:46:46     29s]  0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/27 18:46:46     29s]  0.51    5.00    0.00      1       Validating CTS configuration
[02/27 18:46:46     29s]  0.00    0.00    0.00      1         Checking module port directions
[02/27 18:46:46     29s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/27 18:46:46     29s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/27 18:46:46     29s]  0.06    0.57    0.02      1     Preparing To Balance
[02/27 18:46:46     29s]  0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/27 18:46:46     29s]  0.02    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/27 18:46:46     29s]  0.90    8.87    0.82      1     CCOpt::Phase::Construction
[02/27 18:46:46     29s]  0.62    6.14    0.57      1       Stage::Clustering
[02/27 18:46:46     29s]  0.23    2.27    0.15      1         Clustering
[02/27 18:46:46     29s]  0.03    0.28    0.00      1           Initialize for clustering
[02/27 18:46:46     29s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[02/27 18:46:46     29s]  0.03    0.28    0.00      1           Bottom-up phase
[02/27 18:46:46     29s]  0.09    0.90    0.08      1           Legalizing clock trees
[02/27 18:46:46     29s]  0.06    0.56    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/27 18:46:46     29s]  0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/27 18:46:46     29s]  0.02    0.15    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/27 18:46:46     29s]  0.00    0.02    0.00      1             Clock tree timing engine global stage delay update for slow_max:setup.late
[02/27 18:46:46     29s]  0.34    3.35    0.32      1         CongRepair After Initial Clustering
[02/27 18:46:46     29s]  0.31    3.04    0.23      1           Leaving CCOpt scope - Early Global Route
[02/27 18:46:46     29s]  0.11    1.10    0.00      1             Early Global Route - eGR only step
[02/27 18:46:46     29s]  0.12    1.16    0.00      1             Congestion Repair
[02/27 18:46:46     29s]  0.01    0.13    0.00      1           Leaving CCOpt scope - extractRC
[02/27 18:46:46     29s]  0.00    0.02    0.00      1           Clock tree timing engine global stage delay update for slow_max:setup.late
[02/27 18:46:46     29s]  0.05    0.54    0.00      1       Stage::DRV Fixing
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/27 18:46:46     29s]  0.14    1.38    0.01      1       Stage::Insertion Delay Reduction
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Removing unnecessary root buffering
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Removing unconstrained drivers
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Reducing insertion delay 1
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Removing longest path buffering
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Reducing insertion delay 2
[02/27 18:46:46     29s]  0.95    9.38    0.84      1     CCOpt::Phase::Implementation
[02/27 18:46:46     29s]  0.11    1.10    0.03      1       Stage::Reducing Power
[02/27 18:46:46     29s]  0.00    0.02    0.00      1         Improving clock tree routing
[02/27 18:46:46     29s]  0.03    0.29    0.00      1         Reducing clock tree power 1
[02/27 18:46:46     29s]  0.00    0.00    0.00      1           Legalizing clock trees
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Reducing clock tree power 2
[02/27 18:46:46     29s]  0.34    3.36    0.20      1       Stage::Balancing
[02/27 18:46:46     29s]  0.14    1.40    0.01      1         Approximately balancing fragments step
[02/27 18:46:46     29s]  0.00    0.04    0.00      1           Resolve constraints - Approximately balancing fragments
[02/27 18:46:46     29s]  0.00    0.01    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/27 18:46:46     29s]  0.00    0.01    0.00      1           Moving gates to improve sub-tree skew
[02/27 18:46:46     29s]  0.00    0.01    0.00      1           Approximately balancing fragments bottom up
[02/27 18:46:46     29s]  0.00    0.01    0.00      1           Approximately balancing fragments, wire and cell delays
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Improving fragments clock skew
[02/27 18:46:46     29s]  0.06    0.56    0.00      1         Approximately balancing step
[02/27 18:46:46     29s]  0.00    0.02    0.00      1           Resolve constraints - Approximately balancing
[02/27 18:46:46     29s]  0.00    0.01    0.00      1           Approximately balancing, wire and cell delays
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Fixing clock tree overload
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Approximately balancing paths
[02/27 18:46:46     29s]  0.35    3.45    0.19      1       Stage::Polishing
[02/27 18:46:46     29s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Merging balancing drivers for power
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Improving clock skew
[02/27 18:46:46     29s]  0.06    0.56    0.06      1         Moving gates to reduce wire capacitance
[02/27 18:46:46     29s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[02/27 18:46:46     29s]  0.03    0.27    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/27 18:46:46     29s]  0.00    0.00    0.00      1             Legalizing clock trees
[02/27 18:46:46     29s]  0.03    0.27    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/27 18:46:46     29s]  0.00    0.00    0.00      1             Legalizing clock trees
[02/27 18:46:46     29s]  0.03    0.28    0.00      1         Reducing clock tree power 3
[02/27 18:46:46     29s]  0.00    0.00    0.00      1           Artificially removing short and long paths
[02/27 18:46:46     29s]  0.00    0.00    0.00      1           Legalizing clock trees
[02/27 18:46:46     29s]  0.00    0.01    0.00      1         Improving insertion delay
[02/27 18:46:46     29s]  0.10    0.99    0.05      1         Wire Opt OverFix
[02/27 18:46:46     29s]  0.00    0.02    0.00      1           Wire Reduction extra effort
[02/27 18:46:46     29s]  0.00    0.00    0.00      1             Artificially removing short and long paths
[02/27 18:46:46     29s]  0.00    0.00    0.00      1             Global shorten wires A0
[02/27 18:46:46     29s]  0.00    0.00    0.00      2             Move For Wirelength - core
[02/27 18:46:46     29s]  0.00    0.00    0.00      1             Global shorten wires A1
[02/27 18:46:46     29s]  0.00    0.00    0.00      1             Global shorten wires B
[02/27 18:46:46     29s]  0.00    0.00    0.00      1             Move For Wirelength - branch
[02/27 18:46:46     29s]  0.04    0.42    0.02      1           Optimizing orientation
[02/27 18:46:46     29s]  0.02    0.15    0.00      1             FlipOpt
[02/27 18:46:46     29s]  0.04    0.41    0.04      1       Stage::Updating netlist
[02/27 18:46:46     29s]  0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/27 18:46:46     29s]  0.04    0.36    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/27 18:46:46     29s]  0.37    3.60    0.25      1     CCOpt::Phase::eGRPC
[02/27 18:46:46     29s]  0.13    1.27    0.10      1       Leaving CCOpt scope - Routing Tools
[02/27 18:46:46     29s]  0.10    0.98    0.00      1         Early Global Route - eGR only step
[02/27 18:46:46     29s]  0.01    0.13    0.00      1       Leaving CCOpt scope - extractRC
[02/27 18:46:46     29s]  0.02    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/27 18:46:46     29s]  0.00    0.02    0.00      1       Reset bufferability constraints
[02/27 18:46:46     29s]  0.00    0.02    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/27 18:46:46     29s]  0.03    0.29    0.00      1       eGRPC Moving buffers
[02/27 18:46:46     29s]  0.00    0.00    0.00      1         Violation analysis
[02/27 18:46:46     29s]  0.00    0.02    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/27 18:46:46     29s]  0.00    0.00    0.00      1         Artificially removing long paths
[02/27 18:46:46     29s]  0.00    0.01    0.00      1       eGRPC Fixing DRVs
[02/27 18:46:46     29s]  0.02    0.15    0.00      1       Reconnecting optimized routes
[02/27 18:46:46     29s]  0.00    0.00    0.00      1       Violation analysis
[02/27 18:46:46     29s]  0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/27 18:46:46     29s]  0.04    0.39    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/27 18:46:46     29s]  1.63   16.02    1.62      1     CCOpt::Phase::Routing
[02/27 18:46:46     29s]  1.61   15.83    1.50      1       Leaving CCOpt scope - Routing Tools
[02/27 18:46:46     29s]  0.09    0.92    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/27 18:46:46     29s]  1.30   12.82    0.00      1         NanoRoute
[02/27 18:46:46     29s]  0.11    1.05    0.00      1         Route Remaining Unrouted Nets
[02/27 18:46:46     29s]  0.01    0.13    0.00      1       Leaving CCOpt scope - extractRC
[02/27 18:46:46     29s]  0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for slow_max:setup.late
[02/27 18:46:46     29s]  0.16    1.57    0.04      1     CCOpt::Phase::PostConditioning
[02/27 18:46:46     29s]  0.02    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/27 18:46:46     29s]  0.00    0.00    0.00      1       Reset bufferability constraints
[02/27 18:46:46     29s]  0.00    0.02    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/27 18:46:46     29s]  0.00    0.02    0.00      1       Recomputing CTS skew targets
[02/27 18:46:46     29s]  0.00    0.01    0.00      1       PostConditioning Fixing DRVs
[02/27 18:46:46     29s]  0.00    0.01    0.00      1       Buffering to fix DRVs
[02/27 18:46:46     29s]  0.00    0.01    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/27 18:46:46     29s]  0.02    0.16    0.00      1       Reconnecting optimized routes
[02/27 18:46:46     29s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/27 18:46:46     29s]  0.00    0.03    0.00      1       Clock tree timing engine global stage delay update for slow_max:setup.late
[02/27 18:46:46     29s]  0.00    0.01    0.00      1     Post-balance tidy up or trial balance steps
[02/27 18:46:46     29s]  0.35    3.45    0.35      1     Tidy Up And Update Timing
[02/27 18:46:46     29s]  0.35    3.44    0.00      1       External - Set all clocks to propagated mode
[02/27 18:46:46     29s] -------------------------------------------------------------------------------------------------------------------
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:46:46     29s] Leaving CCOpt scope - Cleaning up placement interface...
[02/27 18:46:46     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2078.7M, EPOCH TIME: 1740692806.460294
[02/27 18:46:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[02/27 18:46:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:1982.7M, EPOCH TIME: 1740692806.463810
[02/27 18:46:46     29s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:46     29s] *** CTS #1 [finish] (ccopt_design #1) : [02/27 18:46:46     29s] 
[02/27 18:46:46     29s] =============================================================================================
cpu/real = 0:00:05.0/0:00:05.4 (0.9), totSession cpu/real = 0:00:29.4/0:00:33.4 (0.9), mem = 1982.7M
[02/27 18:46:46     29s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[02/27 18:46:46     29s] =============================================================================================
[02/27 18:46:46     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:46     29s] ---------------------------------------------------------------------------------------------
[02/27 18:46:46     29s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:46     29s] [ IncrReplace            ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.5
[02/27 18:46:46     29s] [ EarlyGlobalRoute       ]      5   0:00:00.5  (   9.1 % )     0:00:00.5 /  0:00:00.1    0.3
[02/27 18:46:46     29s] [ DetailRoute            ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/27 18:46:46     29s] [ ExtractRC              ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.6
[02/27 18:46:46     29s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/27 18:46:46     29s] [ MISC                   ]          0:00:04.6  (  85.1 % )     0:00:04.6 /  0:00:04.6    1.0
[02/27 18:46:46     29s] ---------------------------------------------------------------------------------------------
[02/27 18:46:46     29s]  CTS #1 TOTAL                       0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.0    0.9
[02/27 18:46:46     29s] ---------------------------------------------------------------------------------------------
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] Synthesizing clock trees with CCOpt done.
[02/27 18:46:46     29s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:46     29s] UM:*                                                                   cts
[02/27 18:46:46     29s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1698.8M, totSessionCpu=0:00:29 **
[02/27 18:46:46     29s] GigaOpt running with 1 threads.
[02/27 18:46:46     29s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.4/0:00:33.4 (0.9), mem = 1982.7M
[02/27 18:46:46     29s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/27 18:46:46     29s] Need call spDPlaceInit before registerPrioInstLoc.
[02/27 18:46:46     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1990.4M, EPOCH TIME: 1740692806.539497
[02/27 18:46:46     29s] Processing tracks to init pin-track alignment.
[02/27 18:46:46     29s] z: 2, totalTracks: 1
[02/27 18:46:46     29s] z: 4, totalTracks: 1
[02/27 18:46:46     29s] z: 6, totalTracks: 1
[02/27 18:46:46     29s] z: 8, totalTracks: 1
[02/27 18:46:46     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:46     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1990.4M, EPOCH TIME: 1740692806.541852
[02/27 18:46:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:46     29s] OPERPROF:     Starting CMU at level 3, MEM:1990.4M, EPOCH TIME: 1740692806.555569
[02/27 18:46:46     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1990.4M, EPOCH TIME: 1740692806.555975
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] Bad Lib Cell Checking (CMU) is done! (0)
[02/27 18:46:46     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1990.4M, EPOCH TIME: 1740692806.556092
[02/27 18:46:46     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1990.4M, EPOCH TIME: 1740692806.556109
[02/27 18:46:46     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1990.4M, EPOCH TIME: 1740692806.556128
[02/27 18:46:46     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1990.4MB).
[02/27 18:46:46     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:1990.4M, EPOCH TIME: 1740692806.556227
[02/27 18:46:46     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1990.4M, EPOCH TIME: 1740692806.556278
[02/27 18:46:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1990.4M, EPOCH TIME: 1740692806.558635
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] Creating Lib Analyzer ...
[02/27 18:46:46     29s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/27 18:46:46     29s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/27 18:46:46     29s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:46     29s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:29.9 mem=2014.5M
[02/27 18:46:46     29s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:29.9 mem=2014.5M
[02/27 18:46:46     29s] Creating Lib Analyzer, finished. 
[02/27 18:46:46     29s] Effort level <high> specified for reg2reg path_group
[02/27 18:46:46     29s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1726.3M, totSessionCpu=0:00:30 **
[02/27 18:46:46     29s] *** opt_design -post_cts ***
[02/27 18:46:46     29s] DRC Margin: user margin 0.0; extra margin 0.2
[02/27 18:46:46     29s] Hold Target Slack: user slack 0
[02/27 18:46:46     29s] Setup Target Slack: user slack 0; extra slack 0.0
[02/27 18:46:46     29s] set_db opt_useful_skew_eco_route false
[02/27 18:46:46     29s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/27 18:46:46     29s] 'set_default_switching_activity' finished successfully.
[02/27 18:46:46     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2016.5M, EPOCH TIME: 1740692806.972023
[02/27 18:46:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:46     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2016.5M, EPOCH TIME: 1740692806.985264
[02/27 18:46:46     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:46     29s] Multi-VT timing optimization disabled based on library information.
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] TimeStamp Deleting Cell Server Begin ...
[02/27 18:46:46     29s] Deleting Lib Analyzer.
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] TimeStamp Deleting Cell Server End ...
[02/27 18:46:46     29s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/27 18:46:46     29s] Summary for sequential cells identification: 
[02/27 18:46:46     29s]   Identified SBFF number: 104
[02/27 18:46:46     29s]   Identified MBFF number: 0
[02/27 18:46:46     29s]   Identified SB Latch number: 0
[02/27 18:46:46     29s]   Identified MB Latch number: 0
[02/27 18:46:46     29s]   Not identified SBFF number: 16
[02/27 18:46:46     29s]   Not identified MBFF number: 0
[02/27 18:46:46     29s]   Not identified SB Latch number: 0
[02/27 18:46:46     29s]   Not identified MB Latch number: 0
[02/27 18:46:46     29s]   Number of sequential cells which are not FFs: 32
[02/27 18:46:46     29s]  Visiting view : analysis_normal_slow_max
[02/27 18:46:46     29s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/27 18:46:46     29s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/27 18:46:46     29s]  Visiting view : analysis_normal_fast_min
[02/27 18:46:46     29s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/27 18:46:46     29s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/27 18:46:46     29s] TLC MultiMap info (StdDelay):
[02/27 18:46:46     29s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/27 18:46:46     29s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/27 18:46:46     29s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/27 18:46:46     29s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/27 18:46:46     29s]  Setting StdDelay to: 37.8ps
[02/27 18:46:46     29s] 
[02/27 18:46:46     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/27 18:46:47     29s] 
[02/27 18:46:47     29s] TimeStamp Deleting Cell Server Begin ...
[02/27 18:46:47     29s] 
[02/27 18:46:47     29s] TimeStamp Deleting Cell Server End ...
[02/27 18:46:47     29s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2016.5M, EPOCH TIME: 1740692807.037511
[02/27 18:46:47     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     29s] All LLGs are deleted
[02/27 18:46:47     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2016.5M, EPOCH TIME: 1740692807.037597
[02/27 18:46:47     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2016.5M, EPOCH TIME: 1740692807.037619
[02/27 18:46:47     29s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2008.5M, EPOCH TIME: 1740692807.037957
[02/27 18:46:47     29s] Start to check current routing status for nets...
[02/27 18:46:47     29s] All nets are already routed correctly.
[02/27 18:46:47     29s] End to check current routing status for nets (mem=2008.5M)
[02/27 18:46:47     29s] 
[02/27 18:46:47     29s] Creating Lib Analyzer ...
[02/27 18:46:47     29s] 
[02/27 18:46:47     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/27 18:46:47     29s] Summary for sequential cells identification: 
[02/27 18:46:47     29s]   Identified SBFF number: 104
[02/27 18:46:47     29s]   Identified MBFF number: 0
[02/27 18:46:47     29s]   Identified SB Latch number: 0
[02/27 18:46:47     29s]   Identified MB Latch number: 0
[02/27 18:46:47     29s]   Not identified SBFF number: 16
[02/27 18:46:47     29s]   Not identified MBFF number: 0
[02/27 18:46:47     29s]   Not identified SB Latch number: 0
[02/27 18:46:47     29s]   Not identified MB Latch number: 0
[02/27 18:46:47     29s]   Number of sequential cells which are not FFs: 32
[02/27 18:46:47     29s]  Visiting view : analysis_normal_slow_max
[02/27 18:46:47     29s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[02/27 18:46:47     29s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/27 18:46:47     29s]  Visiting view : analysis_normal_fast_min
[02/27 18:46:47     29s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[02/27 18:46:47     29s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/27 18:46:47     29s] TLC MultiMap info (StdDelay):
[02/27 18:46:47     29s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/27 18:46:47     29s]   : fast_min + fast + 1 + rc_best := 10ps
[02/27 18:46:47     29s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/27 18:46:47     29s]   : slow_max + slow + 1 + rc_worst := 41.6ps
[02/27 18:46:47     29s]  Setting StdDelay to: 41.6ps
[02/27 18:46:47     29s] 
[02/27 18:46:47     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/27 18:46:47     30s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/27 18:46:47     30s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/27 18:46:47     30s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:47     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.3 mem=2018.5M
[02/27 18:46:47     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.3 mem=2018.5M
[02/27 18:46:47     30s] Creating Lib Analyzer, finished. 
[02/27 18:46:47     30s] ### Creating TopoMgr, started
[02/27 18:46:47     30s] ### Creating TopoMgr, finished
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] Footprint cell information for calculating maxBufDist
[02/27 18:46:47     30s] *info: There are 10 candidate Buffer cells
[02/27 18:46:47     30s] *info: There are 12 candidate Inverter cells
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] #optDebug: Start CG creation (mem=2047.1M)
[02/27 18:46:47     30s]  ...initializing CG  maxDriveDist 806.197000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 80.619500 
[02/27 18:46:47     30s] (cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s]  ...processing cgPrt (cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s]  ...processing cgEgp (cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s]  ...processing cgPbk (cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s]  ...processing cgNrb(cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s]  ...processing cgObs (cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s]  ...processing cgCon (cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s]  ...processing cgPdm (cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2242.4M)
[02/27 18:46:47     30s] Compute RC Scale Done ...
[02/27 18:46:47     30s] All LLGs are deleted
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2232.9M, EPOCH TIME: 1740692807.561243
[02/27 18:46:47     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2232.9M, EPOCH TIME: 1740692807.561402
[02/27 18:46:47     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2232.9M, EPOCH TIME: 1740692807.561557
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2232.9M, EPOCH TIME: 1740692807.562251
[02/27 18:46:47     30s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:47     30s] Core basic site is CoreSite
[02/27 18:46:47     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2232.9M, EPOCH TIME: 1740692807.574111
[02/27 18:46:47     30s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:47     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:47     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2232.9M, EPOCH TIME: 1740692807.574289
[02/27 18:46:47     30s] Fast DP-INIT is on for default
[02/27 18:46:47     30s] Atter site array init, number of instance map data is 0.
[02/27 18:46:47     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2232.9M, EPOCH TIME: 1740692807.575015
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:47     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2232.9M, EPOCH TIME: 1740692807.575203
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] Starting delay calculation for Setup views
[02/27 18:46:47     30s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:47     30s] #################################################################################
[02/27 18:46:47     30s] # Design Stage: PreRoute
[02/27 18:46:47     30s] # Design Name: multiplier32FP
[02/27 18:46:47     30s] # Design Mode: 45nm
[02/27 18:46:47     30s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:47     30s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:47     30s] # Signoff Settings: SI Off 
[02/27 18:46:47     30s] #################################################################################
[02/27 18:46:47     30s] Calculate delays in BcWc mode...
[02/27 18:46:47     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 2242.4M, InitMEM = 2242.4M)
[02/27 18:46:47     30s] Start delay calculation (fullDC) (1 T). (MEM=2242.4)
[02/27 18:46:47     30s] End AAE Lib Interpolated Model. (MEM=2242.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:47     30s] Total number of fetched objects 1704
[02/27 18:46:47     30s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:47     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:47     30s] End delay calculation. (MEM=2226.4 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:47     30s] End delay calculation (fullDC). (MEM=2226.4 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:47     30s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2226.4M) ***
[02/27 18:46:47     30s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:30.8 mem=2226.4M)
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] ------------------------------------------------------------------
[02/27 18:46:47     30s]              Initial Summary
[02/27 18:46:47     30s] ------------------------------------------------------------------
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] Setup views included:
[02/27 18:46:47     30s]  analysis_normal_slow_max 
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] +--------------------+---------+---------+---------+
[02/27 18:46:47     30s] |     Setup mode     |   all   | reg2reg | default |
[02/27 18:46:47     30s] +--------------------+---------+---------+---------+
[02/27 18:46:47     30s] |           WNS (ns):| 95.910  | 95.910  | 98.751  |
[02/27 18:46:47     30s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/27 18:46:47     30s] |    Violating Paths:|    0    |    0    |    0    |
[02/27 18:46:47     30s] |          All Paths:|   117   |   40    |   79    |
[02/27 18:46:47     30s] +--------------------+---------+---------+---------+
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] +----------------+-------------------------------+------------------+
[02/27 18:46:47     30s] |                |              Real             |       Total      |
[02/27 18:46:47     30s] |    DRVs        +------------------+------------+------------------|
[02/27 18:46:47     30s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/27 18:46:47     30s] +----------------+------------------+------------+------------------+
[02/27 18:46:47     30s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/27 18:46:47     30s] |   max_tran     |     38 (148)     |   -0.930   |     38 (148)     |
[02/27 18:46:47     30s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:46:47     30s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:46:47     30s] +----------------+------------------+------------+------------------+
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2241.7M, EPOCH TIME: 1740692807.849661
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:47     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2241.7M, EPOCH TIME: 1740692807.862887
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] Density: 67.452%
[02/27 18:46:47     30s] ------------------------------------------------------------------
[02/27 18:46:47     30s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1850.2M, totSessionCpu=0:00:31 **
[02/27 18:46:47     30s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:30.8/0:00:34.8 (0.9), mem = 2132.7M
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] =============================================================================================
[02/27 18:46:47     30s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/27 18:46:47     30s] =============================================================================================
[02/27 18:46:47     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:47     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:47     30s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:47     30s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  48.4 % )     0:00:00.7 /  0:00:00.7    1.0
[02/27 18:46:47     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/27 18:46:47     30s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] [ TimingUpdate           ]      1   0:00:00.1  (   9.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:47     30s] [ FullDelayCalc          ]      1   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/27 18:46:47     30s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] [ MISC                   ]          0:00:00.2  (  14.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/27 18:46:47     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:47     30s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/27 18:46:47     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] ** INFO : this run is activating low effort ccoptDesign flow
[02/27 18:46:47     30s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/27 18:46:47     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.8 mem=2132.7M
[02/27 18:46:47     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:2132.7M, EPOCH TIME: 1740692807.866329
[02/27 18:46:47     30s] Processing tracks to init pin-track alignment.
[02/27 18:46:47     30s] z: 2, totalTracks: 1
[02/27 18:46:47     30s] z: 4, totalTracks: 1
[02/27 18:46:47     30s] z: 6, totalTracks: 1
[02/27 18:46:47     30s] z: 8, totalTracks: 1
[02/27 18:46:47     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:47     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2132.7M, EPOCH TIME: 1740692807.868655
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:47     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2132.7M, EPOCH TIME: 1740692807.881716
[02/27 18:46:47     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2132.7M, EPOCH TIME: 1740692807.881767
[02/27 18:46:47     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2132.7M, EPOCH TIME: 1740692807.881783
[02/27 18:46:47     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2132.7MB).
[02/27 18:46:47     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:2132.7M, EPOCH TIME: 1740692807.881889
[02/27 18:46:47     30s] TotalInstCnt at PhyDesignMc Initialization: 1290
[02/27 18:46:47     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.8 mem=2132.7M
[02/27 18:46:47     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2132.7M, EPOCH TIME: 1740692807.882775
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2132.7M, EPOCH TIME: 1740692807.885980
[02/27 18:46:47     30s] TotalInstCnt at PhyDesignMc Destruction: 1290
[02/27 18:46:47     30s] OPTC: m1 20.0 20.0
[02/27 18:46:47     30s] #optDebug: fT-E <X 2 0 0 1>
[02/27 18:46:47     30s] #optDebug: fT-E <X 2 0 0 1>
[02/27 18:46:47     30s] -congRepairInPostCTS false                 # bool, default=false, private
[02/27 18:46:47     30s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.2
[02/27 18:46:47     30s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.2
[02/27 18:46:47     30s] Begin: GigaOpt Route Type Constraints Refinement
[02/27 18:46:47     30s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:30.9/0:00:34.8 (0.9), [02/27 18:46:47     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.1
mem = 2132.7M
[02/27 18:46:47     30s] ### Creating RouteCongInterface, started
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] #optDebug: {0, 1.000}
[02/27 18:46:47     30s] ### Creating RouteCongInterface, finished
[02/27 18:46:47     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.1
[02/27 18:46:47     30s] Updated routing constraints on 0 nets.
[02/27 18:46:47     30s] Bottom Preferred Layer:
[02/27 18:46:47     30s]     None
[02/27 18:46:47     30s] Via Pillar Rule:
[02/27 18:46:47     30s]     None
[02/27 18:46:47     30s] Finished writing unified metrics of routing constraints.
[02/27 18:46:47     30s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:30.9/0:00:34.8 (0.9), mem = 2132.7M
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] =============================================================================================
[02/27 18:46:47     30s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.15-s110_1
[02/27 18:46:47     30s] =============================================================================================
[02/27 18:46:47     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:47     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:47     30s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  75.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] [ MISC                   ]          0:00:00.0  (  24.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:47     30s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:47     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] End: GigaOpt Route Type Constraints Refinement
[02/27 18:46:47     30s] *** Starting optimizing excluded clock nets MEM= 2132.7M) ***
[02/27 18:46:47     30s] *info: No excluded clock nets to be optimized.
[02/27 18:46:47     30s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2132.7M) ***
[02/27 18:46:47     30s] *** Starting optimizing excluded clock nets MEM= 2132.7M) ***
[02/27 18:46:47     30s] *info: No excluded clock nets to be optimized.
[02/27 18:46:47     30s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2132.7M) ***
[02/27 18:46:47     30s] Info: Done creating the CCOpt slew target map.
[02/27 18:46:47     30s] Begin: GigaOpt high fanout net optimization
[02/27 18:46:47     30s] GigaOpt HFN: use maxLocalDensity 1.2
[02/27 18:46:47     30s] GigaOpt HFN: use maxLocalDensity 1.2
[02/27 18:46:47     30s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/27 18:46:47     30s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/27 18:46:47     30s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:30.9/0:00:34.8 (0.9), mem = 2132.7M
[02/27 18:46:47     30s] Info: 1 net with fixed/cover wires excluded.
[02/27 18:46:47     30s] Info: 2 ideal nets excluded from IPO operation.
[02/27 18:46:47     30s] Info: 1 clock net  excluded from IPO operation.
[02/27 18:46:47     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.2
[02/27 18:46:47     30s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/27 18:46:47     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.9 mem=2132.7M
[02/27 18:46:47     30s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/27 18:46:47     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:2132.7M, EPOCH TIME: 1740692807.924629
[02/27 18:46:47     30s] Processing tracks to init pin-track alignment.
[02/27 18:46:47     30s] z: 2, totalTracks: 1
[02/27 18:46:47     30s] z: 4, totalTracks: 1
[02/27 18:46:47     30s] z: 6, totalTracks: 1
[02/27 18:46:47     30s] z: 8, totalTracks: 1
[02/27 18:46:47     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:47     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2132.7M, EPOCH TIME: 1740692807.926774
[02/27 18:46:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:47     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2132.7M, EPOCH TIME: 1740692807.940134
[02/27 18:46:47     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2132.7M, EPOCH TIME: 1740692807.940182
[02/27 18:46:47     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2132.7M, EPOCH TIME: 1740692807.940200
[02/27 18:46:47     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2132.7MB).
[02/27 18:46:47     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2132.7M, EPOCH TIME: 1740692807.940292
[02/27 18:46:47     30s] TotalInstCnt at PhyDesignMc Initialization: 1290
[02/27 18:46:47     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.9 mem=2132.7M
[02/27 18:46:47     30s] ### Creating RouteCongInterface, started
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/27 18:46:47     30s] 
[02/27 18:46:47     30s] #optDebug: {0, 1.000}
[02/27 18:46:47     30s] ### Creating RouteCongInterface, finished
[02/27 18:46:47     30s] {MG  {8 0 4.8 0.11743}  {10 0 16.4 0.394569} }
[02/27 18:46:47     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.9 mem=2132.7M
[02/27 18:46:47     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.9 mem=2132.7M
[02/27 18:46:48     30s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 18:46:48     30s] Total-nets :: 1671, Stn-nets :: 0, ratio :: 0 %, Total-len 21470.7, Stn-len 0
[02/27 18:46:48     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2170.8M, EPOCH TIME: 1740692808.020427
[02/27 18:46:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:48     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2130.8M, EPOCH TIME: 1740692808.022855
[02/27 18:46:48     30s] TotalInstCnt at PhyDesignMc Destruction: 1290
[02/27 18:46:48     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.2
[02/27 18:46:48     30s] 
[02/27 18:46:48     30s] =============================================================================================
[02/27 18:46:48     30s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.15-s110_1
[02/27 18:46:48     30s] =============================================================================================
[02/27 18:46:48     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:48     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:48     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:48     30s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  18.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/27 18:46:48     30s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:48     30s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:48     30s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:48     30s] [ MISC                   ]          0:00:00.1  (  78.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/27 18:46:48     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:48     30s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:31.0/0:00:34.9 (0.9), mem = 2130.8M
[02/27 18:46:48     30s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/27 18:46:48     30s] ---------------------------------------------------------------------------------------------
[02/27 18:46:48     30s] 
[02/27 18:46:48     30s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/27 18:46:48     30s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/27 18:46:48     30s] End: GigaOpt high fanout net optimization
[02/27 18:46:48     30s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/27 18:46:48     30s] Deleting Lib Analyzer.
[02/27 18:46:48     30s] Begin: GigaOpt DRV Optimization
[02/27 18:46:48     30s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/27 18:46:48     30s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/27 18:46:48     30s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:31.0/0:00:35.0 (0.9), mem = 2146.8M
[02/27 18:46:48     30s] Info: 1 net with fixed/cover wires excluded.
[02/27 18:46:48     30s] Info: 2 ideal nets excluded from IPO operation.
[02/27 18:46:48     30s] Info: 1 clock net  excluded from IPO operation.
[02/27 18:46:48     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.3
[02/27 18:46:48     30s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/27 18:46:48     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.0 mem=2146.8M
[02/27 18:46:48     30s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/27 18:46:48     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:2146.8M, EPOCH TIME: 1740692808.041223
[02/27 18:46:48     30s] Processing tracks to init pin-track alignment.
[02/27 18:46:48     30s] z: 2, totalTracks: 1
[02/27 18:46:48     30s] z: 4, totalTracks: 1
[02/27 18:46:48     30s] z: 6, totalTracks: 1
[02/27 18:46:48     30s] z: 8, totalTracks: 1
[02/27 18:46:48     30s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:48     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2146.8M, EPOCH TIME: 1740692808.043113
[02/27 18:46:48     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:48     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:48     31s] 
[02/27 18:46:48     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:48     31s] 
[02/27 18:46:48     31s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:48     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2146.8M, EPOCH TIME: 1740692808.056189
[02/27 18:46:48     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2146.8M, EPOCH TIME: 1740692808.056246
[02/27 18:46:48     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2146.8M, EPOCH TIME: 1740692808.056262
[02/27 18:46:48     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2146.8MB).
[02/27 18:46:48     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2146.8M, EPOCH TIME: 1740692808.056353
[02/27 18:46:48     31s] TotalInstCnt at PhyDesignMc Initialization: 1290
[02/27 18:46:48     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.0 mem=2146.8M
[02/27 18:46:48     31s] ### Creating RouteCongInterface, started
[02/27 18:46:48     31s] 
[02/27 18:46:48     31s] Creating Lib Analyzer ...
[02/27 18:46:48     31s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/27 18:46:48     31s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/27 18:46:48     31s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/27 18:46:48     31s] 
[02/27 18:46:48     31s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:48     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.3 mem=2146.8M
[02/27 18:46:48     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.3 mem=2146.8M
[02/27 18:46:48     31s] Creating Lib Analyzer, finished. 
[02/27 18:46:48     31s] 
[02/27 18:46:48     31s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/27 18:46:48     31s] 
[02/27 18:46:48     31s] #optDebug: {0, 1.000}
[02/27 18:46:48     31s] ### Creating RouteCongInterface, finished
[02/27 18:46:48     31s] {MG  {8 0 4.8 0.11743}  {10 0 16.4 0.394569} }
[02/27 18:46:48     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.3 mem=2146.8M
[02/27 18:46:48     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.3 mem=2146.8M
[02/27 18:46:48     31s] [GPS-DRV] Optimizer parameters ============================= 
[02/27 18:46:48     31s] [GPS-DRV] maxDensity (design): 0.95
[02/27 18:46:48     31s] [GPS-DRV] maxLocalDensity: 0.98
[02/27 18:46:48     31s] [GPS-DRV] All active and enabled setup views
[02/27 18:46:48     31s] [GPS-DRV]     analysis_normal_slow_max
[02/27 18:46:48     31s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/27 18:46:48     31s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/27 18:46:48     31s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/27 18:46:48     31s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/27 18:46:48     31s] [GPS-DRV] timing-driven DRV settings
[02/27 18:46:48     31s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/27 18:46:48     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2204.1M, EPOCH TIME: 1740692808.444189
[02/27 18:46:48     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2204.1M, EPOCH TIME: 1740692808.444244
[02/27 18:46:48     31s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 18:46:48     31s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/27 18:46:48     31s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 18:46:48     31s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/27 18:46:48     31s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 18:46:48     31s] Info: violation cost 1010.308105 (cap = 0.000000, tran = 1010.308105, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 18:46:48     31s] |   113|   479|    -0.99|     0|     0|     0.00|     0|     0|     0|     0|    95.91|     0.00|       0|       0|       0| 67.45%|          |         |
[02/27 18:46:48     31s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 18:46:48     31s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    96.87|     0.00|      57|      92|       5| 72.03%| 0:00:00.0|  2242.7M|
[02/27 18:46:49     31s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s] ###############################################################################
[02/27 18:46:49     31s] #
[02/27 18:46:49     31s] #  Large fanout net report:  
[02/27 18:46:49     31s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/27 18:46:49     31s] #     - current density: 72.03
[02/27 18:46:49     31s] #
[02/27 18:46:49     31s] #  List of high fanout nets:
[02/27 18:46:49     31s] #
[02/27 18:46:49     31s] ###############################################################################
[02/27 18:46:49     31s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    96.87|     0.00|       0|       0|       0| 72.03%| 0:00:01.0|  2243.7M|
[02/27 18:46:49     31s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 18:46:49     31s] Finished writing unified metrics of routing constraints.
[02/27 18:46:49     31s] Bottom Preferred Layer:
[02/27 18:46:49     31s]     None
[02/27 18:46:49     31s] Via Pillar Rule:
[02/27 18:46:49     31s]     None
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s] =======================================================================
[02/27 18:46:49     31s]                 Reasons for remaining drv violations
[02/27 18:46:49     31s] =======================================================================
[02/27 18:46:49     31s] *info: Total 65 net(s) have violations which can't be fixed by DRV optimization.
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s] MultiBuffering failure reasons
[02/27 18:46:49     31s] ------------------------------------------------
[02/27 18:46:49     31s] *info:    65 net(s): Could not be fixed because the gain is not enough.
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2243.7M) ***
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2243.7M, EPOCH TIME: 1740692809.024220
[02/27 18:46:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1439).
[02/27 18:46:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2243.7M, EPOCH TIME: 1740692809.026800
[02/27 18:46:49     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2243.7M, EPOCH TIME: 1740692809.026883
[02/27 18:46:49     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2243.7M, EPOCH TIME: 1740692809.026905
[02/27 18:46:49     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2243.7M, EPOCH TIME: 1740692809.028708
[02/27 18:46:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:49     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2243.7M, EPOCH TIME: 1740692809.041433
[02/27 18:46:49     31s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2243.7M, EPOCH TIME: 1740692809.041470
[02/27 18:46:49     31s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.041484
[02/27 18:46:49     31s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2243.7M, EPOCH TIME: 1740692809.041563
[02/27 18:46:49     31s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.041595
[02/27 18:46:49     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2243.7M, EPOCH TIME: 1740692809.041616
[02/27 18:46:49     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:2243.7M, EPOCH TIME: 1740692809.041626
[02/27 18:46:49     31s] TDRefine: refinePlace mode is spiral
[02/27 18:46:49     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.213690.5
[02/27 18:46:49     31s] OPERPROF: Starting RefinePlace at level 1, MEM:2243.7M, EPOCH TIME: 1740692809.041649
[02/27 18:46:49     31s] *** Starting place_detail (0:00:32.0 mem=2243.7M) ***
[02/27 18:46:49     31s] 
[02/27 18:46:49     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:49     31s] Total net bbox length = 1.747e+04 (8.859e+03 8.610e+03) (ext = 5.172e+02)
[02/27 18:46:49     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:49     31s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:49     31s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:49     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2243.7M, EPOCH TIME: 1740692809.043493
[02/27 18:46:49     31s] Starting refinePlace ...
[02/27 18:46:49     31s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:49     31s] One DDP V2 for no tweak run.
[02/27 18:46:49     31s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:49     31s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2243.7M, EPOCH TIME: 1740692809.045717
[02/27 18:46:49     31s] DDP initSite1 nrRow 44 nrJob 44
[02/27 18:46:49     31s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2243.7M, EPOCH TIME: 1740692809.045748
[02/27 18:46:49     31s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.045769
[02/27 18:46:49     31s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2243.7M, EPOCH TIME: 1740692809.045783
[02/27 18:46:49     31s] DDP markSite nrRow 44 nrJob 44
[02/27 18:46:49     31s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.045813
[02/27 18:46:49     31s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.045823
[02/27 18:46:49     31s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/27 18:46:49     31s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2243.7M, EPOCH TIME: 1740692809.046597
[02/27 18:46:49     31s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2243.7M, EPOCH TIME: 1740692809.046611
[02/27 18:46:49     31s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.046737
[02/27 18:46:49     31s] ** Cut row section cpu time 0:00:00.0.
[02/27 18:46:49     31s]  ** Cut row section real time 0:00:00.0.
[02/27 18:46:49     31s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.046756
[02/27 18:46:49     32s]   Spread Effort: high, standalone mode, useDDP on.
[02/27 18:46:49     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2243.7MB) @(0:00:32.0 - 0:00:32.0).
[02/27 18:46:49     32s] Move report: preRPlace moves 222 insts, mean move: 1.00 um, max move: 4.51 um 
[02/27 18:46:49     32s] 	Max move on inst (FE_OFC58_product_o_5): (4.20, 28.31) --> (7.00, 30.02)
[02/27 18:46:49     32s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
[02/27 18:46:49     32s] wireLenOptFixPriorityInst 40 inst fixed
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 18:46:49     32s] Move report: legalization moves 45 insts, mean move: 5.96 um, max move: 13.86 um spiral
[02/27 18:46:49     32s] 	Max move on inst (FE_OFC120_a_i_15): (37.00, 2.66) --> (40.60, 12.92)
[02/27 18:46:49     32s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:49     32s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:49     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2246.7MB) @(0:00:32.0 - 0:00:32.0).
[02/27 18:46:49     32s] Move report: Detail placement moves 266 insts, mean move: 1.85 um, max move: 13.86 um 
[02/27 18:46:49     32s] 	Max move on inst (FE_OFC120_a_i_15): (37.00, 2.66) --> (40.60, 12.92)
[02/27 18:46:49     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2246.7MB
[02/27 18:46:49     32s] Statistics of distance of Instance movement in refine placement:
[02/27 18:46:49     32s]   maximum (X+Y) =        13.86 um
[02/27 18:46:49     32s]   inst (FE_OFC120_a_i_15) with max move: (37, 2.66) -> (40.6, 12.92)
[02/27 18:46:49     32s]   mean    (X+Y) =         1.85 um
[02/27 18:46:49     32s] Summary Report:
[02/27 18:46:49     32s] Instances move: 266 (out of 1439 movable)
[02/27 18:46:49     32s] Instances flipped: 0
[02/27 18:46:49     32s] Mean displacement: 1.85 um
[02/27 18:46:49     32s] Total instances moved : 266
[02/27 18:46:49     32s] Max displacement: 13.86 um (Instance: FE_OFC120_a_i_15) (37, 2.66) -> (40.6, 12.92)
[02/27 18:46:49     32s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[02/27 18:46:49     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.021, REAL:0.021, MEM:2246.7M, EPOCH TIME: 1740692809.064881
[02/27 18:46:49     32s] Total net bbox length = 1.774e+04 (8.979e+03 8.760e+03) (ext = 7.790e+02)
[02/27 18:46:49     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2246.7MB
[02/27 18:46:49     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2246.7MB) @(0:00:32.0 - 0:00:32.0).
[02/27 18:46:49     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.213690.5
[02/27 18:46:49     32s] *** Finished place_detail (0:00:32.0 mem=2246.7M) ***
[02/27 18:46:49     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.024, REAL:0.024, MEM:2246.7M, EPOCH TIME: 1740692809.065157
[02/27 18:46:49     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2246.7M, EPOCH TIME: 1740692809.067987
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1439).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2243.7M, EPOCH TIME: 1740692809.071226
[02/27 18:46:49     32s] *** maximum move = 13.86 um ***
[02/27 18:46:49     32s] *** Finished re-routing un-routed nets (2243.7M) ***
[02/27 18:46:49     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2243.7M, EPOCH TIME: 1740692809.079202
[02/27 18:46:49     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2243.7M, EPOCH TIME: 1740692809.081292
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:49     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2243.7M, EPOCH TIME: 1740692809.094304
[02/27 18:46:49     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2243.7M, EPOCH TIME: 1740692809.094345
[02/27 18:46:49     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.094359
[02/27 18:46:49     32s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2243.7M, EPOCH TIME: 1740692809.094444
[02/27 18:46:49     32s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2243.7M, EPOCH TIME: 1740692809.094479
[02/27 18:46:49     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2243.7M, EPOCH TIME: 1740692809.094501
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2243.7M) ***
[02/27 18:46:49     32s] Total-nets :: 1820, Stn-nets :: 241, ratio :: 13.2418 %, Total-len 21525.3, Stn-len 2919.59
[02/27 18:46:49     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2224.6M, EPOCH TIME: 1740692809.103064
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2163.6M, EPOCH TIME: 1740692809.105691
[02/27 18:46:49     32s] TotalInstCnt at PhyDesignMc Destruction: 1439
[02/27 18:46:49     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.3
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] =============================================================================================
[02/27 18:46:49     32s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.15-s110_1
[02/27 18:46:49     32s] =============================================================================================
[02/27 18:46:49     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:49     32s] ---------------------------------------------------------------------------------------------
[02/27 18:46:49     32s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:32.0/0:00:36.0 (0.9), mem = 2163.6M
[02/27 18:46:49     32s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  28.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:49     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[02/27 18:46:49     32s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:49     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/27 18:46:49     32s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/27 18:46:49     32s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ OptEval                ]      4   0:00:00.5  (  43.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/27 18:46:49     32s] [ OptCommit              ]      4   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[02/27 18:46:49     32s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/27 18:46:49     32s] [ IncrDelayCalc          ]     17   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/27 18:46:49     32s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ RefinePlace            ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/27 18:46:49     32s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/27 18:46:49     32s] [ MISC                   ]          0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/27 18:46:49     32s] ---------------------------------------------------------------------------------------------
[02/27 18:46:49     32s]  DrvOpt #2 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[02/27 18:46:49     32s] ---------------------------------------------------------------------------------------------
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] End: GigaOpt DRV Optimization
[02/27 18:46:49     32s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/27 18:46:49     32s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/27 18:46:49     32s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1864.6M, totSessionCpu=0:00:32 **
[02/27 18:46:49     32s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/27 18:46:49     32s] Deleting Lib Analyzer.
[02/27 18:46:49     32s] Begin: GigaOpt Global Optimization
[02/27 18:46:49     32s] *info: use new DP (enabled)
[02/27 18:46:49     32s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/27 18:46:49     32s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/27 18:46:49     32s] Info: 1 net with fixed/cover wires excluded.
[02/27 18:46:49     32s] Info: 2 ideal nets excluded from IPO operation.
[02/27 18:46:49     32s] Info: 1 clock net  excluded from IPO operation.
[02/27 18:46:49     32s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:32.0/0:00:36.0 (0.9), mem = 2163.6M
[02/27 18:46:49     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.4
[02/27 18:46:49     32s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/27 18:46:49     32s] ### Creating PhyDesignMc. totSessionCpu=0:00:32.0 mem=2163.6M
[02/27 18:46:49     32s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/27 18:46:49     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2163.6M, EPOCH TIME: 1740692809.112261
[02/27 18:46:49     32s] Processing tracks to init pin-track alignment.
[02/27 18:46:49     32s] z: 2, totalTracks: 1
[02/27 18:46:49     32s] z: 4, totalTracks: 1
[02/27 18:46:49     32s] z: 6, totalTracks: 1
[02/27 18:46:49     32s] z: 8, totalTracks: 1
[02/27 18:46:49     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:49     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2163.6M, EPOCH TIME: 1740692809.114277
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:49     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2163.6M, EPOCH TIME: 1740692809.127193
[02/27 18:46:49     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2163.6M, EPOCH TIME: 1740692809.127235
[02/27 18:46:49     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2163.6M, EPOCH TIME: 1740692809.127249
[02/27 18:46:49     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2163.6MB).
[02/27 18:46:49     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2163.6M, EPOCH TIME: 1740692809.127345
[02/27 18:46:49     32s] TotalInstCnt at PhyDesignMc Initialization: 1439
[02/27 18:46:49     32s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:32.1 mem=2163.6M
[02/27 18:46:49     32s] ### Creating RouteCongInterface, started
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] Creating Lib Analyzer ...
[02/27 18:46:49     32s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/27 18:46:49     32s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/27 18:46:49     32s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:49     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.3 mem=2163.6M
[02/27 18:46:49     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.4 mem=2163.6M
[02/27 18:46:49     32s] Creating Lib Analyzer, finished. 
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] #optDebug: {0, 1.000}
[02/27 18:46:49     32s] ### Creating RouteCongInterface, finished
[02/27 18:46:49     32s] {MG  {8 0 4.8 0.11743}  {10 0 16.4 0.394569} }
[02/27 18:46:49     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.4 mem=2163.6M
[02/27 18:46:49     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.4 mem=2163.6M
[02/27 18:46:49     32s] *info: 1 clock net excluded
[02/27 18:46:49     32s] *info: 2 ideal nets excluded from IPO operation.
[02/27 18:46:49     32s] *info: 25 no-driver nets excluded.
[02/27 18:46:49     32s] *info: 1 net with fixed/cover wires excluded.
[02/27 18:46:49     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2222.9M, EPOCH TIME: 1740692809.506322
[02/27 18:46:49     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2222.9M, EPOCH TIME: 1740692809.506388
[02/27 18:46:49     32s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/27 18:46:49     32s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------------+
[02/27 18:46:49     32s] |  WNS   |  TNS   | Density |    Real    |  Mem   |       Worst View       |Pathgroup|        End Point        |
[02/27 18:46:49     32s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------------+
[02/27 18:46:49     32s] |   0.000|   0.000|   72.03%|   0:00:00.0| 2223.9M|analysis_normal_slow_max|       NA| NA                      |
[02/27 18:46:49     32s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------------+
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2223.9M) ***
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2223.9M) ***
[02/27 18:46:49     32s] Finished writing unified metrics of routing constraints.
[02/27 18:46:49     32s] Bottom Preferred Layer:
[02/27 18:46:49     32s]     None
[02/27 18:46:49     32s] Via Pillar Rule:
[02/27 18:46:49     32s]     None
[02/27 18:46:49     32s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/27 18:46:49     32s] Total-nets :: 1820, Stn-nets :: 241, ratio :: 13.2418 %, Total-len 21525.3, Stn-len 2919.59
[02/27 18:46:49     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2204.8M, EPOCH TIME: 1740692809.554715
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1439).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2164.8M, EPOCH TIME: 1740692809.557407
[02/27 18:46:49     32s] TotalInstCnt at PhyDesignMc Destruction: 1439
[02/27 18:46:49     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.4
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] =============================================================================================
[02/27 18:46:49     32s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.15-s110_1
[02/27 18:46:49     32s] =============================================================================================
[02/27 18:46:49     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:49     32s] ---------------------------------------------------------------------------------------------
[02/27 18:46:49     32s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:32.5/0:00:36.5 (0.9), mem = 2164.8M
[02/27 18:46:49     32s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  63.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:49     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/27 18:46:49     32s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:49     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:49     32s] [ TransformInit          ]      1   0:00:00.1  (  16.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/27 18:46:49     32s] [ MISC                   ]          0:00:00.1  (  13.4 % )     0:00:00.1 /  0:00:00.0    0.8
[02/27 18:46:49     32s] ---------------------------------------------------------------------------------------------
[02/27 18:46:49     32s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/27 18:46:49     32s] ---------------------------------------------------------------------------------------------
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] End: GigaOpt Global Optimization
[02/27 18:46:49     32s] *** Timing Is met
[02/27 18:46:49     32s] *** Check timing (0:00:00.0)
[02/27 18:46:49     32s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/27 18:46:49     32s] Deleting Lib Analyzer.
[02/27 18:46:49     32s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/27 18:46:49     32s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/27 18:46:49     32s] Info: 1 net with fixed/cover wires excluded.
[02/27 18:46:49     32s] Info: 2 ideal nets excluded from IPO operation.
[02/27 18:46:49     32s] Info: 1 clock net  excluded from IPO operation.
[02/27 18:46:49     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.5 mem=2164.8M
[02/27 18:46:49     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.5 mem=2164.8M
[02/27 18:46:49     32s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/27 18:46:49     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2164.8M, EPOCH TIME: 1740692809.567940
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:49     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2164.8M, EPOCH TIME: 1740692809.581208
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/27 18:46:49     32s] ### Creating PhyDesignMc. totSessionCpu=0:00:32.5 mem=2222.0M
[02/27 18:46:49     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2222.0M, EPOCH TIME: 1740692809.583174
[02/27 18:46:49     32s] Processing tracks to init pin-track alignment.
[02/27 18:46:49     32s] z: 2, totalTracks: 1
[02/27 18:46:49     32s] z: 4, totalTracks: 1
[02/27 18:46:49     32s] z: 6, totalTracks: 1
[02/27 18:46:49     32s] z: 8, totalTracks: 1
[02/27 18:46:49     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:49     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2222.0M, EPOCH TIME: 1740692809.585481
[02/27 18:46:49     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:49     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2222.0M, EPOCH TIME: 1740692809.598381
[02/27 18:46:49     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2222.0M, EPOCH TIME: 1740692809.598426
[02/27 18:46:49     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2222.0M, EPOCH TIME: 1740692809.598441
[02/27 18:46:49     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2222.0MB).
[02/27 18:46:49     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2222.0M, EPOCH TIME: 1740692809.598539
[02/27 18:46:49     32s] TotalInstCnt at PhyDesignMc Initialization: 1439
[02/27 18:46:49     32s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:32.5 mem=2222.0M
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] Creating Lib Analyzer ...
[02/27 18:46:49     32s] Begin: Area Reclaim Optimization
[02/27 18:46:49     32s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:32.5/0:00:36.5 (0.9), mem = 2222.0M
[02/27 18:46:49     32s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/27 18:46:49     32s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/27 18:46:49     32s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:49     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.8 mem=2224.0M
[02/27 18:46:49     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.8 mem=2224.0M
[02/27 18:46:49     32s] Creating Lib Analyzer, finished. 
[02/27 18:46:49     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.5
[02/27 18:46:49     32s] ### Creating RouteCongInterface, started
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/27 18:46:49     32s] 
[02/27 18:46:49     32s] #optDebug: {0, 1.000}
[02/27 18:46:49     32s] ### Creating RouteCongInterface, finished
[02/27 18:46:49     32s] {MG  {8 0 4.8 0.11743}  {10 0 16.4 0.394569} }
[02/27 18:46:49     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.8 mem=2224.0M
[02/27 18:46:49     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.8 mem=2224.0M
[02/27 18:46:49     32s] Usable buffer cells for single buffer setup transform:
[02/27 18:46:49     32s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/27 18:46:49     32s] Number of usable buffer cells above: 10
[02/27 18:46:49     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2224.0M, EPOCH TIME: 1740692809.947701
[02/27 18:46:49     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2224.0M, EPOCH TIME: 1740692809.947755
[02/27 18:46:49     32s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 72.03
[02/27 18:46:49     32s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:49     32s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/27 18:46:49     32s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:49     32s] |   72.03%|        -|   0.100|   0.000|   0:00:00.0| 2224.0M|
[02/27 18:46:49     32s] |   72.03%|        0|   0.100|   0.000|   0:00:00.0| 2225.0M|
[02/27 18:46:49     32s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/27 18:46:49     32s] |   72.03%|        0|   0.100|   0.000|   0:00:00.0| 2225.0M|
[02/27 18:46:50     33s] |   70.73%|       44|   0.100|   0.000|   0:00:01.0| 2250.6M|
[02/27 18:46:50     33s] |   69.34%|       90|   0.100|   0.000|   0:00:00.0| 2251.6M|
[02/27 18:46:50     33s] |   69.21%|       16|   0.100|   0.000|   0:00:00.0| 2251.6M|
[02/27 18:46:50     33s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/27 18:46:50     33s] |   69.21%|        0|   0.100|   0.000|   0:00:00.0| 2251.6M|
[02/27 18:46:50     33s] |   69.21%|        0|   0.100|   0.000|   0:00:00.0| 2251.6M|
[02/27 18:46:50     33s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:50     33s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.21
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] ** Summary: Restruct = 0 Buffer Deletion = 44 Declone = 0 Resize = 106 **
[02/27 18:46:50     33s] --------------------------------------------------------------
[02/27 18:46:50     33s] |                                   | Total     | Sequential |
[02/27 18:46:50     33s] --------------------------------------------------------------
[02/27 18:46:50     33s] | Num insts resized                 |      90  |       2    |
[02/27 18:46:50     33s] | Num insts undone                  |       0  |       0    |
[02/27 18:46:50     33s] | Num insts Downsized               |      90  |       2    |
[02/27 18:46:50     33s] | Num insts Samesized               |       0  |       0    |
[02/27 18:46:50     33s] | Num insts Upsized                 |       0  |       0    |
[02/27 18:46:50     33s] | Num multiple commits+uncommits    |      16  |       -    |
[02/27 18:46:50     33s] --------------------------------------------------------------
[02/27 18:46:50     33s] Bottom Preferred Layer:
[02/27 18:46:50     33s]     None
[02/27 18:46:50     33s] Via Pillar Rule:
[02/27 18:46:50     33s]     None
[02/27 18:46:50     33s] Finished writing unified metrics of routing constraints.
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/27 18:46:50     33s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[02/27 18:46:50     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.5
[02/27 18:46:50     33s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:33.3/0:00:37.3 (0.9), mem = 2251.6M
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] =============================================================================================
[02/27 18:46:50     33s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/27 18:46:50     33s] =============================================================================================
[02/27 18:46:50     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:50     33s] ---------------------------------------------------------------------------------------------
[02/27 18:46:50     33s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:50     33s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  37.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:50     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:50     33s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:50     33s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:50     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:50     33s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/27 18:46:50     33s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/27 18:46:50     33s] [ OptGetWeight           ]    395   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:50     33s] [ OptEval                ]    395   0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    0.8
[02/27 18:46:50     33s] [ OptCommit              ]    395   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.4
[02/27 18:46:50     33s] [ PostCommitDelayUpdate  ]    395   0:00:00.0  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/27 18:46:50     33s] [ IncrDelayCalc          ]     65   0:00:00.2  (  27.6 % )     0:00:00.2 /  0:00:00.2    0.9
[02/27 18:46:50     33s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.1    1.3
[02/27 18:46:50     33s] [ MISC                   ]          0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.2
[02/27 18:46:50     33s] ---------------------------------------------------------------------------------------------
[02/27 18:46:50     33s]  AreaOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/27 18:46:50     33s] ---------------------------------------------------------------------------------------------
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] Executing incremental physical updates
[02/27 18:46:50     33s] Executing incremental physical updates
[02/27 18:46:50     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2232.6M, EPOCH TIME: 1740692810.383584
[02/27 18:46:50     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1395).
[02/27 18:46:50     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:50     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:50     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:50     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2171.6M, EPOCH TIME: 1740692810.387013
[02/27 18:46:50     33s] TotalInstCnt at PhyDesignMc Destruction: 1395
[02/27 18:46:50     33s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2171.56M, totSessionCpu=0:00:33).
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] Active setup views:
[02/27 18:46:50     33s]  analysis_normal_slow_max
[02/27 18:46:50     33s]   Dominating endpoints: 0
[02/27 18:46:50     33s]   Dominating TNS: -0.000
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] Deleting Lib Analyzer.
[02/27 18:46:50     33s] **INFO: Flow update: Design timing is met.
[02/27 18:46:50     33s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/27 18:46:50     33s] **INFO: Flow update: Design timing is met.
[02/27 18:46:50     33s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[02/27 18:46:50     33s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[02/27 18:46:50     33s] Info: 1 net with fixed/cover wires excluded.
[02/27 18:46:50     33s] Info: 2 ideal nets excluded from IPO operation.
[02/27 18:46:50     33s] Info: 1 clock net  excluded from IPO operation.
[02/27 18:46:50     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.4 mem=2165.7M
[02/27 18:46:50     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.4 mem=2165.7M
[02/27 18:46:50     33s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/27 18:46:50     33s] ### Creating PhyDesignMc. totSessionCpu=0:00:33.4 mem=2223.0M
[02/27 18:46:50     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:2223.0M, EPOCH TIME: 1740692810.439239
[02/27 18:46:50     33s] Processing tracks to init pin-track alignment.
[02/27 18:46:50     33s] z: 2, totalTracks: 1
[02/27 18:46:50     33s] z: 4, totalTracks: 1
[02/27 18:46:50     33s] z: 6, totalTracks: 1
[02/27 18:46:50     33s] z: 8, totalTracks: 1
[02/27 18:46:50     33s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:50     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2223.0M, EPOCH TIME: 1740692810.441386
[02/27 18:46:50     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:50     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:50     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2223.0M, EPOCH TIME: 1740692810.454779
[02/27 18:46:50     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2223.0M, EPOCH TIME: 1740692810.454843
[02/27 18:46:50     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2223.0M, EPOCH TIME: 1740692810.454860
[02/27 18:46:50     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2223.0MB).
[02/27 18:46:50     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2223.0M, EPOCH TIME: 1740692810.454960
[02/27 18:46:50     33s] TotalInstCnt at PhyDesignMc Initialization: 1395
[02/27 18:46:50     33s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.4 mem=2223.0M
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] Creating Lib Analyzer ...
[02/27 18:46:50     33s] Begin: Area Reclaim Optimization
[02/27 18:46:50     33s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:33.4/0:00:37.4 (0.9), mem = 2223.0M
[02/27 18:46:50     33s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/27 18:46:50     33s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/27 18:46:50     33s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:50     33s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:33.7 mem=2229.0M
[02/27 18:46:50     33s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:33.7 mem=2229.0M
[02/27 18:46:50     33s] Creating Lib Analyzer, finished. 
[02/27 18:46:50     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.6
[02/27 18:46:50     33s] ### Creating RouteCongInterface, started
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[02/27 18:46:50     33s] 
[02/27 18:46:50     33s] #optDebug: {0, 1.000}
[02/27 18:46:50     33s] ### Creating RouteCongInterface, finished
[02/27 18:46:50     33s] {MG  {8 0 4.8 0.11743}  {10 0 16.4 0.394569} }
[02/27 18:46:50     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.7 mem=2229.0M
[02/27 18:46:50     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.7 mem=2229.0M
[02/27 18:46:50     33s] Usable buffer cells for single buffer setup transform:
[02/27 18:46:50     33s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/27 18:46:50     33s] Number of usable buffer cells above: 10
[02/27 18:46:50     33s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2229.0M, EPOCH TIME: 1740692810.836763
[02/27 18:46:50     33s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2229.0M, EPOCH TIME: 1740692810.836838
[02/27 18:46:50     33s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.21
[02/27 18:46:50     33s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:50     33s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/27 18:46:50     33s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:50     33s] |   69.21%|        -|   0.000|   0.000|   0:00:00.0| 2229.0M|
[02/27 18:46:50     33s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/27 18:46:51     34s] |   69.12%|        8|   0.000|   0.000|   0:00:01.0| 2257.1M|
[02/27 18:46:51     34s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/27 18:46:51     34s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:51     34s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.12
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/27 18:46:51     34s] --------------------------------------------------------------
[02/27 18:46:51     34s] |                                   | Total     | Sequential |
[02/27 18:46:51     34s] --------------------------------------------------------------
[02/27 18:46:51     34s] | Num insts resized                 |       0  |       0    |
[02/27 18:46:51     34s] | Num insts undone                  |       0  |       0    |
[02/27 18:46:51     34s] | Num insts Downsized               |       0  |       0    |
[02/27 18:46:51     34s] | Num insts Samesized               |       0  |       0    |
[02/27 18:46:51     34s] | Num insts Upsized                 |       0  |       0    |
[02/27 18:46:51     34s] | Num multiple commits+uncommits    |       0  |       -    |
[02/27 18:46:51     34s] --------------------------------------------------------------
[02/27 18:46:51     34s] Bottom Preferred Layer:
[02/27 18:46:51     34s]     None
[02/27 18:46:51     34s] Via Pillar Rule:
[02/27 18:46:51     34s]     None
[02/27 18:46:51     34s] Finished writing unified metrics of routing constraints.
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/27 18:46:51     34s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[02/27 18:46:51     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.6
[02/27 18:46:51     34s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:34.0/0:00:38.0 (0.9), mem = 2257.1M
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] =============================================================================================
[02/27 18:46:51     34s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.15-s110_1
[02/27 18:46:51     34s] =============================================================================================
[02/27 18:46:51     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:51     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:51     34s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  51.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:51     34s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.0
[02/27 18:46:51     34s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/27 18:46:51     34s] [ OptGetWeight           ]     76   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ OptEval                ]     76   0:00:00.2  (  31.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/27 18:46:51     34s] [ OptCommit              ]     76   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ PostCommitDelayUpdate  ]     76   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/27 18:46:51     34s] [ IncrDelayCalc          ]     13   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/27 18:46:51     34s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ MISC                   ]          0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    0.9
[02/27 18:46:51     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:51     34s]  AreaOpt #2 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/27 18:46:51     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2238.0M, EPOCH TIME: 1740692811.083273
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1389).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2177.0M, EPOCH TIME: 1740692811.087026
[02/27 18:46:51     34s] TotalInstCnt at PhyDesignMc Destruction: 1389
[02/27 18:46:51     34s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2177.00M, totSessionCpu=0:00:34).
[02/27 18:46:51     34s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/27 18:46:51     34s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/27 18:46:51     34s] Info: 1 net with fixed/cover wires excluded.
[02/27 18:46:51     34s] Info: 2 ideal nets excluded from IPO operation.
[02/27 18:46:51     34s] Info: 1 clock net  excluded from IPO operation.
[02/27 18:46:51     34s] ### Creating LA Mngr. totSessionCpu=0:00:34.0 mem=2177.0M
[02/27 18:46:51     34s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.0 mem=2177.0M
[02/27 18:46:51     34s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/27 18:46:51     34s] ### Creating PhyDesignMc. totSessionCpu=0:00:34.0 mem=2234.2M
[02/27 18:46:51     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:2234.2M, EPOCH TIME: 1740692811.096343
[02/27 18:46:51     34s] Processing tracks to init pin-track alignment.
[02/27 18:46:51     34s] z: 2, totalTracks: 1
[02/27 18:46:51     34s] z: 4, totalTracks: 1
[02/27 18:46:51     34s] z: 6, totalTracks: 1
[02/27 18:46:51     34s] z: 8, totalTracks: 1
[02/27 18:46:51     34s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:51     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2234.2M, EPOCH TIME: 1740692811.098445
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:51     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2234.2M, EPOCH TIME: 1740692811.111593
[02/27 18:46:51     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2234.2M, EPOCH TIME: 1740692811.111648
[02/27 18:46:51     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2234.2M, EPOCH TIME: 1740692811.111664
[02/27 18:46:51     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2234.2MB).
[02/27 18:46:51     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2234.2M, EPOCH TIME: 1740692811.111759
[02/27 18:46:51     34s] TotalInstCnt at PhyDesignMc Initialization: 1389
[02/27 18:46:51     34s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:34.0 mem=2234.2M
[02/27 18:46:51     34s] Begin: Area Reclaim Optimization
[02/27 18:46:51     34s] *** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:34.0/0:00:38.0 (0.9), mem = 2234.2M
[02/27 18:46:51     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.7
[02/27 18:46:51     34s] ### Creating RouteCongInterface, started
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] #optDebug: {0, 1.000}
[02/27 18:46:51     34s] ### Creating RouteCongInterface, finished
[02/27 18:46:51     34s] {MG  {8 0 4.8 0.11743}  {10 0 16.4 0.394569} }
[02/27 18:46:51     34s] ### Creating LA Mngr. totSessionCpu=0:00:34.0 mem=2234.2M
[02/27 18:46:51     34s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.0 mem=2234.2M
[02/27 18:46:51     34s] Usable buffer cells for single buffer setup transform:
[02/27 18:46:51     34s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/27 18:46:51     34s] Number of usable buffer cells above: 10
[02/27 18:46:51     34s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2234.2M, EPOCH TIME: 1740692811.170065
[02/27 18:46:51     34s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2234.2M, EPOCH TIME: 1740692811.170129
[02/27 18:46:51     34s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 69.12
[02/27 18:46:51     34s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:51     34s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/27 18:46:51     34s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:51     34s] |   69.12%|        -|   0.083|   0.000|   0:00:00.0| 2234.2M|
[02/27 18:46:51     34s] |   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2234.2M|
[02/27 18:46:51     34s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/27 18:46:51     34s] |   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2234.2M|
[02/27 18:46:51     34s] |   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2234.2M|
[02/27 18:46:51     34s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/27 18:46:51     34s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[02/27 18:46:51     34s] |   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2234.2M|
[02/27 18:46:51     34s] |   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2234.2M|
[02/27 18:46:51     34s] +---------+---------+--------+--------+------------+--------+
[02/27 18:46:51     34s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 69.12
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/27 18:46:51     34s] --------------------------------------------------------------
[02/27 18:46:51     34s] |                                   | Total     | Sequential |
[02/27 18:46:51     34s] --------------------------------------------------------------
[02/27 18:46:51     34s] | Num insts resized                 |       0  |       0    |
[02/27 18:46:51     34s] | Num insts undone                  |       0  |       0    |
[02/27 18:46:51     34s] | Num insts Downsized               |       0  |       0    |
[02/27 18:46:51     34s] | Num insts Samesized               |       0  |       0    |
[02/27 18:46:51     34s] | Num insts Upsized                 |       0  |       0    |
[02/27 18:46:51     34s] | Num multiple commits+uncommits    |       0  |       -    |
[02/27 18:46:51     34s] --------------------------------------------------------------
[02/27 18:46:51     34s] Bottom Preferred Layer:
[02/27 18:46:51     34s]     None
[02/27 18:46:51     34s] Via Pillar Rule:
[02/27 18:46:51     34s]     None
[02/27 18:46:51     34s] Finished writing unified metrics of routing constraints.
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/27 18:46:51     34s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[02/27 18:46:51     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2234.2M, EPOCH TIME: 1740692811.261978
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1389).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2234.2M, EPOCH TIME: 1740692811.264784
[02/27 18:46:51     34s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2234.2M, EPOCH TIME: 1740692811.265388
[02/27 18:46:51     34s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2234.2M, EPOCH TIME: 1740692811.265429
[02/27 18:46:51     34s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2234.2M, EPOCH TIME: 1740692811.267154
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:51     34s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2234.2M, EPOCH TIME: 1740692811.280137
[02/27 18:46:51     34s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2234.2M, EPOCH TIME: 1740692811.280200
[02/27 18:46:51     34s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2234.2M, EPOCH TIME: 1740692811.280215
[02/27 18:46:51     34s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2234.2M, EPOCH TIME: 1740692811.280296
[02/27 18:46:51     34s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2234.2M, EPOCH TIME: 1740692811.280332
[02/27 18:46:51     34s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2234.2M, EPOCH TIME: 1740692811.280353
[02/27 18:46:51     34s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:2234.2M, EPOCH TIME: 1740692811.280364
[02/27 18:46:51     34s] TDRefine: refinePlace mode is spiral
[02/27 18:46:51     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.213690.6
[02/27 18:46:51     34s] OPERPROF: Starting RefinePlace at level 1, MEM:2234.2M, EPOCH TIME: 1740692811.280386
[02/27 18:46:51     34s] *** Starting place_detail (0:00:34.2 mem=2234.2M) ***
[02/27 18:46:51     34s] Total net bbox length = 1.755e+04 (8.892e+03 8.655e+03) (ext = 9.531e+02)
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:51     34s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:51     34s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:51     34s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:51     34s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2234.2M, EPOCH TIME: 1740692811.282246
[02/27 18:46:51     34s] Starting refinePlace ...
[02/27 18:46:51     34s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:51     34s] One DDP V2 for no tweak run.
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 18:46:51     34s] Move report: legalization moves 13 insts, mean move: 0.90 um, max move: 1.80 um spiral
[02/27 18:46:51     34s] 	Max move on inst (FE_OFC35_product_o_22): (7.80, 19.76) --> (6.00, 19.76)
[02/27 18:46:51     34s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:51     34s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:51     34s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2237.3MB) @(0:00:34.2 - 0:00:34.2).
[02/27 18:46:51     34s] Move report: Detail placement moves 13 insts, mean move: 0.90 um, max move: 1.80 um 
[02/27 18:46:51     34s] 	Max move on inst (FE_OFC35_product_o_22): (7.80, 19.76) --> (6.00, 19.76)
[02/27 18:46:51     34s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2237.3MB
[02/27 18:46:51     34s] Statistics of distance of Instance movement in refine placement:
[02/27 18:46:51     34s]   maximum (X+Y) =         1.80 um
[02/27 18:46:51     34s]   inst (FE_OFC35_product_o_22) with max move: (7.8, 19.76) -> (6, 19.76)
[02/27 18:46:51     34s]   mean    (X+Y) =         0.90 um
[02/27 18:46:51     34s] Summary Report:
[02/27 18:46:51     34s] Instances move: 13 (out of 1389 movable)
[02/27 18:46:51     34s] Instances flipped: 0
[02/27 18:46:51     34s] Mean displacement: 0.90 um
[02/27 18:46:51     34s] Total instances moved : 13
[02/27 18:46:51     34s] Max displacement: 1.80 um (Instance: FE_OFC35_product_o_22) (7.8, 19.76) -> (6, 19.76)
[02/27 18:46:51     34s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[02/27 18:46:51     34s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.013, REAL:0.013, MEM:2237.3M, EPOCH TIME: 1740692811.295380
[02/27 18:46:51     34s] Total net bbox length = 1.755e+04 (8.895e+03 8.658e+03) (ext = 9.521e+02)
[02/27 18:46:51     34s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2237.3MB) @(0:00:34.2 - 0:00:34.2).
[02/27 18:46:51     34s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2237.3MB
[02/27 18:46:51     34s] *** Finished place_detail (0:00:34.2 mem=2237.3M) ***
[02/27 18:46:51     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.213690.6
[02/27 18:46:51     34s] OPERPROF: Finished RefinePlace at level 1, CPU:0.015, REAL:0.015, MEM:2237.3M, EPOCH TIME: 1740692811.295691
[02/27 18:46:51     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2237.3M, EPOCH TIME: 1740692811.298392
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1389).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2234.3M, EPOCH TIME: 1740692811.301437
[02/27 18:46:51     34s] *** maximum move = 1.80 um ***
[02/27 18:46:51     34s] *** Finished re-routing un-routed nets (2234.3M) ***
[02/27 18:46:51     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:2234.3M, EPOCH TIME: 1740692811.302929
[02/27 18:46:51     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2234.3M, EPOCH TIME: 1740692811.305033
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:51     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2234.3M, EPOCH TIME: 1740692811.318202
[02/27 18:46:51     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2234.3M, EPOCH TIME: 1740692811.318300
[02/27 18:46:51     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2234.3M, EPOCH TIME: 1740692811.318318
[02/27 18:46:51     34s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2234.3M, EPOCH TIME: 1740692811.318407
[02/27 18:46:51     34s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2234.3M, EPOCH TIME: 1740692811.318469
[02/27 18:46:51     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.016, MEM:2234.3M, EPOCH TIME: 1740692811.318498
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2234.3M) ***
[02/27 18:46:51     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.7
[02/27 18:46:51     34s] *** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:34.3/0:00:38.2 (0.9), mem = 2234.3M
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] =============================================================================================
[02/27 18:46:51     34s]  Step TAT Report : AreaOpt #3 / ccopt_design #1                                 21.15-s110_1
[02/27 18:46:51     34s] =============================================================================================
[02/27 18:46:51     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:51     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:51     34s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ OptimizationStep       ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/27 18:46:51     34s] [ OptSingleIteration     ]      5   0:00:00.0  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/27 18:46:51     34s] [ OptGetWeight           ]    228   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ OptEval                ]    228   0:00:00.1  (  29.8 % )     0:00:00.1 /  0:00:00.0    0.6
[02/27 18:46:51     34s] [ OptCommit              ]    228   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ PostCommitDelayUpdate  ]    228   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ RefinePlace            ]      1   0:00:00.1  (  29.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/27 18:46:51     34s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:51     34s] [ MISC                   ]          0:00:00.1  (  25.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/27 18:46:51     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:51     34s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/27 18:46:51     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2215.2M, EPOCH TIME: 1740692811.323021
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2177.2M, EPOCH TIME: 1740692811.325437
[02/27 18:46:51     34s] TotalInstCnt at PhyDesignMc Destruction: 1389
[02/27 18:46:51     34s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2177.21M, totSessionCpu=0:00:34).
[02/27 18:46:51     34s] postCtsLateCongRepair #1 0
[02/27 18:46:51     34s] postCtsLateCongRepair #1 0
[02/27 18:46:51     34s] postCtsLateCongRepair #1 0
[02/27 18:46:51     34s] postCtsLateCongRepair #1 0
[02/27 18:46:51     34s] Starting local wire reclaim
[02/27 18:46:51     34s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2177.2M, EPOCH TIME: 1740692811.342616
[02/27 18:46:51     34s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2177.2M, EPOCH TIME: 1740692811.342681
[02/27 18:46:51     34s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2177.2M, EPOCH TIME: 1740692811.342703
[02/27 18:46:51     34s] Processing tracks to init pin-track alignment.
[02/27 18:46:51     34s] z: 2, totalTracks: 1
[02/27 18:46:51     34s] z: 4, totalTracks: 1
[02/27 18:46:51     34s] z: 6, totalTracks: 1
[02/27 18:46:51     34s] z: 8, totalTracks: 1
[02/27 18:46:51     34s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:51     34s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2177.2M, EPOCH TIME: 1740692811.344648
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:51     34s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2177.2M, EPOCH TIME: 1740692811.357732
[02/27 18:46:51     34s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2177.2M, EPOCH TIME: 1740692811.357789
[02/27 18:46:51     34s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2177.2M, EPOCH TIME: 1740692811.357805
[02/27 18:46:51     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2177.2MB).
[02/27 18:46:51     34s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2177.2M, EPOCH TIME: 1740692811.357903
[02/27 18:46:51     34s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2177.2M, EPOCH TIME: 1740692811.357914
[02/27 18:46:51     34s] TDRefine: refinePlace mode is spiral
[02/27 18:46:51     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.213690.7
[02/27 18:46:51     34s] OPERPROF:   Starting RefinePlace at level 2, MEM:2177.2M, EPOCH TIME: 1740692811.357937
[02/27 18:46:51     34s] *** Starting place_detail (0:00:34.3 mem=2177.2M) ***
[02/27 18:46:51     34s] Total net bbox length = 1.755e+04 (8.895e+03 8.658e+03) (ext = 9.521e+02)
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:51     34s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:51     34s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:51     34s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2177.2M, EPOCH TIME: 1740692811.359890
[02/27 18:46:51     34s] Starting refinePlace ...
[02/27 18:46:51     34s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:51     34s] One DDP V2 for no tweak run.
[02/27 18:46:51     34s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2177.2M, EPOCH TIME: 1740692811.360472
[02/27 18:46:51     34s] OPERPROF:         Starting spMPad at level 5, MEM:2177.2M, EPOCH TIME: 1740692811.361380
[02/27 18:46:51     34s] OPERPROF:           Starting spContextMPad at level 6, MEM:2177.2M, EPOCH TIME: 1740692811.361435
[02/27 18:46:51     34s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2177.2M, EPOCH TIME: 1740692811.361448
[02/27 18:46:51     34s] MP Top (1389): mp=1.050. U=0.691.
[02/27 18:46:51     34s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2177.2M, EPOCH TIME: 1740692811.361682
[02/27 18:46:51     34s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2177.2M, EPOCH TIME: 1740692811.361794
[02/27 18:46:51     34s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2177.2M, EPOCH TIME: 1740692811.361806
[02/27 18:46:51     34s] OPERPROF:             Starting InitSKP at level 7, MEM:2177.2M, EPOCH TIME: 1740692811.361912
[02/27 18:46:51     34s] no activity file in design. spp won't run.
[02/27 18:46:51     34s] no activity file in design. spp won't run.
[02/27 18:46:51     34s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[02/27 18:46:51     34s] OPERPROF:             Finished InitSKP at level 7, CPU:0.026, REAL:0.026, MEM:2177.2M, EPOCH TIME: 1740692811.387915
[02/27 18:46:51     34s] Timing cost in AAE based: 0.8229348002932966
[02/27 18:46:51     34s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.028, REAL:0.028, MEM:2177.2M, EPOCH TIME: 1740692811.389663
[02/27 18:46:51     34s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.028, REAL:0.028, MEM:2177.2M, EPOCH TIME: 1740692811.389732
[02/27 18:46:51     34s] SKP cleared!
[02/27 18:46:51     34s] AAE Timing clean up.
[02/27 18:46:51     34s] Tweakage: fix icg 1, fix clk 0.
[02/27 18:46:51     34s] Tweakage: density cost 1, scale 0.4.
[02/27 18:46:51     34s] Tweakage: activity cost 0, scale 1.0.
[02/27 18:46:51     34s] Tweakage: timing cost on, scale 1.0.
[02/27 18:46:51     34s] OPERPROF:         Starting CoreOperation at level 5, MEM:2177.2M, EPOCH TIME: 1740692811.389983
[02/27 18:46:51     34s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2177.2M, EPOCH TIME: 1740692811.390350
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 222 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 47 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 10 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 56 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 14 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 0 pairs.
[02/27 18:46:51     34s] Tweakage swap 4 pairs.
[02/27 18:46:51     34s] Tweakage move 0 insts.
[02/27 18:46:51     34s] Tweakage move 0 insts.
[02/27 18:46:51     34s] Tweakage move 0 insts.
[02/27 18:46:51     34s] Tweakage move 115 insts.
[02/27 18:46:51     34s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.242, REAL:0.243, MEM:2177.2M, EPOCH TIME: 1740692811.633390
[02/27 18:46:51     34s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.243, REAL:0.243, MEM:2177.2M, EPOCH TIME: 1740692811.633482
[02/27 18:46:51     34s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.272, REAL:0.273, MEM:2177.2M, EPOCH TIME: 1740692811.633599
[02/27 18:46:51     34s] Move report: Congestion aware Tweak moves 550 insts, mean move: 2.60 um, max move: 10.91 um 
[02/27 18:46:51     34s] 	Max move on inst (mantissa_temp_reg[32]): (6.00, 16.34) --> (15.20, 18.05)
[02/27 18:46:51     34s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=2177.2mb) @(0:00:34.3 - 0:00:34.6).
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 18:46:51     34s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/27 18:46:51     34s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:51     34s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:51     34s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2177.2MB) @(0:00:34.6 - 0:00:34.6).
[02/27 18:46:51     34s] Move report: Detail placement moves 550 insts, mean move: 2.60 um, max move: 10.91 um 
[02/27 18:46:51     34s] 	Max move on inst (mantissa_temp_reg[32]): (6.00, 16.34) --> (15.20, 18.05)
[02/27 18:46:51     34s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2177.2MB
[02/27 18:46:51     34s] Statistics of distance of Instance movement in refine placement:
[02/27 18:46:51     34s]   maximum (X+Y) =        10.91 um
[02/27 18:46:51     34s]   inst (mantissa_temp_reg[32]) with max move: (6, 16.34) -> (15.2, 18.05)
[02/27 18:46:51     34s]   mean    (X+Y) =         2.60 um
[02/27 18:46:51     34s] Summary Report:
[02/27 18:46:51     34s] Instances move: 550 (out of 1389 movable)
[02/27 18:46:51     34s] Instances flipped: 0
[02/27 18:46:51     34s] Mean displacement: 2.60 um
[02/27 18:46:51     34s] Total instances moved : 550
[02/27 18:46:51     34s] Max displacement: 10.91 um (Instance: mantissa_temp_reg[32]) (6, 16.34) -> (15.2, 18.05)
[02/27 18:46:51     34s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: TLATNXL
[02/27 18:46:51     34s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.285, REAL:0.286, MEM:2177.2M, EPOCH TIME: 1740692811.645679
[02/27 18:46:51     34s] Total net bbox length = 1.712e+04 (8.728e+03 8.397e+03) (ext = 9.642e+02)
[02/27 18:46:51     34s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2177.2MB
[02/27 18:46:51     34s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2177.2MB) @(0:00:34.3 - 0:00:34.6).
[02/27 18:46:51     34s] *** Finished place_detail (0:00:34.6 mem=2177.2M) ***
[02/27 18:46:51     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.213690.7
[02/27 18:46:51     34s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.287, REAL:0.288, MEM:2177.2M, EPOCH TIME: 1740692811.645970
[02/27 18:46:51     34s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2177.2M, EPOCH TIME: 1740692811.645985
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1389).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:2177.2M, EPOCH TIME: 1740692811.648554
[02/27 18:46:51     34s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.305, REAL:0.306, MEM:2177.2M, EPOCH TIME: 1740692811.648583
[02/27 18:46:51     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:51     34s] #################################################################################
[02/27 18:46:51     34s] # Design Stage: PreRoute
[02/27 18:46:51     34s] # Design Name: multiplier32FP
[02/27 18:46:51     34s] # Design Mode: 45nm
[02/27 18:46:51     34s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:51     34s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:51     34s] # Signoff Settings: SI Off 
[02/27 18:46:51     34s] #################################################################################
[02/27 18:46:51     34s] Calculate delays in BcWc mode...
[02/27 18:46:51     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2169.2M, InitMEM = 2169.2M)
[02/27 18:46:51     34s] Start delay calculation (fullDC) (1 T). (MEM=2169.21)
[02/27 18:46:51     34s] End AAE Lib Interpolated Model. (MEM=2169.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:51     34s] Total number of fetched objects 1803
[02/27 18:46:51     34s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:51     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:51     34s] End delay calculation. (MEM=2177.64 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:51     34s] End delay calculation (fullDC). (MEM=2177.64 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:51     34s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2177.6M) ***
[02/27 18:46:51     34s] eGR doReRoute: optGuide
[02/27 18:46:51     34s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2177.6M, EPOCH TIME: 1740692811.955814
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] All LLGs are deleted
[02/27 18:46:51     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:51     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2177.6M, EPOCH TIME: 1740692811.955867
[02/27 18:46:51     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2177.6M, EPOCH TIME: 1740692811.955887
[02/27 18:46:51     34s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2128.6M, EPOCH TIME: 1740692811.956082
[02/27 18:46:51     34s] {MMLU 0 0 1803}
[02/27 18:46:51     34s] ### Creating LA Mngr. totSessionCpu=0:00:34.9 mem=2128.6M
[02/27 18:46:51     34s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.9 mem=2128.6M
[02/27 18:46:51     34s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2128.64 MB )
[02/27 18:46:51     34s] (I)      ==================== Layers =====================
[02/27 18:46:51     34s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:51     34s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/27 18:46:51     34s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:51     34s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/27 18:46:51     34s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/27 18:46:51     34s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:51     34s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/27 18:46:51     34s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/27 18:46:51     34s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/27 18:46:51     34s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/27 18:46:51     34s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/27 18:46:51     34s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/27 18:46:51     34s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/27 18:46:51     34s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/27 18:46:51     34s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/27 18:46:51     34s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/27 18:46:51     34s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/27 18:46:51     34s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/27 18:46:51     34s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/27 18:46:51     34s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/27 18:46:51     34s] (I)      +-----+----+---------+---------+--------+-------+
[02/27 18:46:51     34s] (I)      Started Import and model ( Curr Mem: 2128.64 MB )
[02/27 18:46:51     34s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:51     34s] (I)      == Non-default Options ==
[02/27 18:46:51     34s] (I)      Maximum routing layer                              : 11
[02/27 18:46:51     34s] (I)      Number of threads                                  : 1
[02/27 18:46:51     34s] (I)      Method to set GCell size                           : row
[02/27 18:46:51     34s] (I)      Counted 1027 PG shapes. We will not process PG shapes layer by layer.
[02/27 18:46:51     34s] (I)      Use row-based GCell size
[02/27 18:46:51     34s] (I)      Use row-based GCell align
[02/27 18:46:51     34s] (I)      layer 0 area = 80000
[02/27 18:46:51     34s] (I)      layer 1 area = 80000
[02/27 18:46:51     34s] (I)      layer 2 area = 80000
[02/27 18:46:51     34s] (I)      layer 3 area = 80000
[02/27 18:46:51     34s] (I)      layer 4 area = 80000
[02/27 18:46:51     34s] (I)      layer 5 area = 80000
[02/27 18:46:51     34s] (I)      layer 6 area = 80000
[02/27 18:46:51     34s] (I)      layer 7 area = 80000
[02/27 18:46:51     34s] (I)      layer 8 area = 80000
[02/27 18:46:51     34s] (I)      layer 9 area = 400000
[02/27 18:46:51     34s] (I)      layer 10 area = 400000
[02/27 18:46:51     34s] (I)      GCell unit size   : 3420
[02/27 18:46:51     34s] (I)      GCell multiplier  : 1
[02/27 18:46:51     34s] (I)      GCell row height  : 3420
[02/27 18:46:51     34s] (I)      Actual row height : 3420
[02/27 18:46:51     34s] (I)      GCell align ref   : 5200 5320
[02/27 18:46:51     34s] [NR-eGR] Track table information for default rule: 
[02/27 18:46:51     34s] [NR-eGR] Metal1 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal2 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal3 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal4 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal5 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal6 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal7 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal8 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal9 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal10 has single uniform track structure
[02/27 18:46:51     34s] [NR-eGR] Metal11 has single uniform track structure
[02/27 18:46:51     34s] (I)      ================== Default via ===================
[02/27 18:46:51     34s] (I)      +----+------------------+------------------------+
[02/27 18:46:51     34s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/27 18:46:51     34s] (I)      +----+------------------+------------------------+
[02/27 18:46:51     34s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[02/27 18:46:51     34s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/27 18:46:51     34s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/27 18:46:51     34s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/27 18:46:51     34s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[02/27 18:46:51     34s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/27 18:46:51     34s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[02/27 18:46:51     34s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/27 18:46:51     34s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/27 18:46:51     34s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/27 18:46:51     34s] (I)      +----+------------------+------------------------+
[02/27 18:46:51     34s] [NR-eGR] Read 1664 PG shapes
[02/27 18:46:51     34s] [NR-eGR] Read 0 clock shapes
[02/27 18:46:51     34s] [NR-eGR] Read 0 other shapes
[02/27 18:46:51     34s] [NR-eGR] #Routing Blockages  : 0
[02/27 18:46:51     34s] [NR-eGR] #Instance Blockages : 0
[02/27 18:46:51     34s] [NR-eGR] #PG Blockages       : 1664
[02/27 18:46:51     34s] [NR-eGR] #Halo Blockages     : 0
[02/27 18:46:51     34s] [NR-eGR] #Boundary Blockages : 0
[02/27 18:46:51     34s] [NR-eGR] #Clock Blockages    : 0
[02/27 18:46:51     34s] [NR-eGR] #Other Blockages    : 0
[02/27 18:46:51     34s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/27 18:46:51     34s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 69
[02/27 18:46:51     34s] [NR-eGR] Read 1770 nets ( ignored 1 )
[02/27 18:46:51     34s] (I)      early_global_route_priority property id does not exist.
[02/27 18:46:51     34s] (I)      Read Num Blocks=1664  Num Prerouted Wires=69  Num CS=0
[02/27 18:46:51     34s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 49
[02/27 18:46:51     34s] (I)      Layer 2 (H) : #blockages 180 : #preroutes 19
[02/27 18:46:51     34s] (I)      Layer 3 (V) : #blockages 180 : #preroutes 1
[02/27 18:46:51     34s] (I)      Layer 4 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:51     34s] (I)      Layer 5 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:51     34s] (I)      Layer 6 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:51     34s] (I)      Layer 7 (V) : #blockages 180 : #preroutes 0
[02/27 18:46:51     34s] (I)      Layer 8 (H) : #blockages 180 : #preroutes 0
[02/27 18:46:51     34s] (I)      Layer 9 (V) : #blockages 168 : #preroutes 0
[02/27 18:46:51     34s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/27 18:46:51     34s] (I)      Number of ignored nets                =      1
[02/27 18:46:51     34s] (I)      Number of connected nets              =      0
[02/27 18:46:51     34s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/27 18:46:51     34s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/27 18:46:51     34s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/27 18:46:51     34s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/27 18:46:51     34s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/27 18:46:51     34s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/27 18:46:51     34s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/27 18:46:51     34s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/27 18:46:51     34s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/27 18:46:51     34s] (I)      Ndr track 0 does not exist
[02/27 18:46:51     34s] (I)      ---------------------Grid Graph Info--------------------
[02/27 18:46:51     34s] (I)      Routing area        : (0, 0) - (163600, 161120)
[02/27 18:46:51     34s] (I)      Core area           : (5200, 5320) - (158400, 155800)
[02/27 18:46:51     34s] (I)      Site width          :   400  (dbu)
[02/27 18:46:51     34s] (I)      Row height          :  3420  (dbu)
[02/27 18:46:51     34s] (I)      GCell row height    :  3420  (dbu)
[02/27 18:46:51     34s] (I)      GCell width         :  3420  (dbu)
[02/27 18:46:51     34s] (I)      GCell height        :  3420  (dbu)
[02/27 18:46:51     34s] (I)      Grid                :    48    47    11
[02/27 18:46:51     34s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/27 18:46:51     34s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/27 18:46:51     34s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/27 18:46:51     34s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/27 18:46:51     34s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/27 18:46:51     34s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/27 18:46:51     34s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/27 18:46:51     34s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/27 18:46:51     34s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/27 18:46:51     34s] (I)      Total num of tracks :   424   409   424   409   424   409   424   409   424   162   169
[02/27 18:46:51     34s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/27 18:46:51     34s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/27 18:46:51     34s] (I)      --------------------------------------------------------
[02/27 18:46:51     34s] 
[02/27 18:46:51     34s] [NR-eGR] ============ Routing rule table ============
[02/27 18:46:51     34s] [NR-eGR] Rule id: 0  Nets: 1769
[02/27 18:46:51     34s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/27 18:46:51     34s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/27 18:46:51     34s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/27 18:46:51     34s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:51     34s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/27 18:46:51     34s] [NR-eGR] ========================================
[02/27 18:46:51     34s] [NR-eGR] 
[02/27 18:46:51     34s] (I)      =============== Blocked Tracks ===============
[02/27 18:46:51     34s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:51     34s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/27 18:46:51     34s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:51     34s] (I)      |     1 |       0 |        0 |         0.00% |
[02/27 18:46:51     34s] (I)      |     2 |   19223 |      900 |         4.68% |
[02/27 18:46:51     34s] (I)      |     3 |   20352 |      224 |         1.10% |
[02/27 18:46:51     34s] (I)      |     4 |   19223 |      900 |         4.68% |
[02/27 18:46:51     34s] (I)      |     5 |   20352 |      224 |         1.10% |
[02/27 18:46:51     34s] (I)      |     6 |   19223 |      900 |         4.68% |
[02/27 18:46:51     34s] (I)      |     7 |   20352 |      224 |         1.10% |
[02/27 18:46:51     34s] (I)      |     8 |   19223 |      900 |         4.68% |
[02/27 18:46:51     34s] (I)      |     9 |   20352 |      448 |         2.20% |
[02/27 18:46:51     34s] (I)      |    10 |    7614 |     1912 |        25.11% |
[02/27 18:46:51     34s] (I)      |    11 |    8112 |      474 |         5.84% |
[02/27 18:46:51     34s] (I)      +-------+---------+----------+---------------+
[02/27 18:46:51     34s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2128.64 MB )
[02/27 18:46:51     34s] (I)      Reset routing kernel
[02/27 18:46:51     34s] (I)      Started Global Routing ( Curr Mem: 2128.64 MB )
[02/27 18:46:51     34s] (I)      totalPins=5521  totalGlobalPin=5309 (96.16%)
[02/27 18:46:51     34s] (I)      total 2D Cap : 169748 = (88190 H, 81558 V)
[02/27 18:46:51     34s] (I)      
[02/27 18:46:51     34s] (I)      ============  Phase 1a Route ============
[02/27 18:46:51     34s] [NR-eGR] Layer group 1: route 1769 net(s) in layer range [2, 11]
[02/27 18:46:52     34s] (I)      Usage: 11457 = (6073 H, 5384 V) = (6.89% H, 6.60% V) = (1.038e+04um H, 9.207e+03um V)
[02/27 18:46:52     34s] (I)      
[02/27 18:46:52     34s] (I)      ============  Phase 1b Route ============
[02/27 18:46:52     34s] (I)      Usage: 11457 = (6073 H, 5384 V) = (6.89% H, 6.60% V) = (1.038e+04um H, 9.207e+03um V)
[02/27 18:46:52     34s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.959147e+04um
[02/27 18:46:52     34s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/27 18:46:52     34s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/27 18:46:52     34s] (I)      
[02/27 18:46:52     34s] (I)      ============  Phase 1c Route ============
[02/27 18:46:52     34s] (I)      Usage: 11457 = (6073 H, 5384 V) = (6.89% H, 6.60% V) = (1.038e+04um H, 9.207e+03um V)
[02/27 18:46:52     34s] (I)      
[02/27 18:46:52     34s] (I)      ============  Phase 1d Route ============
[02/27 18:46:52     34s] (I)      Usage: 11457 = (6073 H, 5384 V) = (6.89% H, 6.60% V) = (1.038e+04um H, 9.207e+03um V)
[02/27 18:46:52     34s] (I)      
[02/27 18:46:52     34s] (I)      ============  Phase 1e Route ============
[02/27 18:46:52     34s] (I)      Usage: 11457 = (6073 H, 5384 V) = (6.89% H, 6.60% V) = (1.038e+04um H, 9.207e+03um V)
[02/27 18:46:52     34s] (I)      
[02/27 18:46:52     34s] (I)      ============  Phase 1l Route ============
[02/27 18:46:52     34s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.959147e+04um
[02/27 18:46:52     34s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/27 18:46:52     34s] (I)      Layer  2:      18571      6243         0           0       18878    ( 0.00%) 
[02/27 18:46:52     34s] (I)      Layer  3:      19771      5521         0           0       19881    ( 0.00%) 
[02/27 18:46:52     34s] (I)      Layer  4:      18571      1274         0           0       18878    ( 0.00%) 
[02/27 18:46:52     34s] (I)      Layer  5:      19771       729         0           0       19881    ( 0.00%) 
[02/27 18:46:52     34s] (I)      Layer  6:      18571        21         0           0       18878    ( 0.00%) 
[02/27 18:46:52     34s] (I)      Layer  7:      19771        15         0           0       19881    ( 0.00%) 
[02/27 18:46:52     34s] (I)      Layer  8:      18571         7         0           0       18878    ( 0.00%) 
[02/27 18:46:52     34s] (I)      Layer  9:      19691        21         0           0       19881    ( 0.00%) 
[02/27 18:46:52     34s] (I)      Layer 10:       5566         6         0         629        6922    ( 8.33%) 
[02/27 18:46:52     34s] (I)      Layer 11:       7473        14         0         508        7445    ( 6.38%) 
[02/27 18:46:52     34s] (I)      Total:        166327     13851         0        1136      169402    ( 0.67%) 
[02/27 18:46:52     34s] (I)      
[02/27 18:46:52     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/27 18:46:52     34s] [NR-eGR]                        OverCon            
[02/27 18:46:52     34s] [NR-eGR]                         #Gcell     %Gcell
[02/27 18:46:52     34s] [NR-eGR]        Layer               (1)    OverCon
[02/27 18:46:52     34s] [NR-eGR] ----------------------------------------------
[02/27 18:46:52     34s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR] ----------------------------------------------
[02/27 18:46:52     34s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/27 18:46:52     34s] [NR-eGR] 
[02/27 18:46:52     34s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2136.64 MB )
[02/27 18:46:52     34s] (I)      total 2D Cap : 169846 = (88240 H, 81606 V)
[02/27 18:46:52     34s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/27 18:46:52     34s] (I)      ============= Track Assignment ============
[02/27 18:46:52     34s] (I)      Started Track Assignment (1T) ( Curr Mem: 2136.64 MB )
[02/27 18:46:52     34s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/27 18:46:52     34s] (I)      Run Multi-thread track assignment
[02/27 18:46:52     34s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2136.64 MB )
[02/27 18:46:52     34s] (I)      Started Export ( Curr Mem: 2136.64 MB )
[02/27 18:46:52     34s] [NR-eGR]                  Length (um)   Vias 
[02/27 18:46:52     34s] [NR-eGR] ------------------------------------
[02/27 18:46:52     34s] [NR-eGR]  Metal1   (1H)             0   5458 
[02/27 18:46:52     34s] [NR-eGR]  Metal2   (2V)          8257   7520 
[02/27 18:46:52     34s] [NR-eGR]  Metal3   (3H)          9449    629 
[02/27 18:46:52     34s] [NR-eGR]  Metal4   (4V)          2118    205 
[02/27 18:46:52     34s] [NR-eGR]  Metal5   (5H)          1256     16 
[02/27 18:46:52     34s] [NR-eGR]  Metal6   (6V)            26     15 
[02/27 18:46:52     34s] [NR-eGR]  Metal7   (7H)            27     10 
[02/27 18:46:52     34s] [NR-eGR]  Metal8   (8V)             3     10 
[02/27 18:46:52     34s] [NR-eGR]  Metal9   (9H)             1      8 
[02/27 18:46:52     34s] [NR-eGR]  Metal10  (10V)            2      8 
[02/27 18:46:52     34s] [NR-eGR]  Metal11  (11H)           42      0 
[02/27 18:46:52     34s] [NR-eGR] ------------------------------------
[02/27 18:46:52     34s] [NR-eGR]           Total        21181  13879 
[02/27 18:46:52     34s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:52     34s] [NR-eGR] Total half perimeter of net bounding box: 17124um
[02/27 18:46:52     34s] [NR-eGR] Total length: 21181um, number of vias: 13879
[02/27 18:46:52     34s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:52     34s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/27 18:46:52     34s] [NR-eGR] --------------------------------------------------------------------------
[02/27 18:46:52     34s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2127.13 MB )
[02/27 18:46:52     34s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 2127.13 MB )
[02/27 18:46:52     34s] (I)      ==================================== Runtime Summary =====================================
[02/27 18:46:52     34s] (I)       Step                                         %      Start     Finish      Real       CPU 
[02/27 18:46:52     34s] (I)      ------------------------------------------------------------------------------------------
[02/27 18:46:52     34s] (I)       Early Global Route kernel              100.00%  19.46 sec  19.59 sec  0.13 sec  0.06 sec 
[02/27 18:46:52     34s] (I)       +-Import and model                      30.84%  19.46 sec  19.50 sec  0.04 sec  0.01 sec 
[02/27 18:46:52     34s] (I)       | +-Create place DB                      1.34%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Import place data                  1.32%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Read instances and placement     0.41%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Read nets                        0.86%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Create route DB                     25.18%  19.46 sec  19.50 sec  0.03 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Import route data (1T)            25.08%  19.46 sec  19.50 sec  0.03 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Read blockages ( Layer 2-11 )    9.53%  19.48 sec  19.49 sec  0.01 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | | +-Read routing blockages         0.00%  19.48 sec  19.48 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | | +-Read instance blockages        0.11%  19.48 sec  19.48 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | | +-Read PG blockages              1.51%  19.48 sec  19.48 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | | +-Read clock blockages           0.84%  19.48 sec  19.49 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | | +-Read other blockages           0.90%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | | +-Read halo blockages            0.01%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | | +-Read boundary cut boxes        0.00%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Read blackboxes                  0.01%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Read prerouted                   0.27%  19.49 sec  19.49 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Read unlegalized nets            0.06%  19.49 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Read nets                        0.23%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Set up via pillars               0.00%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Initialize 3D grid graph         0.01%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Model blockage capacity          0.58%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | | +-Initialize 3D capacity         0.53%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Read aux data                        0.00%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Others data preparation              0.03%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Create route kernel                  4.13%  19.50 sec  19.50 sec  0.01 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       +-Global Routing                        40.93%  19.50 sec  19.55 sec  0.05 sec  0.01 sec 
[02/27 18:46:52     34s] (I)       | +-Initialization                       0.13%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Net group 1                          9.29%  19.50 sec  19.51 sec  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)       | | +-Generate topology                  0.64%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Phase 1a                           1.46%  19.50 sec  19.51 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Pattern routing (1T)             1.22%  19.50 sec  19.50 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Add via demand to 2D             0.15%  19.50 sec  19.51 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Phase 1b                           0.02%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Phase 1c                           0.00%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Phase 1d                           0.01%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Phase 1e                           0.03%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | | +-Route legalization               0.00%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Phase 1l                           6.81%  19.51 sec  19.51 sec  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)       | | | +-Layer assignment (1T)            6.67%  19.51 sec  19.51 sec  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)       | +-Clean cong LA                        0.00%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       +-Export 3D cong map                     0.25%  19.55 sec  19.55 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Export 2D cong map                   0.04%  19.55 sec  19.55 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       +-Extract Global 3D Wires                0.22%  19.56 sec  19.56 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       +-Track Assignment (1T)                  7.07%  19.56 sec  19.57 sec  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)       | +-Initialization                       0.06%  19.56 sec  19.56 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Track Assignment Kernel              6.82%  19.56 sec  19.56 sec  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)       | +-Free Memory                          0.00%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       +-Export                                17.60%  19.57 sec  19.59 sec  0.02 sec  0.02 sec 
[02/27 18:46:52     34s] (I)       | +-Export DB wires                      2.76%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Export all nets                    2.05%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | | +-Set wire vias                      0.50%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Report wirelength                    0.84%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Update net boxes                     1.03%  19.57 sec  19.57 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)       | +-Update timing                       12.83%  19.57 sec  19.59 sec  0.02 sec  0.02 sec 
[02/27 18:46:52     34s] (I)       +-Postprocess design                     0.09%  19.59 sec  19.59 sec  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)      ===================== Summary by functions =====================
[02/27 18:46:52     34s] (I)       Lv  Step                                 %      Real       CPU 
[02/27 18:46:52     34s] (I)      ----------------------------------------------------------------
[02/27 18:46:52     34s] (I)        0  Early Global Route kernel      100.00%  0.13 sec  0.06 sec 
[02/27 18:46:52     34s] (I)        1  Global Routing                  40.93%  0.05 sec  0.01 sec 
[02/27 18:46:52     34s] (I)        1  Import and model                30.84%  0.04 sec  0.01 sec 
[02/27 18:46:52     34s] (I)        1  Export                          17.60%  0.02 sec  0.02 sec 
[02/27 18:46:52     34s] (I)        1  Track Assignment (1T)            7.07%  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)        1  Export 3D cong map               0.25%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        1  Extract Global 3D Wires          0.22%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        1  Postprocess design               0.09%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Create route DB                 25.18%  0.03 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Update timing                   12.83%  0.02 sec  0.02 sec 
[02/27 18:46:52     34s] (I)        2  Net group 1                      9.29%  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)        2  Track Assignment Kernel          6.82%  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)        2  Create route kernel              4.13%  0.01 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Export DB wires                  2.76%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Create place DB                  1.34%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Update net boxes                 1.03%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Report wirelength                0.84%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Initialization                   0.19%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Export 2D cong map               0.04%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Others data preparation          0.03%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Import route data (1T)          25.08%  0.03 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Phase 1l                         6.81%  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)        3  Export all nets                  2.05%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Phase 1a                         1.46%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Import place data                1.32%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Generate topology                0.64%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Set wire vias                    0.50%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Read blockages ( Layer 2-11 )    9.53%  0.01 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Layer assignment (1T)            6.67%  0.01 sec  0.01 sec 
[02/27 18:46:52     34s] (I)        4  Pattern routing (1T)             1.22%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Read nets                        1.10%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Model blockage capacity          0.58%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Read instances and placement     0.41%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Read prerouted                   0.27%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Add via demand to 2D             0.15%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Read unlegalized nets            0.06%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Initialize 3D grid graph         0.01%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        5  Read PG blockages                1.51%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        5  Read other blockages             0.90%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        5  Read clock blockages             0.84%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        5  Initialize 3D capacity           0.53%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        5  Read instance blockages          0.11%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/27 18:46:52     34s] Extraction called for design 'multiplier32FP' of instances=1389 and nets=1830 using extraction engine 'pre_route' .
[02/27 18:46:52     34s] pre_route RC Extraction called for design multiplier32FP.
[02/27 18:46:52     34s] RC Extraction called in multi-corner(2) mode.
[02/27 18:46:52     34s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:46:52     34s] Type 'man IMPEXT-6166' for more detail.
[02/27 18:46:52     34s] RCMode: PreRoute
[02/27 18:46:52     34s]       RC Corner Indexes            0       1   
[02/27 18:46:52     34s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/27 18:46:52     34s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:52     34s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:52     34s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:52     34s] Shrink Factor                : 1.00000
[02/27 18:46:52     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 18:46:52     34s] Using capacitance table file ...
[02/27 18:46:52     34s] 
[02/27 18:46:52     34s] Trim Metal Layers:
[02/27 18:46:52     34s] LayerId::1 widthSet size::4
[02/27 18:46:52     34s] LayerId::2 widthSet size::4
[02/27 18:46:52     34s] LayerId::3 widthSet size::4
[02/27 18:46:52     34s] LayerId::4 widthSet size::4
[02/27 18:46:52     34s] LayerId::5 widthSet size::4
[02/27 18:46:52     34s] LayerId::6 widthSet size::4
[02/27 18:46:52     34s] LayerId::7 widthSet size::4
[02/27 18:46:52     34s] LayerId::8 widthSet size::4
[02/27 18:46:52     34s] LayerId::9 widthSet size::4
[02/27 18:46:52     34s] LayerId::10 widthSet size::4
[02/27 18:46:52     34s] LayerId::11 widthSet size::3
[02/27 18:46:52     34s] eee: pegSigSF::1.070000
[02/27 18:46:52     34s] Updating RC grid for preRoute extraction ...
[02/27 18:46:52     34s] Initializing multi-corner resistance tables ...
[02/27 18:46:52     34s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:46:52     34s] eee: l::2 avDens::0.236688 usedTrk::505.919769 availTrk::2137.500000 sigTrk::505.919769
[02/27 18:46:52     34s] eee: l::3 avDens::0.258275 usedTrk::581.119589 availTrk::2250.000000 sigTrk::581.119589
[02/27 18:46:52     34s] eee: l::4 avDens::0.065339 usedTrk::128.488771 availTrk::1966.500000 sigTrk::128.488771
[02/27 18:46:52     34s] eee: l::5 avDens::0.040572 usedTrk::76.680556 availTrk::1890.000000 sigTrk::76.680556
[02/27 18:46:52     34s] eee: l::6 avDens::0.004511 usedTrk::1.542690 availTrk::342.000000 sigTrk::1.542690
[02/27 18:46:52     34s] eee: l::7 avDens::0.005783 usedTrk::1.561404 availTrk::270.000000 sigTrk::1.561404
[02/27 18:46:52     34s] eee: l::8 avDens::0.000693 usedTrk::0.177778 availTrk::256.500000 sigTrk::0.177778
[02/27 18:46:52     34s] eee: l::9 avDens::0.000162 usedTrk::0.029240 availTrk::180.000000 sigTrk::0.029240
[02/27 18:46:52     34s] eee: l::10 avDens::0.149449 usedTrk::127.778918 availTrk::855.000000 sigTrk::127.778918
[02/27 18:46:52     34s] eee: l::11 avDens::0.050593 usedTrk::23.677310 availTrk::468.000000 sigTrk::23.677310
[02/27 18:46:52     34s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:52     34s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.214295 uaWl=1.000000 uaWlH=0.165023 aWlH=0.000000 lMod=0 pMax=0.812200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:52     34s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2127.129M)
[02/27 18:46:52     34s] Compute RC Scale Done ...
[02/27 18:46:52     34s] OPERPROF: Starting HotSpotCal at level 1, MEM:2146.2M, EPOCH TIME: 1740692812.120736
[02/27 18:46:52     34s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:52     34s] [hotspot] |            |   max hotspot | total hotspot |
[02/27 18:46:52     34s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:52     34s] [hotspot] | normalized |          0.00 |          0.00 |
[02/27 18:46:52     34s] [hotspot] +------------+---------------+---------------+
[02/27 18:46:52     34s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 18:46:52     34s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 18:46:52     34s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2146.2M, EPOCH TIME: 1740692812.120997
[02/27 18:46:52     34s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/27 18:46:52     34s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/27 18:46:52     34s] Begin: GigaOpt Route Type Constraints Refinement
[02/27 18:46:52     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.8
[02/27 18:46:52     34s] ### Creating RouteCongInterface, started
[02/27 18:46:52     34s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:35.0/0:00:39.0 (0.9), mem = 2146.2M
[02/27 18:46:52     34s] 
[02/27 18:46:52     34s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/27 18:46:52     34s] 
[02/27 18:46:52     34s] #optDebug: {0, 1.000}
[02/27 18:46:52     34s] ### Creating RouteCongInterface, finished
[02/27 18:46:52     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.8
[02/27 18:46:52     34s] Updated routing constraints on 0 nets.
[02/27 18:46:52     34s] Bottom Preferred Layer:
[02/27 18:46:52     34s]     None
[02/27 18:46:52     34s] Via Pillar Rule:
[02/27 18:46:52     34s]     None
[02/27 18:46:52     34s] Finished writing unified metrics of routing constraints.
[02/27 18:46:52     34s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:35.0/0:00:39.0 (0.9), mem = 2146.2M
[02/27 18:46:52     34s] 
[02/27 18:46:52     34s] =============================================================================================
[02/27 18:46:52     34s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.15-s110_1
[02/27 18:46:52     34s] =============================================================================================
[02/27 18:46:52     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:52     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:52     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     34s] [ MISC                   ]          0:00:00.0  (  18.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:52     34s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     34s] ---------------------------------------------------------------------------------------------
[02/27 18:46:52     34s] 
[02/27 18:46:52     34s] End: GigaOpt Route Type Constraints Refinement
[02/27 18:46:52     34s] skip EGR on cluster skew clock nets.
[02/27 18:46:52     35s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:52     35s] #################################################################################
[02/27 18:46:52     35s] # Design Stage: PreRoute
[02/27 18:46:52     35s] # Design Name: multiplier32FP
[02/27 18:46:52     35s] # Design Mode: 45nm
[02/27 18:46:52     35s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:52     35s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:52     35s] # Signoff Settings: SI Off 
[02/27 18:46:52     35s] #################################################################################
[02/27 18:46:52     35s] Calculate delays in BcWc mode...
[02/27 18:46:52     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 2155.7M, InitMEM = 2155.7M)
[02/27 18:46:52     35s] Start delay calculation (fullDC) (1 T). (MEM=2155.72)
[02/27 18:46:52     35s] End AAE Lib Interpolated Model. (MEM=2155.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:52     35s] Total number of fetched objects 1803
[02/27 18:46:52     35s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:52     35s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:52     35s] End delay calculation. (MEM=2172.32 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:52     35s] End delay calculation (fullDC). (MEM=2172.32 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:52     35s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2172.3M) ***
[02/27 18:46:52     35s] Begin: GigaOpt postEco DRV Optimization
[02/27 18:46:52     35s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/27 18:46:52     35s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/27 18:46:52     35s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:35.3/0:00:39.3 (0.9), mem = 2172.3M
[02/27 18:46:52     35s] Info: 1 net with fixed/cover wires excluded.
[02/27 18:46:52     35s] Info: 2 ideal nets excluded from IPO operation.
[02/27 18:46:52     35s] Info: 1 clock net  excluded from IPO operation.
[02/27 18:46:52     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.213690.9
[02/27 18:46:52     35s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/27 18:46:52     35s] ### Creating PhyDesignMc. totSessionCpu=0:00:35.3 mem=2172.3M
[02/27 18:46:52     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:2172.3M, EPOCH TIME: 1740692812.403293
[02/27 18:46:52     35s] Processing tracks to init pin-track alignment.
[02/27 18:46:52     35s] z: 2, totalTracks: 1
[02/27 18:46:52     35s] z: 4, totalTracks: 1
[02/27 18:46:52     35s] z: 6, totalTracks: 1
[02/27 18:46:52     35s] z: 8, totalTracks: 1
[02/27 18:46:52     35s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:52     35s] All LLGs are deleted
[02/27 18:46:52     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:52     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:52     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2172.3M, EPOCH TIME: 1740692812.405258
[02/27 18:46:52     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2172.3M, EPOCH TIME: 1740692812.405426
[02/27 18:46:52     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2172.3M, EPOCH TIME: 1740692812.405607
[02/27 18:46:52     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:52     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:52     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2172.3M, EPOCH TIME: 1740692812.406281
[02/27 18:46:52     35s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:52     35s] Core basic site is CoreSite
[02/27 18:46:52     35s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:46:52     35s] Type 'man IMPSP-365' for more detail.
[02/27 18:46:52     35s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2172.3M, EPOCH TIME: 1740692812.418375
[02/27 18:46:52     35s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:52     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:52     35s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2172.3M, EPOCH TIME: 1740692812.418721
[02/27 18:46:52     35s] Fast DP-INIT is on for default
[02/27 18:46:52     35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 18:46:52     35s] Atter site array init, number of instance map data is 0.
[02/27 18:46:52     35s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2172.3M, EPOCH TIME: 1740692812.419549
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:52     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2172.3M, EPOCH TIME: 1740692812.419798
[02/27 18:46:52     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2172.3M, EPOCH TIME: 1740692812.419818
[02/27 18:46:52     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2172.3M, EPOCH TIME: 1740692812.419835
[02/27 18:46:52     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2172.3MB).
[02/27 18:46:52     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2172.3M, EPOCH TIME: 1740692812.419935
[02/27 18:46:52     35s] TotalInstCnt at PhyDesignMc Initialization: 1389
[02/27 18:46:52     35s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.3 mem=2172.3M
[02/27 18:46:52     35s] ### Creating RouteCongInterface, started
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] #optDebug: {0, 1.000}
[02/27 18:46:52     35s] ### Creating RouteCongInterface, finished
[02/27 18:46:52     35s] {MG  {8 0 4.8 0.11743}  {10 0 16.4 0.394569} }
[02/27 18:46:52     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.3 mem=2172.3M
[02/27 18:46:52     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.3 mem=2172.3M
[02/27 18:46:52     35s] [GPS-DRV] Optimizer parameters ============================= 
[02/27 18:46:52     35s] [GPS-DRV] maxDensity (design): 0.95
[02/27 18:46:52     35s] [GPS-DRV] maxLocalDensity: 0.98
[02/27 18:46:52     35s] [GPS-DRV] All active and enabled setup views
[02/27 18:46:52     35s] [GPS-DRV]     analysis_normal_slow_max
[02/27 18:46:52     35s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/27 18:46:52     35s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/27 18:46:52     35s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/27 18:46:52     35s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/27 18:46:52     35s] [GPS-DRV] timing-driven DRV settings
[02/27 18:46:52     35s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/27 18:46:52     35s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2206.7M, EPOCH TIME: 1740692812.487811
[02/27 18:46:52     35s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2206.7M, EPOCH TIME: 1740692812.487881
[02/27 18:46:52     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 18:46:52     35s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/27 18:46:52     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 18:46:52     35s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/27 18:46:52     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 18:46:52     35s] Info: violation cost 69.552658 (cap = 0.000000, tran = 69.552658, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 18:46:52     35s] |    66|   231|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    96.79|     0.00|       0|       0|       0| 69.12%|          |         |
[02/27 18:46:52     35s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 18:46:52     35s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    96.79|     0.00|      44|       0|       0| 70.42%| 0:00:00.0|  2248.3M|
[02/27 18:46:52     35s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] ###############################################################################
[02/27 18:46:52     35s] #
[02/27 18:46:52     35s] #  Large fanout net report:  
[02/27 18:46:52     35s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/27 18:46:52     35s] #     - current density: 70.42
[02/27 18:46:52     35s] #
[02/27 18:46:52     35s] #  List of high fanout nets:
[02/27 18:46:52     35s] #
[02/27 18:46:52     35s] ###############################################################################
[02/27 18:46:52     35s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    96.79|     0.00|       0|       0|       0| 70.42%| 0:00:00.0|  2248.3M|
[02/27 18:46:52     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/27 18:46:52     35s] Bottom Preferred Layer:
[02/27 18:46:52     35s]     None
[02/27 18:46:52     35s] Via Pillar Rule:
[02/27 18:46:52     35s]     None
[02/27 18:46:52     35s] Finished writing unified metrics of routing constraints.
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] =======================================================================
[02/27 18:46:52     35s]                 Reasons for remaining drv violations
[02/27 18:46:52     35s] =======================================================================
[02/27 18:46:52     35s] *info: Total 65 net(s) have violations which can't be fixed by DRV optimization.
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] MultiBuffering failure reasons
[02/27 18:46:52     35s] ------------------------------------------------
[02/27 18:46:52     35s] *info:    65 net(s): Could not be fixed because the gain is not enough.
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2248.3M) ***
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] Total-nets :: 1814, Stn-nets :: 0, ratio :: 0 %, Total-len 21176.6, Stn-len 0
[02/27 18:46:52     35s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2229.2M, EPOCH TIME: 1740692812.982885
[02/27 18:46:52     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1433).
[02/27 18:46:52     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:52     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:52     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:52     35s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2168.2M, EPOCH TIME: 1740692812.986807
[02/27 18:46:52     35s] TotalInstCnt at PhyDesignMc Destruction: 1433
[02/27 18:46:52     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.213690.9
[02/27 18:46:52     35s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:35.8/0:00:39.9 (0.9), mem = 2168.2M
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] =============================================================================================
[02/27 18:46:52     35s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.15-s110_1
[02/27 18:46:52     35s] =============================================================================================
[02/27 18:46:52     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:52     35s] ---------------------------------------------------------------------------------------------
[02/27 18:46:52     35s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/27 18:46:52     35s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/27 18:46:52     35s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[02/27 18:46:52     35s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ OptEval                ]      3   0:00:00.4  (  70.3 % )     0:00:00.4 /  0:00:00.4    1.0
[02/27 18:46:52     35s] [ OptCommit              ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/27 18:46:52     35s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/27 18:46:52     35s] [ IncrDelayCalc          ]      8   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    0.9
[02/27 18:46:52     35s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:52     35s] [ MISC                   ]          0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/27 18:46:52     35s] ---------------------------------------------------------------------------------------------
[02/27 18:46:52     35s]  DrvOpt #3 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/27 18:46:52     35s] ---------------------------------------------------------------------------------------------
[02/27 18:46:52     35s] 
[02/27 18:46:52     35s] End: GigaOpt postEco DRV Optimization
[02/27 18:46:52     35s] **INFO: Flow update: Design timing is met.
[02/27 18:46:52     35s] Running refinePlace -preserveRouting true -hardFence false
[02/27 18:46:52     35s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2168.2M, EPOCH TIME: 1740692812.988740
[02/27 18:46:52     35s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2168.2M, EPOCH TIME: 1740692812.988768
[02/27 18:46:52     35s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2168.2M, EPOCH TIME: 1740692812.988786
[02/27 18:46:52     35s] Processing tracks to init pin-track alignment.
[02/27 18:46:52     35s] z: 2, totalTracks: 1
[02/27 18:46:52     35s] z: 4, totalTracks: 1
[02/27 18:46:52     35s] z: 6, totalTracks: 1
[02/27 18:46:52     35s] z: 8, totalTracks: 1
[02/27 18:46:52     35s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:46:52     35s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2168.2M, EPOCH TIME: 1740692812.990943
[02/27 18:46:52     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:52     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s]  Skipping Bad Lib Cell Checking (CMU) !
[02/27 18:46:53     35s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2168.2M, EPOCH TIME: 1740692813.004169
[02/27 18:46:53     35s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2168.2M, EPOCH TIME: 1740692813.004221
[02/27 18:46:53     35s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1740692813.004237
[02/27 18:46:53     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2168.2MB).
[02/27 18:46:53     35s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.016, REAL:0.016, MEM:2168.2M, EPOCH TIME: 1740692813.004341
[02/27 18:46:53     35s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.016, REAL:0.016, MEM:2168.2M, EPOCH TIME: 1740692813.004352
[02/27 18:46:53     35s] TDRefine: refinePlace mode is spiral
[02/27 18:46:53     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.213690.8
[02/27 18:46:53     35s] OPERPROF:   Starting RefinePlace at level 2, MEM:2168.2M, EPOCH TIME: 1740692813.004373
[02/27 18:46:53     35s] *** Starting place_detail (0:00:35.9 mem=2168.2M) ***
[02/27 18:46:53     35s] Total net bbox length = 1.715e+04 (8.734e+03 8.416e+03) (ext = 5.266e+02)
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:53     35s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:53     35s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:53     35s] User Input Parameters:
[02/27 18:46:53     35s] - Congestion Driven    : Off
[02/27 18:46:53     35s] - Timing Driven        : Off
[02/27 18:46:53     35s] - Area-Violation Based : Off
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s] Starting Small incrNP...
[02/27 18:46:53     35s] - Start Rollback Level : -5
[02/27 18:46:53     35s] - Legalized            : On
[02/27 18:46:53     35s] - Window Based         : Off
[02/27 18:46:53     35s] - eDen incr mode       : Off
[02/27 18:46:53     35s] - Small incr mode      : On
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2168.2M, EPOCH TIME: 1740692813.006433
[02/27 18:46:53     35s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2168.2M, EPOCH TIME: 1740692813.006565
[02/27 18:46:53     35s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1740692813.006714
[02/27 18:46:53     35s] default core: bins with density > 0.750 = 16.00 % ( 4 / 25 )
[02/27 18:46:53     35s] Density distribution unevenness ratio (U70) = 3.905%
[02/27 18:46:53     35s] Density distribution unevenness ratio (U80) = 0.320%
[02/27 18:46:53     35s] Density distribution unevenness ratio (U90) = 0.000%
[02/27 18:46:53     35s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1740692813.006737
[02/27 18:46:53     35s] cost 0.822093, thresh 1.000000
[02/27 18:46:53     35s] Density distribution unevenness ratio = 3.905%
[02/27 18:46:53     35s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2168.2M)
[02/27 18:46:53     35s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:53     35s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2168.2M, EPOCH TIME: 1740692813.006785
[02/27 18:46:53     35s] Starting refinePlace ...
[02/27 18:46:53     35s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:53     35s] One DDP V2 for no tweak run.
[02/27 18:46:53     35s] (I)      Default pattern map key = multiplier32FP_default.
[02/27 18:46:53     35s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2168.2M, EPOCH TIME: 1740692813.008994
[02/27 18:46:53     35s] DDP initSite1 nrRow 44 nrJob 44
[02/27 18:46:53     35s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2168.2M, EPOCH TIME: 1740692813.009023
[02/27 18:46:53     35s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1740692813.009045
[02/27 18:46:53     35s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2168.2M, EPOCH TIME: 1740692813.009057
[02/27 18:46:53     35s] DDP markSite nrRow 44 nrJob 44
[02/27 18:46:53     35s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1740692813.009086
[02/27 18:46:53     35s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1740692813.009096
[02/27 18:46:53     35s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/27 18:46:53     35s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2168.2M, EPOCH TIME: 1740692813.009783
[02/27 18:46:53     35s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2168.2M, EPOCH TIME: 1740692813.009797
[02/27 18:46:53     35s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1740692813.009925
[02/27 18:46:53     35s] ** Cut row section cpu time 0:00:00.0.
[02/27 18:46:53     35s]  ** Cut row section real time 0:00:00.0.
[02/27 18:46:53     35s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1740692813.009943
[02/27 18:46:53     35s]   Spread Effort: high, pre-route mode, useDDP on.
[02/27 18:46:53     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2168.2MB) @(0:00:35.9 - 0:00:35.9).
[02/27 18:46:53     35s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/27 18:46:53     35s] wireLenOptFixPriorityInst 40 inst fixed
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/27 18:46:53     35s] Move report: legalization moves 44 insts, mean move: 5.60 um, max move: 13.86 um spiral
[02/27 18:46:53     35s] 	Max move on inst (FE_OFC174_a_i_15): (37.00, 2.66) --> (40.60, 12.92)
[02/27 18:46:53     35s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:53     35s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/27 18:46:53     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2171.2MB) @(0:00:35.9 - 0:00:35.9).
[02/27 18:46:53     35s] Move report: Detail placement moves 44 insts, mean move: 5.60 um, max move: 13.86 um 
[02/27 18:46:53     35s] 	Max move on inst (FE_OFC174_a_i_15): (37.00, 2.66) --> (40.60, 12.92)
[02/27 18:46:53     35s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2171.2MB
[02/27 18:46:53     35s] Statistics of distance of Instance movement in refine placement:
[02/27 18:46:53     35s]   maximum (X+Y) =        13.86 um
[02/27 18:46:53     35s]   inst (FE_OFC174_a_i_15) with max move: (37, 2.66) -> (40.6, 12.92)
[02/27 18:46:53     35s]   mean    (X+Y) =         5.60 um
[02/27 18:46:53     35s] Summary Report:
[02/27 18:46:53     35s] Instances move: 44 (out of 1433 movable)
[02/27 18:46:53     35s] Instances flipped: 0
[02/27 18:46:53     35s] Mean displacement: 5.60 um
[02/27 18:46:53     35s] Total instances moved : 44
[02/27 18:46:53     35s] Max displacement: 13.86 um (Instance: FE_OFC174_a_i_15) (37, 2.66) -> (40.6, 12.92)
[02/27 18:46:53     35s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[02/27 18:46:53     35s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.025, REAL:0.026, MEM:2171.2M, EPOCH TIME: 1740692813.032348
[02/27 18:46:53     35s] Total net bbox length = 1.728e+04 (8.802e+03 8.473e+03) (ext = 7.465e+02)
[02/27 18:46:53     35s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2171.2MB) @(0:00:35.9 - 0:00:35.9).
[02/27 18:46:53     35s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2171.2MB
[02/27 18:46:53     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.213690.8
[02/27 18:46:53     35s] *** Finished place_detail (0:00:35.9 mem=2171.2M) ***
[02/27 18:46:53     35s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.028, REAL:0.028, MEM:2171.2M, EPOCH TIME: 1740692813.032632
[02/27 18:46:53     35s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2171.2M, EPOCH TIME: 1740692813.032645
[02/27 18:46:53     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1433).
[02/27 18:46:53     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:53     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:53     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:53     35s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.004, REAL:0.004, MEM:2168.2M, EPOCH TIME: 1740692813.036482
[02/27 18:46:53     35s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.048, REAL:0.048, MEM:2168.2M, EPOCH TIME: 1740692813.036524
[02/27 18:46:53     35s] **INFO: Flow update: Design timing is met.
[02/27 18:46:53     35s] **INFO: Flow update: Design timing is met.
[02/27 18:46:53     35s] **INFO: Flow update: Design timing is met.
[02/27 18:46:53     35s] #optDebug: fT-D <X 1 0 0 0>
[02/27 18:46:53     35s] #optDebug: fT-D <X 1 0 0 0>
[02/27 18:46:53     35s] Register exp ratio and priority group on 0 nets on 1847 nets : 
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s] Active setup views:
[02/27 18:46:53     35s]  analysis_normal_slow_max
[02/27 18:46:53     35s]   Dominating endpoints: 0
[02/27 18:46:53     35s]   Dominating TNS: -0.000
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s] Extraction called for design 'multiplier32FP' of instances=1433 and nets=1874 using extraction engine 'pre_route' .
[02/27 18:46:53     35s] pre_route RC Extraction called for design multiplier32FP.
[02/27 18:46:53     35s] RC Extraction called in multi-corner(2) mode.
[02/27 18:46:53     35s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:46:53     35s] Type 'man IMPEXT-6166' for more detail.
[02/27 18:46:53     35s] RCMode: PreRoute
[02/27 18:46:53     35s]       RC Corner Indexes            0       1   
[02/27 18:46:53     35s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/27 18:46:53     35s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:53     35s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:53     35s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/27 18:46:53     35s] Shrink Factor                : 1.00000
[02/27 18:46:53     35s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 18:46:53     35s] Using capacitance table file ...
[02/27 18:46:53     35s] 
[02/27 18:46:53     35s] Trim Metal Layers:
[02/27 18:46:53     35s] LayerId::1 widthSet size::4
[02/27 18:46:53     35s] LayerId::2 widthSet size::4
[02/27 18:46:53     35s] LayerId::3 widthSet size::4
[02/27 18:46:53     35s] LayerId::4 widthSet size::4
[02/27 18:46:53     35s] LayerId::5 widthSet size::4
[02/27 18:46:53     35s] LayerId::6 widthSet size::4
[02/27 18:46:53     35s] LayerId::7 widthSet size::4
[02/27 18:46:53     35s] LayerId::8 widthSet size::4
[02/27 18:46:53     35s] LayerId::9 widthSet size::4
[02/27 18:46:53     35s] LayerId::10 widthSet size::4
[02/27 18:46:53     35s] LayerId::11 widthSet size::3
[02/27 18:46:53     35s] eee: pegSigSF::1.070000
[02/27 18:46:53     35s] Updating RC grid for preRoute extraction ...
[02/27 18:46:53     35s] Initializing multi-corner resistance tables ...
[02/27 18:46:53     35s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:46:53     35s] eee: l::2 avDens::0.236574 usedTrk::505.676204 availTrk::2137.500000 sigTrk::505.676204
[02/27 18:46:53     35s] eee: l::3 avDens::0.258447 usedTrk::581.506811 availTrk::2250.000000 sigTrk::581.506811
[02/27 18:46:53     35s] eee: l::4 avDens::0.065209 usedTrk::128.232923 availTrk::1966.500000 sigTrk::128.232923
[02/27 18:46:53     35s] eee: l::5 avDens::0.040575 usedTrk::76.686433 availTrk::1890.000000 sigTrk::76.686433
[02/27 18:46:53     35s] eee: l::6 avDens::0.004431 usedTrk::1.515497 availTrk::342.000000 sigTrk::1.515497
[02/27 18:46:53     35s] eee: l::7 avDens::0.005783 usedTrk::1.561404 availTrk::270.000000 sigTrk::1.561404
[02/27 18:46:53     35s] eee: l::8 avDens::0.000693 usedTrk::0.177778 availTrk::256.500000 sigTrk::0.177778
[02/27 18:46:53     35s] eee: l::9 avDens::0.000162 usedTrk::0.029240 availTrk::180.000000 sigTrk::0.029240
[02/27 18:46:53     35s] eee: l::10 avDens::0.149449 usedTrk::127.778918 availTrk::855.000000 sigTrk::127.778918
[02/27 18:46:53     35s] eee: l::11 avDens::0.050593 usedTrk::23.677310 availTrk::468.000000 sigTrk::23.677310
[02/27 18:46:53     35s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:46:53     35s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.214295 uaWl=1.000000 uaWlH=0.164824 aWlH=0.000000 lMod=0 pMax=0.812200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:46:53     35s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2177.883M)
[02/27 18:46:53     35s] Starting delay calculation for Setup views
[02/27 18:46:53     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:53     36s] #################################################################################
[02/27 18:46:53     36s] # Design Stage: PreRoute
[02/27 18:46:53     36s] # Design Name: multiplier32FP
[02/27 18:46:53     36s] # Design Mode: 45nm
[02/27 18:46:53     36s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:53     36s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:53     36s] # Signoff Settings: SI Off 
[02/27 18:46:53     36s] #################################################################################
[02/27 18:46:53     36s] Calculate delays in BcWc mode...
[02/27 18:46:53     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 2187.4M, InitMEM = 2187.4M)
[02/27 18:46:53     36s] Start delay calculation (fullDC) (1 T). (MEM=2187.4)
[02/27 18:46:53     36s] End AAE Lib Interpolated Model. (MEM=2187.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:53     36s] Total number of fetched objects 1847
[02/27 18:46:53     36s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:53     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:53     36s] End delay calculation. (MEM=2179.74 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:53     36s] End delay calculation (fullDC). (MEM=2179.74 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:53     36s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2179.7M) ***
[02/27 18:46:53     36s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:36.2 mem=2179.7M)
[02/27 18:46:53     36s] Reported timing to dir ./timingReports
[02/27 18:46:53     36s] **opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 1881.4M, totSessionCpu=0:00:36 **
[02/27 18:46:53     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2136.7M, EPOCH TIME: 1740692813.372630
[02/27 18:46:53     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:53     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:53     36s] 
[02/27 18:46:53     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:53     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2136.7M, EPOCH TIME: 1740692813.386119
[02/27 18:46:53     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:53     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] ------------------------------------------------------------------
[02/27 18:46:54     36s]      opt_design Final Summary
[02/27 18:46:54     36s] ------------------------------------------------------------------
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] Setup views included:
[02/27 18:46:54     36s]  analysis_normal_slow_max 
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] +--------------------+---------+---------+---------+
[02/27 18:46:54     36s] |     Setup mode     |   all   | reg2reg | default |
[02/27 18:46:54     36s] +--------------------+---------+---------+---------+
[02/27 18:46:54     36s] |           WNS (ns):| 96.787  | 96.787  | 99.100  |
[02/27 18:46:54     36s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/27 18:46:54     36s] |    Violating Paths:|    0    |    0    |    0    |
[02/27 18:46:54     36s] |          All Paths:|   117   |   40    |   79    |
[02/27 18:46:54     36s] +--------------------+---------+---------+---------+
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] +----------------+-------------------------------+------------------+
[02/27 18:46:54     36s] |                |              Real             |       Total      |
[02/27 18:46:54     36s] |    DRVs        +------------------+------------+------------------|
[02/27 18:46:54     36s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/27 18:46:54     36s] +----------------+------------------+------------+------------------+
[02/27 18:46:54     36s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/27 18:46:54     36s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/27 18:46:54     36s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:46:54     36s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:46:54     36s] +----------------+------------------+------------+------------------+
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2152.2M, EPOCH TIME: 1740692814.026765
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:54     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2152.2M, EPOCH TIME: 1740692814.039885
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] Density: 70.425%
[02/27 18:46:54     36s] Routing Overflow: 0.00% H and 0.00% V
[02/27 18:46:54     36s] ------------------------------------------------------------------
[02/27 18:46:54     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2152.2M, EPOCH TIME: 1740692814.042943
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:54     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2152.2M, EPOCH TIME: 1740692814.055868
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] **opt_design ... cpu = 0:00:07, real = 0:00:08, mem = 1882.3M, totSessionCpu=0:00:36 **
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] TimeStamp Deleting Cell Server Begin ...
[02/27 18:46:54     36s] Deleting Lib Analyzer.
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] TimeStamp Deleting Cell Server End ...
[02/27 18:46:54     36s] *** Finished opt_design ***
[02/27 18:46:54     36s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:54     36s] UM:*                                       0.000 ns         96.787 ns  final
[02/27 18:46:54     36s] UM: Running design category ...
[02/27 18:46:54     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2152.2M, EPOCH TIME: 1740692814.093930
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2152.2M, EPOCH TIME: 1740692814.106788
[02/27 18:46:54     36s] All LLGs are deleted
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2152.2M, EPOCH TIME: 1740692814.107492
[02/27 18:46:54     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2152.2M, EPOCH TIME: 1740692814.107639
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/27 18:46:54     36s] Summary for sequential cells identification: 
[02/27 18:46:54     36s]   Identified SBFF number: 104
[02/27 18:46:54     36s]   Identified MBFF number: 0
[02/27 18:46:54     36s]   Identified SB Latch number: 0
[02/27 18:46:54     36s]   Identified MB Latch number: 0
[02/27 18:46:54     36s]   Not identified SBFF number: 16
[02/27 18:46:54     36s]   Not identified MBFF number: 0
[02/27 18:46:54     36s]   Not identified SB Latch number: 0
[02/27 18:46:54     36s]   Not identified MB Latch number: 0
[02/27 18:46:54     36s]   Number of sequential cells which are not FFs: 32
[02/27 18:46:54     36s]  Visiting view : analysis_normal_slow_max
[02/27 18:46:54     36s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/27 18:46:54     36s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/27 18:46:54     36s]  Visiting view : analysis_normal_fast_min
[02/27 18:46:54     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/27 18:46:54     36s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/27 18:46:54     36s] TLC MultiMap info (StdDelay):
[02/27 18:46:54     36s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/27 18:46:54     36s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/27 18:46:54     36s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/27 18:46:54     36s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/27 18:46:54     36s]  Setting StdDelay to: 37.8ps
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] 	Current design flip-flop statistics
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] Single-Bit FF Count          :           40
[02/27 18:46:54     36s] Multi-Bit FF Count           :            0
[02/27 18:46:54     36s] Total Bit Count              :           40
[02/27 18:46:54     36s] Total FF Count               :           40
[02/27 18:46:54     36s] Bits Per Flop                :        1.000
[02/27 18:46:54     36s] Total Clock Pin Cap(FF)      :        8.318
[02/27 18:46:54     36s] Multibit Conversion Ratio(%) :         0.00
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s]             Multi-bit cell usage statistics
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] ============================================================
[02/27 18:46:54     36s] Sequential Multibit cells usage statistics
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] -FlipFlops               40                    0        0.00                    1.00
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] Seq_Mbit libcell              Bitwidth        Count
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] Total 0
[02/27 18:46:54     36s] ============================================================
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] Category            Num of Insts Rejected     Reasons
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:54     36s] UM:           7.02              8          0.000 ns         96.787 ns  opt_design_postcts
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.1 real=0:00:09.8)
[02/27 18:46:54     36s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[02/27 18:46:54     36s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.1 real=0:00:01.1)
[02/27 18:46:54     36s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[02/27 18:46:54     36s] Info: Destroy the CCOpt slew target map.
[02/27 18:46:54     36s] clean pInstBBox. size 0
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] TimeStamp Deleting Cell Server Begin ...
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] TimeStamp Deleting Cell Server End ...
[02/27 18:46:54     36s] Set place::cacheFPlanSiteMark to 0
[02/27 18:46:54     36s] All LLGs are deleted
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2152.2M, EPOCH TIME: 1740692814.216301
[02/27 18:46:54     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2152.2M, EPOCH TIME: 1740692814.216361
[02/27 18:46:54     36s] Info: pop threads available for lower-level modules during optimization.
[02/27 18:46:54     36s] (ccopt_design): dumping clock statistics to metric
[02/27 18:46:54     36s] Clock tree timing engine global stage delay update for slow_max:setup.early...
[02/27 18:46:54     36s] End AAE Lib Interpolated Model. (MEM=2152.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:54     36s] Clock tree timing engine global stage delay update for slow_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:54     36s] Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/27 18:46:54     36s] Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:54     36s] Clock tree timing engine global stage delay update for fast_min:hold.early...
[02/27 18:46:54     36s] Clock tree timing engine global stage delay update for fast_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:54     36s] Clock tree timing engine global stage delay update for fast_min:hold.late...
[02/27 18:46:54     36s] Clock tree timing engine global stage delay update for fast_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/27 18:46:54     36s] Clock DAG hash : 12768456850111154041 9387800524089233840
[02/27 18:46:54     36s] CTS services accumulated run-time stats :
[02/27 18:46:54     36s]   delay calculator: calls=9622, total_wall_time=0.060s, mean_wall_time=0.006ms
[02/27 18:46:54     36s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/27 18:46:54     36s]   steiner router: calls=9611, total_wall_time=0.022s, mean_wall_time=0.002ms
[02/27 18:46:54     36s] UM: Running design category ...
[02/27 18:46:54     36s] All LLGs are deleted
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2152.2M, EPOCH TIME: 1740692814.230920
[02/27 18:46:54     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2152.2M, EPOCH TIME: 1740692814.231195
[02/27 18:46:54     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2152.2M, EPOCH TIME: 1740692814.231241
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2152.2M, EPOCH TIME: 1740692814.231945
[02/27 18:46:54     36s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:54     36s] Core basic site is CoreSite
[02/27 18:46:54     36s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:46:54     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2152.2M, EPOCH TIME: 1740692814.244169
[02/27 18:46:54     36s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:46:54     36s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:46:54     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2152.2M, EPOCH TIME: 1740692814.244349
[02/27 18:46:54     36s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:46:54     36s] SiteArray: use 114,688 bytes
[02/27 18:46:54     36s] SiteArray: current memory after site array memory allocation 2152.2M
[02/27 18:46:54     36s] SiteArray: FP blocked sites are writable
[02/27 18:46:54     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2152.2M, EPOCH TIME: 1740692814.244813
[02/27 18:46:54     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2152.2M, EPOCH TIME: 1740692814.244862
[02/27 18:46:54     36s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:46:54     36s] Atter site array init, number of instance map data is 0.
[02/27 18:46:54     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2152.2M, EPOCH TIME: 1740692814.245388
[02/27 18:46:54     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2152.2M, EPOCH TIME: 1740692814.245449
[02/27 18:46:54     36s] All LLGs are deleted
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2152.2M, EPOCH TIME: 1740692814.246083
[02/27 18:46:54     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2152.2M, EPOCH TIME: 1740692814.246215
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/27 18:46:54     36s] Summary for sequential cells identification: 
[02/27 18:46:54     36s]   Identified SBFF number: 104
[02/27 18:46:54     36s]   Identified MBFF number: 0
[02/27 18:46:54     36s]   Identified SB Latch number: 0
[02/27 18:46:54     36s]   Identified MB Latch number: 0
[02/27 18:46:54     36s]   Not identified SBFF number: 16
[02/27 18:46:54     36s]   Not identified MBFF number: 0
[02/27 18:46:54     36s]   Not identified SB Latch number: 0
[02/27 18:46:54     36s]   Not identified MB Latch number: 0
[02/27 18:46:54     36s]   Number of sequential cells which are not FFs: 32
[02/27 18:46:54     36s]  Visiting view : analysis_normal_slow_max
[02/27 18:46:54     36s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/27 18:46:54     36s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/27 18:46:54     36s]  Visiting view : analysis_normal_fast_min
[02/27 18:46:54     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/27 18:46:54     36s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/27 18:46:54     36s] TLC MultiMap info (StdDelay):
[02/27 18:46:54     36s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/27 18:46:54     36s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/27 18:46:54     36s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/27 18:46:54     36s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/27 18:46:54     36s]  Setting StdDelay to: 37.8ps
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] 	Current design flip-flop statistics
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] Single-Bit FF Count          :           40
[02/27 18:46:54     36s] Multi-Bit FF Count           :            0
[02/27 18:46:54     36s] Total Bit Count              :           40
[02/27 18:46:54     36s] Total FF Count               :           40
[02/27 18:46:54     36s] Bits Per Flop                :        1.000
[02/27 18:46:54     36s] Total Clock Pin Cap(FF)      :        8.318
[02/27 18:46:54     36s] Multibit Conversion Ratio(%) :         0.00
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s]             Multi-bit cell usage statistics
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] ============================================================
[02/27 18:46:54     36s] Sequential Multibit cells usage statistics
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] -FlipFlops               40                    0        0.00                    1.00
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] Seq_Mbit libcell              Bitwidth        Count
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] Total 0
[02/27 18:46:54     36s] ============================================================
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] Category            Num of Insts Rejected     Reasons
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s] ------------------------------------------------------------
[02/27 18:46:54     36s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/27 18:46:54     36s] UM:          12.18             13          0.000 ns         96.787 ns  ccopt_design
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] *** Summary of all messages that are not suppressed in this session:
[02/27 18:46:54     36s] Severity  ID               Count  Summary                                  
[02/27 18:46:54     36s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[02/27 18:46:54     36s] WARNING   IMPEXT-6166          5  Capacitance table file(s) without the EX...
[02/27 18:46:54     36s] ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[02/27 18:46:54     36s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[02/27 18:46:54     36s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[02/27 18:46:54     36s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/27 18:46:54     36s] *** Message Summary: 18 warning(s), 2 error(s)
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] =============================================================================================
[02/27 18:46:54     36s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[02/27 18:46:54     36s] =============================================================================================
[02/27 18:46:54     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:54     36s] *** ccopt_design #1 [finish] : cpu/real = 0:00:17.0/0:00:18.1 (0.9), totSession cpu/real = 0:00:36.7/0:00:41.3 (0.9), mem = 2152.2M
[02/27 18:46:54     36s] ---------------------------------------------------------------------------------------------
[02/27 18:46:54     36s] [ InitOpt                ]      1   0:00:01.1  (   5.9 % )     0:00:01.4 /  0:00:01.4    1.0
[02/27 18:46:54     36s] [ GlobalOpt              ]      1   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/27 18:46:54     36s] [ DrvOpt                 ]      3   0:00:01.7  (   9.3 % )     0:00:01.8 /  0:00:01.7    1.0
[02/27 18:46:54     36s] [ AreaOpt                ]      3   0:00:01.6  (   8.6 % )     0:00:01.6 /  0:00:01.6    1.0
[02/27 18:46:54     36s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[02/27 18:46:54     36s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:01.0 /  0:00:00.4    0.4
[02/27 18:46:54     36s] [ DrvReport              ]      2   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.0    0.0
[02/27 18:46:54     36s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:54     36s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/27 18:46:54     36s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/27 18:46:54     36s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:54     36s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/27 18:46:54     36s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:54     36s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:54     36s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:54     36s] [ IncrReplace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.5
[02/27 18:46:54     36s] [ RefinePlace            ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[02/27 18:46:54     36s] [ CTS                    ]      1   0:00:04.6  (  25.6 % )     0:00:05.4 /  0:00:05.0    0.9
[02/27 18:46:54     36s] [ EarlyGlobalRoute       ]      6   0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:00.2    0.3
[02/27 18:46:54     36s] [ ExtractRC              ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.6
[02/27 18:46:54     36s] [ TimingUpdate           ]     26   0:00:00.3  (   1.9 % )     0:00:00.6 /  0:00:00.6    0.9
[02/27 18:46:54     36s] [ FullDelayCalc          ]      5   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/27 18:46:54     36s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[02/27 18:46:54     36s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/27 18:46:54     36s] [ MISC                   ]          0:00:05.9  (  32.8 % )     0:00:05.9 /  0:00:05.9    1.0
[02/27 18:46:54     36s] ---------------------------------------------------------------------------------------------
[02/27 18:46:54     36s]  ccopt_design #1 TOTAL              0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:17.0    0.9
[02/27 18:46:54     36s] ---------------------------------------------------------------------------------------------
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s] #% End ccopt_design (date=02/27 18:46:54, total cpu=0:00:17.1, real=0:00:18.0, peak res=1898.1M, current mem=1771.5M)
[02/27 18:46:54     36s] @file 155: # creates the clock tree
[02/27 18:46:54     36s] @file 156: #delete_clock_tree_spec ;# removes the already loaded cts specification (reset_cts_config)
[02/27 18:46:54     36s] @file 157: # look for "CTS constraint violations" in the innovus.log file
[02/27 18:46:54     36s] @file 158: # GUI: Viewing clock tree results in the physical view
[02/27 18:46:54     36s] @file 159: # select Clock -> CCOpt Clock Tree Debugger -> click OK for default selection in the window
[02/27 18:46:54     36s] @file 160:
[02/27 18:46:54     36s] @file 161:
[02/27 18:46:54     36s] @file 162: #-----------------------------------------------------------------------------
[02/27 18:46:54     36s] @file 163: # Post-CTS timing verification
[02/27 18:46:54     36s] @file 164: #-----------------------------------------------------------------------------
[02/27 18:46:54     36s] @@file 165: set_db timing_analysis_type best_case_worst_case
[02/27 18:46:54     36s] @@file 166: set_db timing_analysis_clock_propagation_mode sdc_control
[02/27 18:46:54     36s] @@file 167: time_design -post_cts
[02/27 18:46:54     36s] *** time_design #2 [begin] : totSession cpu/real = 0:00:36.7/0:00:41.3 (0.9), mem = 2047.2M
[02/27 18:46:54     36s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2047.2M, EPOCH TIME: 1740692814.440588
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] All LLGs are deleted
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2047.2M, EPOCH TIME: 1740692814.440624
[02/27 18:46:54     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2047.2M, EPOCH TIME: 1740692814.440640
[02/27 18:46:54     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2047.2M, EPOCH TIME: 1740692814.440671
[02/27 18:46:54     36s] Start to check current routing status for nets...
[02/27 18:46:54     36s] All nets are already routed correctly.
[02/27 18:46:54     36s] End to check current routing status for nets (mem=2047.2M)
[02/27 18:46:54     36s] Effort level <high> specified for reg2reg path_group
[02/27 18:46:54     36s] All LLGs are deleted
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.2M, EPOCH TIME: 1740692814.467235
[02/27 18:46:54     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.2M, EPOCH TIME: 1740692814.467485
[02/27 18:46:54     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2049.2M, EPOCH TIME: 1740692814.467733
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2049.2M, EPOCH TIME: 1740692814.468565
[02/27 18:46:54     36s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:54     36s] Core basic site is CoreSite
[02/27 18:46:54     36s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:46:54     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2049.2M, EPOCH TIME: 1740692814.480425
[02/27 18:46:54     36s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:46:54     36s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:46:54     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2049.2M, EPOCH TIME: 1740692814.480604
[02/27 18:46:54     36s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:46:54     36s] SiteArray: use 114,688 bytes
[02/27 18:46:54     36s] SiteArray: current memory after site array memory allocation 2049.2M
[02/27 18:46:54     36s] SiteArray: FP blocked sites are writable
[02/27 18:46:54     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2049.2M, EPOCH TIME: 1740692814.481040
[02/27 18:46:54     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2049.2M, EPOCH TIME: 1740692814.481083
[02/27 18:46:54     36s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:46:54     36s] Atter site array init, number of instance map data is 0.
[02/27 18:46:54     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2049.2M, EPOCH TIME: 1740692814.481581
[02/27 18:46:54     36s] 
[02/27 18:46:54     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:54     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2049.2M, EPOCH TIME: 1740692814.481748
[02/27 18:46:54     36s] All LLGs are deleted
[02/27 18:46:54     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:54     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.2M, EPOCH TIME: 1740692814.482215
[02/27 18:46:54     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.2M, EPOCH TIME: 1740692814.482341
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] ------------------------------------------------------------------
[02/27 18:46:55     36s]          time_design Summary
[02/27 18:46:55     36s] ------------------------------------------------------------------
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] Setup views included:
[02/27 18:46:55     36s]  analysis_normal_slow_max 
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] +--------------------+---------+---------+---------+
[02/27 18:46:55     36s] |     Setup mode     |   all   | reg2reg | default |
[02/27 18:46:55     36s] +--------------------+---------+---------+---------+
[02/27 18:46:55     36s] |           WNS (ns):| 96.787  | 96.787  | 99.100  |
[02/27 18:46:55     36s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/27 18:46:55     36s] |    Violating Paths:|    0    |    0    |    0    |
[02/27 18:46:55     36s] |          All Paths:|   117   |   40    |   79    |
[02/27 18:46:55     36s] +--------------------+---------+---------+---------+
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] +----------------+-------------------------------+------------------+
[02/27 18:46:55     36s] |                |              Real             |       Total      |
[02/27 18:46:55     36s] |    DRVs        +------------------+------------+------------------|
[02/27 18:46:55     36s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/27 18:46:55     36s] +----------------+------------------+------------+------------------+
[02/27 18:46:55     36s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/27 18:46:55     36s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/27 18:46:55     36s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:46:55     36s] |   max_length   |      0 (0)       |     0      [02/27 18:46:55     36s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|      0 (0)       |
[02/27 18:46:55     36s] +----------------+------------------+------------+------------------+
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] All LLGs are deleted
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.4M, EPOCH TIME: 1740692815.113802
[02/27 18:46:55     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2047.4M, EPOCH TIME: 1740692815.113976
[02/27 18:46:55     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2047.4M, EPOCH TIME: 1740692815.114173
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2047.4M, EPOCH TIME: 1740692815.114850
[02/27 18:46:55     36s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:55     36s] Core basic site is CoreSite
[02/27 18:46:55     36s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:46:55     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2047.4M, EPOCH TIME: 1740692815.126928
[02/27 18:46:55     36s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2047.4M, EPOCH TIME: 1740692815.127115
[02/27 18:46:55     36s] Fast DP-INIT is on for default
[02/27 18:46:55     36s] Atter site array init, number of instance map data is 0.
[02/27 18:46:55     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2047.4M, EPOCH TIME: 1740692815.127861
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:55     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2047.4M, EPOCH TIME: 1740692815.128054
[02/27 18:46:55     36s] All LLGs are deleted
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.4M, EPOCH TIME: 1740692815.128578
[02/27 18:46:55     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2047.4M, EPOCH TIME: 1740692815.128711
[02/27 18:46:55     36s] Density: 70.425%
[02/27 18:46:55     36s] Routing Overflow: 0.00% H and 0.00% V
[02/27 18:46:55     36s] ------------------------------------------------------------------
[02/27 18:46:55     36s] All LLGs are deleted
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.4M, EPOCH TIME: 1740692815.131451
[02/27 18:46:55     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2047.4M, EPOCH TIME: 1740692815.131607
[02/27 18:46:55     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2047.4M, EPOCH TIME: 1740692815.131791
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2047.4M, EPOCH TIME: 1740692815.132476
[02/27 18:46:55     36s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:55     36s] Core basic site is CoreSite
[02/27 18:46:55     36s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:46:55     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2047.4M, EPOCH TIME: 1740692815.144431
[02/27 18:46:55     36s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2047.4M, EPOCH TIME: 1740692815.144597
[02/27 18:46:55     36s] Fast DP-INIT is on for default
[02/27 18:46:55     36s] Atter site array init, number of instance map data is 0.
[02/27 18:46:55     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2047.4M, EPOCH TIME: 1740692815.145337
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:55     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2047.4M, EPOCH TIME: 1740692815.145538
[02/27 18:46:55     36s] All LLGs are deleted
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.4M, EPOCH TIME: 1740692815.146015
[02/27 18:46:55     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2047.4M, EPOCH TIME: 1740692815.146139
[02/27 18:46:55     36s] Reported timing to dir ./timingReports
[02/27 18:46:55     36s] Total CPU time: 0.17 sec
[02/27 18:46:55     36s] Total Real time: 1.0 sec
[02/27 18:46:55     36s] Total Memory Usage: 2047.375 Mbytes
[02/27 18:46:55     36s] Info: pop threads available for lower-level modules during optimization.
[02/27 18:46:55     36s] *** time_design #2 [finish] : cpu/real = 0:00:00.2/0:00:00.7 (0.2), totSession cpu/real = 0:00:36.9/0:00:42.1 (0.9), mem = 2047.4M
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] =============================================================================================
[02/27 18:46:55     36s]  Final TAT Report : time_design #2                                              21.15-s110_1
[02/27 18:46:55     36s] =============================================================================================
[02/27 18:46:55     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:55     36s] ---------------------------------------------------------------------------------------------
[02/27 18:46:55     36s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:55     36s] [ OptSummaryReport       ]      1   0:00:00.1  (   7.4 % )     0:00:00.7 /  0:00:00.1    0.2
[02/27 18:46:55     36s] [ DrvReport              ]      1   0:00:00.6  (  80.6 % )     0:00:00.6 /  0:00:00.0    0.1
[02/27 18:46:55     36s] [ TimingUpdate           ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[02/27 18:46:55     36s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:55     36s] [ GenerateReports        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/27 18:46:55     36s] [ MISC                   ]          0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/27 18:46:55     36s] ---------------------------------------------------------------------------------------------
[02/27 18:46:55     36s]  time_design #2 TOTAL               0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.2    0.2
[02/27 18:46:55     36s] ---------------------------------------------------------------------------------------------
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] @@file 168: time_design -post_cts -hold
[02/27 18:46:55     36s] *** time_design #3 [begin] : totSession cpu/real = 0:00:36.9/0:00:42.1 (0.9), mem = 2047.4M
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] TimeStamp Deleting Cell Server Begin ...
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s] TimeStamp Deleting Cell Server End ...
[02/27 18:46:55     36s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2031.9M, EPOCH TIME: 1740692815.186451
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] All LLGs are deleted
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2031.9M, EPOCH TIME: 1740692815.186511
[02/27 18:46:55     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2031.9M, EPOCH TIME: 1740692815.186528
[02/27 18:46:55     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2031.9M, EPOCH TIME: 1740692815.186596
[02/27 18:46:55     36s] Start to check current routing status for nets...
[02/27 18:46:55     36s] All nets are already routed correctly.
[02/27 18:46:55     36s] End to check current routing status for nets (mem=2031.9M)
[02/27 18:46:55     36s] Effort level <high> specified for reg2reg path_group
[02/27 18:46:55     36s] All LLGs are deleted
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2039.9M, EPOCH TIME: 1740692815.227716
[02/27 18:46:55     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2039.9M, EPOCH TIME: 1740692815.227890
[02/27 18:46:55     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.9M, EPOCH TIME: 1740692815.228083
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2039.9M, EPOCH TIME: 1740692815.228767
[02/27 18:46:55     36s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:55     36s] Core basic site is CoreSite
[02/27 18:46:55     36s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:46:55     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2039.9M, EPOCH TIME: 1740692815.240768
[02/27 18:46:55     36s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2039.9M, EPOCH TIME: 1740692815.240953
[02/27 18:46:55     36s] Fast DP-INIT is on for default
[02/27 18:46:55     36s] Atter site array init, number of instance map data is 0.
[02/27 18:46:55     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2039.9M, EPOCH TIME: 1740692815.241704
[02/27 18:46:55     36s] 
[02/27 18:46:55     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:55     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2039.9M, EPOCH TIME: 1740692815.241897
[02/27 18:46:55     36s] All LLGs are deleted
[02/27 18:46:55     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2039.9M, EPOCH TIME: 1740692815.242362
[02/27 18:46:55     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2039.9M, EPOCH TIME: 1740692815.242487
[02/27 18:46:55     36s] Starting delay calculation for Hold views
[02/27 18:46:55     37s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/27 18:46:55     37s] #################################################################################
[02/27 18:46:55     37s] # Design Stage: PreRoute
[02/27 18:46:55     37s] # Design Name: multiplier32FP
[02/27 18:46:55     37s] # Design Mode: 45nm
[02/27 18:46:55     37s] # Analysis Mode: MMMC Non-OCV 
[02/27 18:46:55     37s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:46:55     37s] # Signoff Settings: SI Off 
[02/27 18:46:55     37s] #################################################################################
[02/27 18:46:55     37s] Calculate delays in BcWc mode...
[02/27 18:46:55     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 2049.4M, InitMEM = 2049.4M)
[02/27 18:46:55     37s] Start delay calculation (fullDC) (1 T). (MEM=2049.4)
[02/27 18:46:55     37s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[02/27 18:46:55     37s] End AAE Lib Interpolated Model. (MEM=2049.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:55     37s] Total number of fetched objects 1847
[02/27 18:46:55     37s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:46:55     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:46:55     37s] End delay calculation. (MEM=2081.83 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:55     37s] End delay calculation (fullDC). (MEM=2081.83 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:46:55     37s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2081.8M) ***
[02/27 18:46:55     37s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:37.1 mem=2081.8M)
[02/27 18:46:55     37s] 
[02/27 18:46:55     37s] ------------------------------------------------------------------
[02/27 18:46:55     37s]          time_design Summary
[02/27 18:46:55     37s] ------------------------------------------------------------------
[02/27 18:46:55     37s] 
[02/27 18:46:55     37s] Hold views included:
[02/27 18:46:55     37s]  analysis_normal_fast_min 
[02/27 18:46:55     37s] 
[02/27 18:46:55     37s] +--------------------+---------+---------+---------+
[02/27 18:46:55     37s] |     Hold mode      |   all   | reg2reg | default |
[02/27 18:46:55     37s] +--------------------+---------+---------+---------+
[02/27 18:46:55     37s] |           WNS (ns):|  0.028  |  0.028  |  0.212  |
[02/27 18:46:55     37s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/27 18:46:55     37s] |    Violating Paths:|    0    |    0    |    0    |
[02/27 18:46:55     37s] |          All Paths:|   117   |   40    |   79    |
[02/27 18:46:55     37s] +--------------------+---------+---------+---------+
[02/27 18:46:55     37s] 
[02/27 18:46:55     37s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/27 18:46:55     37s] All LLGs are deleted
[02/27 18:46:55     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2042.9M, EPOCH TIME: 1740692815.479969
[02/27 18:46:55     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1740692815.480129
[02/27 18:46:55     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2042.9M, EPOCH TIME: 1740692815.480318
[02/27 18:46:55     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2042.9M, EPOCH TIME: 1740692815.480978
[02/27 18:46:55     37s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:55     37s] Core basic site is CoreSite
[02/27 18:46:55     37s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:46:55     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2042.9M, EPOCH TIME: 1740692815.493176
[02/27 18:46:55     37s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1740692815.493386
[02/27 18:46:55     37s] Fast DP-INIT is on for default
[02/27 18:46:55     37s] Atter site array init, number of instance map data is 0.
[02/27 18:46:55     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2042.9M, EPOCH TIME: 1740692815.494151
[02/27 18:46:55     37s] 
[02/27 18:46:55     37s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:55     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2042.9M, EPOCH TIME: 1740692815.494327
[02/27 18:46:55     37s] All LLGs are deleted
[02/27 18:46:55     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2042.9M, EPOCH TIME: 1740692815.494783
[02/27 18:46:55     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1740692815.494910
[02/27 18:46:55     37s] Density: 70.425%
[02/27 18:46:55     37s] Routing Overflow: 0.00% H and 0.00% V
[02/27 18:46:55     37s] ------------------------------------------------------------------
[02/27 18:46:55     37s] All LLGs are deleted
[02/27 18:46:55     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2042.9M, EPOCH TIME: 1740692815.497543
[02/27 18:46:55     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1740692815.497700
[02/27 18:46:55     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2042.9M, EPOCH TIME: 1740692815.497885
[02/27 18:46:55     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2042.9M, EPOCH TIME: 1740692815.498543
[02/27 18:46:55     37s] Max number of tech site patterns supported in site array is 256.
[02/27 18:46:55     37s] Core basic site is CoreSite
[02/27 18:46:55     37s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:46:55     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2042.9M, EPOCH TIME: 1740692815.510514
[02/27 18:46:55     37s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:46:55     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1740692815.510717
[02/27 18:46:55     37s] Fast DP-INIT is on for default
[02/27 18:46:55     37s] Atter site array init, number of instance map data is 0.
[02/27 18:46:55     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2042.9M, EPOCH TIME: 1740692815.511461
[02/27 18:46:55     37s] 
[02/27 18:46:55     37s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:46:55     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2042.9M, EPOCH TIME: 1740692815.511634
[02/27 18:46:55     37s] All LLGs are deleted
[02/27 18:46:55     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:46:55     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2042.9M, EPOCH TIME: 1740692815.512099
[02/27 18:46:55     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2042.9M, EPOCH TIME: 1740692815.512227
[02/27 18:46:55     37s] Reported timing to dir ./timingReports
[02/27 18:46:55     37s] Total CPU time: 0.38 sec
[02/27 18:46:55     37s] Total Real time: 0.0 sec
[02/27 18:46:55     37s] Total Memory Usage: 2017.339844 Mbytes
[02/27 18:46:55     37s] 
[02/27 18:46:55     37s] =============================================================================================
[02/27 18:46:55     37s]  Final TAT Report : time_design #3                                              21.15-s110_1
[02/27 18:46:55     37s] =============================================================================================
[02/27 18:46:55     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:46:55     37s] ---------------------------------------------------------------------------------------------
[02/27 18:46:55     37s] *** time_design #3 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:37.2/0:00:42.5 (0.9), mem = 2017.3M
[02/27 18:46:55     37s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:55     37s] [ OptSummaryReport       ]      1   0:00:00.1  (  13.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:46:55     37s] [ TimingUpdate           ]      1   0:00:00.1  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/27 18:46:55     37s] [ FullDelayCalc          ]      1   0:00:00.1  (  29.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/27 18:46:55     37s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:46:55     37s] [ GenerateReports        ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.8
[02/27 18:46:55     37s] [ MISC                   ]          0:00:00.1  (  25.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/27 18:46:55     37s] ---------------------------------------------------------------------------------------------
[02/27 18:46:55     37s]  time_design #3 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/27 18:46:55     37s] ---------------------------------------------------------------------------------------------
[02/27 18:46:55     37s] 
[02/27 18:46:55     37s] @file 169:
[02/27 18:46:55     37s] @file 170: #-----------------------------------------------------------------------------
[02/27 18:46:55     37s] @file 171: # postCTS optimization
[02/27 18:46:55     37s] @file 172: #-----------------------------------------------------------------------------
[02/27 18:46:55     37s] @file 173: #opt_design -post_cts ;# optimize for setup
[02/27 18:46:55     37s] @file 174: #opt_design -post_cts ;# optimize for hold
[02/27 18:46:55     37s] @file 175:
[02/27 18:46:55     37s] @file 176:
[02/27 18:46:55     37s] @file 177: #-----------------------------------------------------------------------------
[02/27 18:46:55     37s] @file 178: # Save Design: 03_cts.enc
[02/27 18:46:55     37s] @file 179: #-----------------------------------------------------------------------------
[02/27 18:46:55     37s] @file 180: # graphical or command
[02/27 18:46:55     37s] @@file 181: write_db 03_cts.enc
[02/27 18:46:55     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:46:55     37s] #% Begin save design ... (date=02/27 18:46:55, mem=1739.3M)
[02/27 18:46:55     37s] % Begin Save ccopt configuration ... (date=02/27 18:46:55, mem=1739.3M)
[02/27 18:46:55     37s] % End Save ccopt configuration ... (date=02/27 18:46:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1739.8M, current mem=1739.8M)
[02/27 18:46:55     37s] % Begin Save netlist data ... (date=02/27 18:46:55, mem=1739.8M)
[02/27 18:46:55     37s] Writing Binary DB to 03_cts.enc/multiplier32FP.v.bin in single-threaded mode...
[02/27 18:46:55     37s] % End Save netlist data ... (date=02/27 18:46:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1739.8M, current mem=1739.8M)
[02/27 18:46:55     37s] Saving symbol-table file ...
[02/27 18:46:55     37s] Saving congestion map file 03_cts.enc/multiplier32FP.route.congmap.gz ...
[02/27 18:46:55     37s] % Begin Save AAE data ... (date=02/27 18:46:55, mem=1740.1M)
[02/27 18:46:55     37s] Saving AAE Data ...
[02/27 18:46:55     37s] % End Save AAE data ... (date=02/27 18:46:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1740.1M, current mem=1740.1M)
[02/27 18:46:55     37s] Saving preference file 03_cts.enc/gui.pref.tcl ...
[02/27 18:46:55     37s] Saving mode setting ...
[02/27 18:46:55     37s] Saving root attributes to be loaded post write_db ...
[02/27 18:46:56     37s] Saving global file ...
[02/27 18:46:56     37s] Saving root attributes to be loaded previous write_db ...
[02/27 18:46:56     37s] % Begin Save floorplan data ... (date=02/27 18:46:56, mem=1777.0M)
[02/27 18:46:56     37s] Saving floorplan file ...
[02/27 18:46:56     37s] % End Save floorplan data ... (date=02/27 18:46:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1777.0M, current mem=1777.0M)
[02/27 18:46:56     37s] Saving PG file 03_cts.enc/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 18:46:56 2025)
[02/27 18:46:56     37s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2025.9M) ***
[02/27 18:46:56     37s] Saving Drc markers ...
[02/27 18:46:56     37s] ... No Drc file written since there is no markers found.
[02/27 18:46:56     37s] % Begin Save placement data ... (date=02/27 18:46:56, mem=1777.0M)
[02/27 18:46:56     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/27 18:46:56     37s] Save Adaptive View Pruning View Names to Binary file
[02/27 18:46:56     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2028.9M) ***
[02/27 18:46:56     37s] % End Save placement data ... (date=02/27 18:46:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1777.0M, current mem=1777.0M)
[02/27 18:46:56     37s] % Begin Save routing data ... (date=02/27 18:46:56, mem=1777.0M)
[02/27 18:46:56     37s] Saving route file ...
[02/27 18:46:56     37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2025.9M) ***
[02/27 18:46:56     38s] % End Save routing data ... (date=02/27 18:46:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1777.0M, current mem=1777.0M)
[02/27 18:46:56     38s] Saving property file 03_cts.enc/multiplier32FP.prop
[02/27 18:46:56     38s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2028.9M) ***
[02/27 18:46:56     38s] #Saving pin access data to file 03_cts.enc/multiplier32FP.apa ...
[02/27 18:46:56     38s] #
[02/27 18:46:56     38s] % Begin Save power constraints data ... (date=02/27 18:46:56, mem=1777.1M)
[02/27 18:46:56     38s] % End Save power constraints data ... (date=02/27 18:46:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1777.1M, current mem=1777.1M)
[02/27 18:46:57     38s] Generated self-contained design 03_cts.enc
[02/27 18:46:57     38s] #% End save design ... (date=02/27 18:46:57, total cpu=0:00:00.9, real=0:00:02.0, peak res=1777.9M, current mem=1777.9M)
[02/27 18:46:57     38s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:46:57     38s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 18:46:57     38s] 
[02/27 18:46:57     38s] @file 182:
[02/27 18:46:57     38s] @file 183:
[02/27 18:46:57     38s] @file 184: #-----------------------------------------------------------------------------
[02/27 18:46:57     38s] @file 185: # Routing
[02/27 18:46:57     38s] @file 186: #-----------------------------------------------------------------------------
[02/27 18:46:57     38s] @file 187: # graphical or command
[02/27 18:46:57     38s] @@file 188: route_design
[02/27 18:46:57     38s] ### Time Record (route_design) is installed.
[02/27 18:46:57     38s] #% Begin route_design (date=02/27 18:46:57, mem=1777.9M)
[02/27 18:46:57     38s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1777.95 (MB), peak = 1898.08 (MB)
[02/27 18:46:57     38s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/27 18:46:57     38s] #**INFO: setDesignMode -flowEffort standard
[02/27 18:46:57     38s] #**INFO: setDesignMode -powerEffort none
[02/27 18:46:57     38s] **INFO: User settings:
[02/27 18:47:01     42s] delaycal_default_net_delay                                   1000ps
[02/27 18:47:01     42s] delaycal_default_net_load                                    0.5pf
[02/27 18:47:01     42s] delaycal_enable_high_fanout                                  true
[02/27 18:47:01     42s] delaycal_ignore_net_load                                     false
[02/27 18:47:01     42s] delaycal_input_transition_delay                              0.1ps
[02/27 18:47:01     42s] delaycal_socv_accuracy_mode                                  low
[02/27 18:47:01     42s] delaycal_use_default_delay_limit                             1000
[02/27 18:47:01     42s] setAnalysisMode -cts                                         postCTS
[02/27 18:47:01     42s] setAnalysisMode -skew                                        true
[02/27 18:47:01     42s] setAnalysisMode -virtualIPO                                  false
[02/27 18:47:01     42s] setDelayCalMode -engine                                      aae
[02/27 18:47:01     42s] design_process_node                                          45
[02/27 18:47:01     42s] extract_rc_coupling_cap_threshold                            0.1
[02/27 18:47:01     42s] extract_rc_engine                                            pre_route
[02/27 18:47:01     42s] extract_rc_relative_cap_threshold                            1.0
[02/27 18:47:01     42s] extract_rc_shrink_factor                                     1.0
[02/27 18:47:01     42s] extract_rc_total_cap_threshold                               0.0
[02/27 18:47:01     42s] route_design_extract_third_party_compatible                  false
[02/27 18:47:01     42s] route_design_global_exp_timing_driven_std_delay              41.6
[02/27 18:47:01     42s] getAnalysisMode -cts                                         postCTS
[02/27 18:47:01     42s] getAnalysisMode -skew                                        true
[02/27 18:47:01     42s] getAnalysisMode -virtualIPO                                  false
[02/27 18:47:01     42s] getDelayCalMode -engine                                      aae
[02/27 18:47:01     42s] getIlmMode -keepHighFanoutCriticalInsts                      false
[02/27 18:47:01     42s] get_power_analysis_mode -report_power_quiet                  false
[02/27 18:47:01     42s] getAnalysisMode -cts                                         postCTS
[02/27 18:47:01     42s] getAnalysisMode -skew                                        true
[02/27 18:47:01     42s] getAnalysisMode -virtualIPO                                  false
[02/27 18:47:01     42s] #rc_worst has no qx tech file defined
[02/27 18:47:01     42s] #No active RC corner or QRC tech file is missing.
[02/27 18:47:01     42s] #**INFO: multi-cut via swapping will be performed after routing.
[02/27 18:47:01     42s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[02/27 18:47:01     42s] OPERPROF: Starting checkPlace at level 1, MEM:2049.1M, EPOCH TIME: 1740692821.724071
[02/27 18:47:01     42s] Processing tracks to init pin-track alignment.
[02/27 18:47:01     42s] z: 2, totalTracks: 1
[02/27 18:47:01     42s] z: 4, totalTracks: 1
[02/27 18:47:01     42s] z: 6, totalTracks: 1
[02/27 18:47:01     42s] z: 8, totalTracks: 1
[02/27 18:47:01     42s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:47:01     42s] All LLGs are deleted
[02/27 18:47:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:01     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2049.1M, EPOCH TIME: 1740692821.726071
[02/27 18:47:01     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2049.1M, EPOCH TIME: 1740692821.726315
[02/27 18:47:01     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2049.1M, EPOCH TIME: 1740692821.726360
[02/27 18:47:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:01     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2049.1M, EPOCH TIME: 1740692821.727130
[02/27 18:47:01     42s] Max number of tech site patterns supported in site array is 256.
[02/27 18:47:01     42s] Core basic site is CoreSite
[02/27 18:47:01     42s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2049.1M, EPOCH TIME: 1740692821.727286
[02/27 18:47:01     42s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:47:01     42s] Type 'man IMPSP-365' for more detail.
[02/27 18:47:01     42s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:47:01     42s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:47:01     42s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2049.1M, EPOCH TIME: 1740692821.727514
[02/27 18:47:01     42s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:47:01     42s] SiteArray: use 114,688 bytes
[02/27 18:47:01     42s] SiteArray: current memory after site array memory allocation 2049.1M
[02/27 18:47:01     42s] SiteArray: FP blocked sites are writable
[02/27 18:47:01     42s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:47:01     42s] Atter site array init, number of instance map data is 0.
[02/27 18:47:01     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2049.1M, EPOCH TIME: 1740692821.728085
[02/27 18:47:01     42s] 
[02/27 18:47:01     42s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:47:01     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:2049.1M, EPOCH TIME: 1740692821.728198
[02/27 18:47:01     42s] Begin checking placement ... (start mem=2049.1M, init mem=2049.1M)
[02/27 18:47:01     42s] Begin checking exclusive groups violation ...
[02/27 18:47:01     42s] There are 0 groups to check, max #box is 0, total #box is 0
[02/27 18:47:01     42s] Finished checking exclusive groups violations. Found 0 Vio.
[02/27 18:47:01     42s] 
[02/27 18:47:01     42s] Running CheckPlace using 1 thread in normal mode...
[02/27 18:47:01     42s] 
[02/27 18:47:01     42s] ...checkPlace normal is done!
[02/27 18:47:01     42s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2049.1M, EPOCH TIME: 1740692821.733544
[02/27 18:47:01     42s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2049.1M, EPOCH TIME: 1740692821.733980
[02/27 18:47:01     42s] TechSite Violation:	48
[02/27 18:47:01     42s] *info: Placed = 1433          
[02/27 18:47:01     42s] *info: Unplaced = 0           
[02/27 18:47:01     42s] Placement Density:70.42%(4059/5763)
[02/27 18:47:01     42s] Placement Density (including fixed std cells):70.42%(4059/5763)
[02/27 18:47:01     42s] All LLGs are deleted
[02/27 18:47:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1433).
[02/27 18:47:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:01     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2049.1M, EPOCH TIME: 1740692821.734440
[02/27 18:47:01     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2049.1M, EPOCH TIME: 1740692821.734739
[02/27 18:47:01     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:01     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:01     42s] OPERPROF: Finished checkPlace at level 1, CPU:0.012, REAL:0.012, MEM:2049.1M, EPOCH TIME: 1740692821.736213
[02/27 18:47:01     42s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2049.1M)
[02/27 18:47:01     42s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[02/27 18:47:01     42s] #Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
[02/27 18:47:01     42s] 
[02/27 18:47:01     42s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/27 18:47:01     42s] *** Changed status on (1) nets in Clock.
[02/27 18:47:01     42s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2049.1M) ***
[02/27 18:47:01     42s] #Start route 1 clock and analog nets...
[02/27 18:47:01     42s] 
[02/27 18:47:01     42s] route_global_detail
[02/27 18:47:01     42s] 
[02/27 18:47:01     42s] #Start route_global_detail on Thu Feb 27 18:47:01 2025
[02/27 18:47:01     42s] #
[02/27 18:47:01     42s] ### Time Record (route_global_detail) is installed.
[02/27 18:47:01     42s] ### Time Record (Pre Callback) is installed.
[02/27 18:47:01     42s] ### Time Record (Pre Callback) is uninstalled.
[02/27 18:47:01     42s] ### Time Record (DB Import) is installed.
[02/27 18:47:01     42s] ### Time Record (Timing Data Generation) is installed.
[02/27 18:47:01     42s] ### Time Record (Timing Data Generation) is uninstalled.
[02/27 18:47:01     42s] 
[02/27 18:47:01     42s] Trim Metal Layers:
[02/27 18:47:01     42s] LayerId::1 widthSet size::4
[02/27 18:47:01     42s] LayerId::2 widthSet size::4
[02/27 18:47:01     42s] LayerId::3 widthSet size::4
[02/27 18:47:01     42s] LayerId::4 widthSet size::4
[02/27 18:47:01     42s] LayerId::5 widthSet size::4
[02/27 18:47:01     42s] LayerId::6 widthSet size::4
[02/27 18:47:01     42s] LayerId::7 widthSet size::4
[02/27 18:47:01     42s] LayerId::8 widthSet size::4
[02/27 18:47:01     42s] LayerId::9 widthSet size::4
[02/27 18:47:01     42s] LayerId::10 widthSet size::4
[02/27 18:47:01     42s] LayerId::11 widthSet size::3
[02/27 18:47:01     42s] eee: pegSigSF::1.070000
[02/27 18:47:01     42s] Updating RC grid for preRoute extraction ...
[02/27 18:47:01     42s] Initializing multi-corner resistance tables ...
[02/27 18:47:01     42s] eee: l::1 avDens::0.099863 usedTrk::224.691899 availTrk::2250.000000 sigTrk::224.691899
[02/27 18:47:01     42s] eee: l::2 avDens::0.236574 usedTrk::505.676204 availTrk::2137.500000 sigTrk::505.676204
[02/27 18:47:01     42s] eee: l::3 avDens::0.258447 usedTrk::581.506811 availTrk::2250.000000 sigTrk::581.506811
[02/27 18:47:01     42s] eee: l::4 avDens::0.065209 usedTrk::128.232923 availTrk::1966.500000 sigTrk::128.232923
[02/27 18:47:01     42s] eee: l::5 avDens::0.040575 usedTrk::76.686433 availTrk::1890.000000 sigTrk::76.686433
[02/27 18:47:01     42s] eee: l::6 avDens::0.004431 usedTrk::1.515497 availTrk::342.000000 sigTrk::1.515497
[02/27 18:47:01     42s] eee: l::7 avDens::0.005783 usedTrk::1.561404 availTrk::270.000000 sigTrk::1.561404
[02/27 18:47:01     42s] eee: l::8 avDens::0.000693 usedTrk::0.177778 availTrk::256.500000 sigTrk::0.177778
[02/27 18:47:01     42s] eee: l::9 avDens::0.000162 usedTrk::0.029240 availTrk::180.000000 sigTrk::0.029240
[02/27 18:47:01     42s] eee: l::10 avDens::0.149449 usedTrk::127.778918 availTrk::855.000000 sigTrk::127.778918
[02/27 18:47:01     42s] eee: l::11 avDens::0.050593 usedTrk::23.677310 availTrk::468.000000 sigTrk::23.677310
[02/27 18:47:01     42s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:47:01     42s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.214295 uaWl=1.000000 uaWlH=0.164824 aWlH=0.000000 lMod=0 pMax=0.812200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:47:01     42s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[02/27 18:47:01     42s] ### Net info: total nets: 1874
[02/27 18:47:01     42s] ### Net info: dirty nets: 0
[02/27 18:47:01     42s] ### Net info: marked as disconnected nets: 0
[02/27 18:47:01     42s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/27 18:47:01     42s] #num needed restored net=1873
[02/27 18:47:01     42s] #need_extraction net=0 (total=1874)
[02/27 18:47:01     42s] ### Net info: fully routed nets: 1
[02/27 18:47:01     42s] ### Net info: trivial (< 2 pins) nets: 60
[02/27 18:47:01     42s] ### Net info: unrouted nets: 1813
[02/27 18:47:01     42s] ### Net info: re-extraction nets: 0
[02/27 18:47:01     42s] ### Net info: ignored nets: 0
[02/27 18:47:01     42s] ### Net info: skip routing nets: 1873
[02/27 18:47:01     42s] ### import design signature (11): route=503924414 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1983154618 dirty_area=0 del_dirty_area=0 cell=2027951584 placement=2082355505 pin_access=911592361 inst_pattern=1
[02/27 18:47:01     42s] ### Time Record (DB Import) is uninstalled.
[02/27 18:47:01     42s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/27 18:47:01     42s] #RTESIG:78da95d2c16ac3300c06e09dfb14c2ed2183b6b3e4d8b1af835eb751b65d8bb738692075
[02/27 18:47:01     42s] #       20760e7bfb7930061d69d2faaa0ffdb2d072f5bedb0323dca2dc04447e4078da137183b4
[02/27 18:47:01     42s] #       21cef307c2432abd3db2c572f5fcf24a428384acf1d1d5ae5fc3105c0fc1c5d8f8fafe97
[02/27 18:47:01     42s] #       180d956d8383eca3ebda35945fde9e9a4f285d658736fee3424b88fdf0a7473ae6d2009f
[02/27 18:47:01     42s] #       0e45cee93c750c21e9b3ace9c91073711397fc162e783e3fb1540672dc2afef320abdace
[02/27 18:47:01     42s] #       c60bd2a8b93da2c22b96a40a398f0a83c08e4d7d649085d8a7cab8d39a8085687d69fb32
[02/27 18:47:01     42s] #       59e787d3252980f9cebb2945e944e77e495814f3265d1d9b9e3d1975451f3361eebe01a0
[02/27 18:47:01     42s] #       3c08d6
[02/27 18:47:01     42s] #
[02/27 18:47:01     42s] #Skip comparing routing design signature in db-snapshot flow
[02/27 18:47:01     42s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:01     42s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed50a46dc46e92265724ae8026e03a6534ed2a75a9
[02/27 18:47:01     42s] #       d4a407de9e8210d250d76cbefa937fcbf262f9feb80546b841b90e887c87f0b425e20669
[02/27 18:47:01     42s] #       4d9c8b7bc2ddd87a7b60b78be5f3cb2be51a24648d8fae76fd0a86e07a082ec6c6d777bf
[02/27 18:47:01     42s] #       c468a86c1b1c64fbae6b57507e7a7b6c3ea074951ddaf88fe75a42ec873f3d315148037c
[02/27 18:47:01     42s] #       3e1439a7d3d42984a44fb2e6374314f9555cf26b78ce457a63a90c08dc28fe5d90556d67
[02/27 18:47:01     42s] #       e3196954ea8ea8f08223a942a6516110d8a1a90f0cb210fbb133edb42660215a5fdabe1c
[02/27 18:47:01     42s] #       adf3c3f19ccc81f9cebb59654802fbd96e3e98c65f4e9d83b028d2667c4f96cad2ea8239
[02/27 18:47:01     42s] #       66c6dc7c0118d9158b
[02/27 18:47:01     42s] #
[02/27 18:47:01     42s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:01     42s] ### Time Record (Global Routing) is installed.
[02/27 18:47:01     42s] ### Time Record (Global Routing) is uninstalled.
[02/27 18:47:01     42s] #Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
[02/27 18:47:01     42s] #Total number of nets with skipped attribute = 1813 (skipped).
[02/27 18:47:01     42s] #Total number of routable nets = 1.
[02/27 18:47:01     42s] #Total number of nets in the design = 1874.
[02/27 18:47:01     42s] #1 routable net do not has any wires.
[02/27 18:47:01     42s] #1813 skipped nets have only detail routed wires.
[02/27 18:47:01     42s] #1 net will be global routed.
[02/27 18:47:01     42s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:01     42s] #Start routing data preparation on Thu Feb 27 18:47:01 2025
[02/27 18:47:01     42s] #
[02/27 18:47:01     42s] #Minimum voltage of a net in the design = 0.000.
[02/27 18:47:01     42s] #Maximum voltage of a net in the design = 1.320.
[02/27 18:47:01     42s] #Voltage range [0.000 - 1.320] has 1872 nets.
[02/27 18:47:01     42s] #Voltage range [0.900 - 1.320] has 1 net.
[02/27 18:47:01     42s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 18:47:01     42s] #Build and mark too close pins for the same net.
[02/27 18:47:01     42s] ### Time Record (Cell Pin Access) is installed.
[02/27 18:47:01     42s] #Rebuild pin access data for design.
[02/27 18:47:01     42s] #Initial pin access analysis.
[02/27 18:47:02     43s] #Detail pin access analysis.
[02/27 18:47:02     43s] ### Time Record (Cell Pin Access) is uninstalled.
[02/27 18:47:02     43s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/27 18:47:02     43s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:02     43s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:02     43s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:02     43s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:02     43s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:02     43s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:02     43s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:02     43s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:02     43s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/27 18:47:02     43s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/27 18:47:02     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1783.55 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #Regenerating Ggrids automatically.
[02/27 18:47:02     43s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/27 18:47:02     43s] #Using automatically generated G-grids.
[02/27 18:47:02     43s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/27 18:47:02     43s] #Done routing data preparation.
[02/27 18:47:02     43s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1787.86 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Finished routing data preparation on Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:02     43s] ### Time Record (Global Routing) is installed.
[02/27 18:47:02     43s] #Cpu time = 00:00:01
[02/27 18:47:02     43s] #Elapsed time = 00:00:01
[02/27 18:47:02     43s] #Increased memory = 8.69 (MB)
[02/27 18:47:02     43s] #Total memory = 1788.11 (MB)
[02/27 18:47:02     43s] #Peak memory = 1898.08 (MB)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Start global routing on Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Start global routing initialization on Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Number of eco nets is 1
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Start global routing data preparation on Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### build_merged_routing_blockage_rect_list starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### init_is_bin_blocked starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] #Start routing resource analysis on Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### adjust_flow_cap starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### adjust_flow_per_partial_route_obs starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### set_via_blocked starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### copy_flow starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### report_flow_cap starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #Routing resource analysis is done on Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #  Resource Analysis:
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/27 18:47:02     43s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/27 18:47:02     43s] #  --------------------------------------------------------------
[02/27 18:47:02     43s] #  Metal1         H          54         370         812    73.03%
[02/27 18:47:02     43s] #  Metal2         V         391          18         812     0.00%
[02/27 18:47:02     43s] #  Metal3         H         414          10         812     0.00%
[02/27 18:47:02     43s] #  Metal4         V         392          17         812     0.00%
[02/27 18:47:02     43s] #  Metal5         H         415           9         812     0.00%
[02/27 18:47:02     43s] #  Metal6         V         392          17         812     0.00%
[02/27 18:47:02     43s] #  Metal7         H         416           8         812     0.00%
[02/27 18:47:02     43s] #  Metal8         V         392          17         812     0.00%
[02/27 18:47:02     43s] #  Metal9         H         408          16         812     0.00%
[02/27 18:47:02     43s] #  Metal10        V         121          42         812     3.45%
[02/27 18:47:02     43s] #  Metal11        H         158          11         812     0.00%
[02/27 18:47:02     43s] #  --------------------------------------------------------------
[02/27 18:47:02     43s] #  Total                   3557      13.22%        8932     6.95%
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### analyze_m2_tracks starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### report_initial_resource starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### mark_pg_pins_accessibility starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### set_net_region starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Global routing data preparation is done on Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### prepare_level starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### init level 1 starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### Level 1 hgrid = 29 X 28
[02/27 18:47:02     43s] ### prepare_level_flow starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Global routing initialization is done on Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #start global routing iteration 1...
[02/27 18:47:02     43s] ### init_flow_edge starts on Thu Feb 27 18:47:02 2025 with memory = 1788.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### routing at level 1 (topmost level) iter 0
[02/27 18:47:02     43s] ### measure_qor starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### measure_congestion starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #start global routing iteration 2...
[02/27 18:47:02     43s] ### routing at level 1 (topmost level) iter 1
[02/27 18:47:02     43s] ### measure_qor starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### measure_congestion starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### route_end starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
[02/27 18:47:02     43s] #Total number of nets with skipped attribute = 1813 (skipped).
[02/27 18:47:02     43s] #Total number of routable nets = 1.
[02/27 18:47:02     43s] #Total number of nets in the design = 1874.
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #1 routable net has routed wires.
[02/27 18:47:02     43s] #1813 skipped nets have only detail routed wires.
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Routed net constraints summary:
[02/27 18:47:02     43s] #-----------------------------
[02/27 18:47:02     43s] #        Rules   Unconstrained  
[02/27 18:47:02     43s] #-----------------------------
[02/27 18:47:02     43s] #      Default               1  
[02/27 18:47:02     43s] #-----------------------------
[02/27 18:47:02     43s] #        Total               1  
[02/27 18:47:02     43s] #-----------------------------
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Routing constraints summary of the whole design:
[02/27 18:47:02     43s] #-----------------------------
[02/27 18:47:02     43s] #        Rules   Unconstrained  
[02/27 18:47:02     43s] #-----------------------------
[02/27 18:47:02     43s] #      Default            1814  
[02/27 18:47:02     43s] #-----------------------------
[02/27 18:47:02     43s] #        Total            1814  
[02/27 18:47:02     43s] #-----------------------------
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### adjust_flow_per_partial_route_obs starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### cal_base_flow starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### init_flow_edge starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### cal_flow starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### report_overcon starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s]   Flow/Cap--------------     0.79  [02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #                 OverCon          
[02/27 18:47:02     43s] #                  #Gcell    %Gcell
[02/27 18:47:02     43s] #     Layer           (1)   OverCon
[02/27 18:47:02     43s] #  --------------------------------
[02/27 18:47:02     43s] #  Metal1        0(0.00%)   (0.00%)
     0.04  [02/27 18:47:02     43s] #  Metal2        0(0.00%)   (0.00%)
     0.02  [02/27 18:47:02     43s] #  Metal3        0(0.00%)   (0.00%)
     0.04  [02/27 18:47:02     43s] #  Metal4        0(0.00%)   (0.00%)
     0.02  [02/27 18:47:02     43s] #  Metal5        0(0.00%)   (0.00%)
     0.04  [02/27 18:47:02     43s] #  Metal6        0(0.00%)   (0.00%)
     0.02  [02/27 18:47:02     43s] #  Metal7        0(0.00%)   (0.00%)
     0.04  [02/27 18:47:02     43s] #  Metal8        0(0.00%)   (0.00%)
     0.04  [02/27 18:47:02     43s] #  Metal9        0(0.00%)   (0.00%)
     0.22  [02/27 18:47:02     43s] #  Metal10       0(0.00%)   (0.00%)
     0.03  [02/27 18:47:02     43s] #  Metal11       0(0.00%)   (0.00%)
--------------[02/27 18:47:02     43s] #  --------------------------------
[02/27 18:47:02     43s] #     Total      0(0.00%)   (0.00%)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/27 18:47:02     43s] #  Overflow after GR: 0.00% H + 0.00% V
[02/27 18:47:02     43s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### cal_base_flow starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### init_flow_edge starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### cal_flow starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### generate_cong_map_content starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### update starts on Thu Feb 27 18:47:02 2025 with memory = 1788.90 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #Complete Global Routing.
[02/27 18:47:02     43s] #Total wire length = 197 um.
[02/27 18:47:02     43s] #Total half perimeter of net bounding box = 85 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal1 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal2 = 103 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal3 = 86 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal4 = 9 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal5 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal6 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal7 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal9 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal11 = 0 um.
[02/27 18:47:02     43s] #Total number of vias = 81
[02/27 18:47:02     43s] #Up-Via Summary (total 81):
[02/27 18:47:02     43s] #           
[02/27 18:47:02     43s] #-----------------------
[02/27 18:47:02     43s] # Metal1             38
[02/27 18:47:02     43s] # Metal2             40
[02/27 18:47:02     43s] # Metal3              3
[02/27 18:47:02     43s] #-----------------------
[02/27 18:47:02     43s] #                    81 
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### report_overcon starts on Thu Feb 27 18:47:02 2025 with memory = 1789.42 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### report_overcon starts on Thu Feb 27 18:47:02 2025 with memory = 1789.42 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #Max overcon = 0 track.
[02/27 18:47:02     43s] #Total overcon = 0.00%.
[02/27 18:47:02     43s] #Worst layer Gcell overcon rate = 0.00%.
[02/27 18:47:02     43s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### global_route design signature (14): route=1200905027 net_attr=1786964212
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Global routing statistics:
[02/27 18:47:02     43s] #Cpu time = 00:00:00
[02/27 18:47:02     43s] #Elapsed time = 00:00:00
[02/27 18:47:02     43s] #Increased memory = 0.89 (MB)
[02/27 18:47:02     43s] #Total memory = 1789.00 (MB)
[02/27 18:47:02     43s] #Peak memory = 1898.08 (MB)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Finished global routing on [02/27 18:47:02     43s] ### Time Record (Global Routing) is uninstalled.
[02/27 18:47:02     43s] ### Time Record (Data Preparation) is installed.
Thu Feb 27 18:47:02 2025
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:02     43s] ### track-assign external-init starts on Thu Feb 27 18:47:02 2025 with memory = 1789.00 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### Time Record (Track Assignment) is installed.
[02/27 18:47:02     43s] ### Time Record (Track Assignment) is uninstalled.
[02/27 18:47:02     43s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.00 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### track-assign engine-init starts on Thu Feb 27 18:47:02 2025 with memory = 1789.00 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] ### Time Record (Track Assignment) is installed.
[02/27 18:47:02     43s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### track-assign core-engine starts on Thu Feb 27 18:47:02 2025 with memory = 1789.00 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #Start Track Assignment.
[02/27 18:47:02     43s] #Done with 8 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/27 18:47:02     43s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/27 18:47:02     43s] #Complete Track Assignment.
[02/27 18:47:02     43s] #Total wire length = 197 um.
[02/27 18:47:02     43s] #Total half perimeter of net bounding box = 85 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal1 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal2 = 103 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal3 = 86 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal4 = 9 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal5 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal6 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal7 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal9 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:47:02     43s] #Total wire length on LAYER Metal11 = 0 um.
[02/27 18:47:02     43s] #Total number of vias = 81
[02/27 18:47:02     43s] #Up-Via Summary (total 81):
[02/27 18:47:02     43s] #           
[02/27 18:47:02     43s] #-----------------------
[02/27 18:47:02     43s] # Metal1             38
[02/27 18:47:02     43s] # Metal2             40
[02/27 18:47:02     43s] # Metal3              3
[02/27 18:47:02     43s] #-----------------------
[02/27 18:47:02     43s] #                    81 
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] ### track_assign design signature (17): route=170426064
[02/27 18:47:02     43s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:02     43s] ### Time Record (Track Assignment) is uninstalled.
[02/27 18:47:02     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.11 (MB), peak = 1898.08 (MB)
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/27 18:47:02     43s] #Cpu time = 00:00:01
[02/27 18:47:02     43s] #Elapsed time = 00:00:01
[02/27 18:47:02     43s] #Increased memory = 9.68 (MB)
[02/27 18:47:02     43s] #Total memory = 1789.11 (MB)
[02/27 18:47:02     43s] #Peak memory = 1898.08 (MB)
[02/27 18:47:02     43s] ### Time Record (Detail Routing) is installed.
[02/27 18:47:02     43s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:02     43s] #
[02/27 18:47:02     43s] #Start Detail Routing..
[02/27 18:47:02     43s] #start initial detail routing ...
[02/27 18:47:02     43s] ### Design has 1 dirty net, 837 dirty-areas)
[02/27 18:47:03     44s] # ECO: 0.0% of the total area was rechecked for DRC, and 20.0% required routing.
[02/27 18:47:03     44s] #   number of violations = 0
[02/27 18:47:03     44s] #797 out of 1433 instances (55.6%) need to be verified(marked ipoed), dirty area = 33.1%.
[02/27 18:47:03     44s] ### Routing stats: routing = 24.14% dirty-area = 81.03%
[02/27 18:47:03     44s] #   number of violations = 0
[02/27 18:47:03     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.19 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #Complete Detail Routing.
[02/27 18:47:03     44s] #Total wire length = 195 um.
[02/27 18:47:03     44s] #Total half perimeter of net bounding box = 85 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal1 = 0 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal2 = 107 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal3 = 75 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal4 = 14 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal5 = 0 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal6 = 0 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal7 = 0 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal9 = 0 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:47:03     44s] #Total wire length on LAYER Metal11 = 0 um.
[02/27 18:47:03     44s] #Total number of vias = 93
[02/27 18:47:03     44s] #Up-Via Summary (total 93):
[02/27 18:47:03     44s] #           
[02/27 18:47:03     44s] #-----------------------
[02/27 18:47:03     44s] # Metal1             40
[02/27 18:47:03     44s] # Metal2             47
[02/27 18:47:03     44s] # Metal3              6
[02/27 18:47:03     44s] #-----------------------
[02/27 18:47:03     44s] #                    93 
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Total number of DRC violations = 0
[02/27 18:47:03     44s] ### Time Record (Detail Routing) is uninstalled.
[02/27 18:47:03     44s] #Cpu time = 00:00:00
[02/27 18:47:03     44s] #Elapsed time = 00:00:00
[02/27 18:47:03     44s] #Increased memory = 0.09 (MB)
[02/27 18:47:03     44s] #Total memory = 1789.19 (MB)
[02/27 18:47:03     44s] #Peak memory = 1898.08 (MB)
[02/27 18:47:03     44s] #route_detail Statistics:
[02/27 18:47:03     44s] #Cpu time = 00:00:00
[02/27 18:47:03     44s] #Elapsed time = 00:00:00
[02/27 18:47:03     44s] #Increased memory = 0.09 (MB)
[02/27 18:47:03     44s] #Total memory = 1789.19 (MB)
[02/27 18:47:03     44s] #Peak memory = 1898.08 (MB)
[02/27 18:47:03     44s] #Skip updating routing design signature in db-snapshot flow
[02/27 18:47:03     44s] ### global_detail_route design signature (25): route=594004632 flt_obj=0 vio=1905142130 shield_wire=1
[02/27 18:47:03     44s] ### Time Record (DB Export) is installed.
[02/27 18:47:03     44s] ### export design design signature (26): route=594004632 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1056017857 dirty_area=0 del_dirty_area=0 cell=2027951584 placement=2082355505 pin_access=779886291 inst_pattern=1
[02/27 18:47:03     44s] #	no debugging net set
[02/27 18:47:03     44s] ### Time Record (DB Export) is uninstalled.
[02/27 18:47:03     44s] ### Time Record (Post Callback) is installed.
[02/27 18:47:03     44s] ### Time Record (Post Callback) is uninstalled.
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #route_global_detail statistics:
[02/27 18:47:03     44s] #Cpu time = 00:00:01
[02/27 18:47:03     44s] #Elapsed time = 00:00:01
[02/27 18:47:03     44s] #Increased memory = 4.29 (MB)
[02/27 18:47:03     44s] #Total memory = 1782.33 (MB)
[02/27 18:47:03     44s] #Peak memory = 1898.08 (MB)
[02/27 18:47:03     44s] #Number of warnings = 2
[02/27 18:47:03     44s] #Total number of warnings = 3
[02/27 18:47:03     44s] #Number of fails = 0
[02/27 18:47:03     44s] #Total number of fails = 0
[02/27 18:47:03     44s] #Complete route_global_detail on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### import design signature (27): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=779886291 inst_pattern=1
[02/27 18:47:03     44s] ### Time Record (route_global_detail) is uninstalled.
[02/27 18:47:03     44s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[02/27 18:47:03     44s] 
[02/27 18:47:03     44s] route_global_detail
[02/27 18:47:03     44s] 
[02/27 18:47:03     44s] #Start route_global_detail on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### Time Record (route_global_detail) is installed.
[02/27 18:47:03     44s] ### Time Record (Pre Callback) is installed.
[02/27 18:47:03     44s] ### Time Record (Pre Callback) is uninstalled.
[02/27 18:47:03     44s] ### Time Record (DB Import) is installed.
[02/27 18:47:03     44s] ### Time Record (Timing Data Generation) is installed.
[02/27 18:47:03     44s] #Generating timing data, please wait...
[02/27 18:47:03     44s] ### run_trial_route starts on Thu Feb 27 18:47:03 2025 with memory = 1782.24 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #1847 total nets, 1 already routed, 1 will ignore in trialRoute
[02/27 18:47:03     44s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### dump_timing_file starts on Thu Feb 27 18:47:03 2025 with memory = 1784.47 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### extractRC starts on Thu Feb 27 18:47:03 2025 with memory = 1784.47 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:47:03     44s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/27 18:47:03     44s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:03     44s] #Dump tif for version 2.1
[02/27 18:47:03     44s] End AAE Lib Interpolated Model. (MEM=2094.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:03     44s] Total number of fetched objects 1847
[02/27 18:47:03     44s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:03     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:03     44s] End delay calculation. (MEM=2139.24 CPU=0:00:00.1 REAL=0:00:00.0)
[02/27 18:47:03     44s] 
[02/27 18:47:03     44s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[02/27 18:47:03     44s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1783.84 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #Done generating timing data.
[02/27 18:47:03     44s] ### Time Record (Timing Data Generation) is uninstalled.
[02/27 18:47:03     44s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[02/27 18:47:03     44s] ### Net info: total nets: 1874
[02/27 18:47:03     44s] ### Net info: dirty nets: 0
[02/27 18:47:03     44s] ### Net info: marked as disconnected nets: 0
[02/27 18:47:03     44s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/27 18:47:03     44s] #num needed restored net=0
[02/27 18:47:03     44s] #need_extraction net=0 (total=1874)
[02/27 18:47:03     44s] ### Net info: fully routed nets: 1
[02/27 18:47:03     44s] ### Net info: trivial (< 2 pins) nets: 60
[02/27 18:47:03     44s] ### Net info: unrouted nets: 1813
[02/27 18:47:03     44s] ### Net info: re-extraction nets: 0
[02/27 18:47:03     44s] ### Net info: ignored nets: 0
[02/27 18:47:03     44s] ### Net info: skip routing nets: 0
[02/27 18:47:03     44s] #Start reading timing information from file .timing_file_213690.tif.gz ...
[02/27 18:47:03     44s] #Read in timing information for 104 ports, 1433 instances from timing file .timing_file_213690.tif.gz.
[02/27 18:47:03     44s] ### import design signature (28): route=1554723220 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1947255138 dirty_area=0 del_dirty_area=0 cell=2027951584 placement=2082355505 pin_access=779886291 inst_pattern=1
[02/27 18:47:03     44s] ### Time Record (DB Import) is uninstalled.
[02/27 18:47:03     44s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/27 18:47:03     44s] #RTESIG:78da95d2b14ec330100660669ee2e47608525b7c97d8b1d72256401574ad4ce3a4911247
[02/27 18:47:03     44s] #       8aed81b7c788a92834add7fbacfb7de7c572ffbc0346b841b1f688fc80f0b223e21a694d
[02/27 18:47:03     44s] #       9c178f848754fad8b2fbc5f2f5ed9db482da74de42f6390cdd0aaa2f67faf60895ad4dec
[02/27 18:47:03     44s] #       02781b42eb9a875f5e080d1cb2d605dbd87105d1dbf10f29790eac4f57dba71818643e8c
[02/27 18:47:03     44s] #       a9384991733aef3e85901484315e9910b1c86fe282dfc285d450e046f29f0359dd0d264c
[02/27 18:47:03     44s] #       c7165acebf4d96621e951a819ddae634334da508980fc65566ac92b52ef6ffc9b4233738
[02/27 18:47:03     44s] #       7b4951fa3e67a39934945f938d500960b346cef753fa82b9fb066e81eb1e
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:03     44s] #RTESIG:78da95d2b14ec330100660669ee2e47608525b7c9738b157102ba00a582b439cd452e248
[02/27 18:47:03     44s] #       b633f0f618988a42d27abdcffaefce5eaddf1ef6c0087728b601911f101ef7445c216d89
[02/27 18:47:03     44s] #       f3e296f0904aaf77ec7ab57e7a7e2125a1d15d3090bd0f43b781fad3e9de7e406d1a3d76
[02/27 18:47:03     44s] #       118289d1baf6e69717420187ccba685ae3373006e3ff908ae7c0fa74d5de8f914116a24f
[02/27 18:47:03     44s] #       c5498a9cd369fa14429210fd78668788457e1117fc122e4a0505ee4afe7d206bba41c7e9
[02/27 18:47:03     44s] #       b6852a97672b2bb18c2a85c08eb63d2e6c534a0216a276b5f675b2c68dfd7f32bd911b9c
[02/27 18:47:03     44s] #       99558a04b09feee68329fdb3931d4e1acacf198250a6d045532ee7493563aebe002fa0f7
[02/27 18:47:03     44s] #       d3
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:03     44s] ### Time Record (Global Routing) is installed.
[02/27 18:47:03     44s] ### Time Record (Global Routing) is uninstalled.
[02/27 18:47:03     44s] #Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
[02/27 18:47:03     44s] #Total number of routable nets = 1814.
[02/27 18:47:03     44s] #Total number of nets in the design = 1874.
[02/27 18:47:03     44s] #1813 routable nets do not have any wires.
[02/27 18:47:03     44s] #1 routable net has routed wires.
[02/27 18:47:03     44s] #1813 nets will be global routed.
[02/27 18:47:03     44s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:03     44s] #Start routing data preparation on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Minimum voltage of a net in the design = 0.000.
[02/27 18:47:03     44s] #Maximum voltage of a net in the design = 1.320.
[02/27 18:47:03     44s] #Voltage range [0.000 - 1.320] has 1872 nets.
[02/27 18:47:03     44s] #Voltage range [0.900 - 1.320] has 1 net.
[02/27 18:47:03     44s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 18:47:03     44s] #Build and mark too close pins for the same net.
[02/27 18:47:03     44s] ### Time Record (Cell Pin Access) is installed.
[02/27 18:47:03     44s] #Initial pin access analysis.
[02/27 18:47:03     44s] #Detail pin access analysis.
[02/27 18:47:03     44s] ### Time Record (Cell Pin Access) is uninstalled.
[02/27 18:47:03     44s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/27 18:47:03     44s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:03     44s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:03     44s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:03     44s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:03     44s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:03     44s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:03     44s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:03     44s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:03     44s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/27 18:47:03     44s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/27 18:47:03     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.18 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #Regenerating Ggrids automatically.
[02/27 18:47:03     44s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/27 18:47:03     44s] #Using automatically generated G-grids.
[02/27 18:47:03     44s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/27 18:47:03     44s] #Done routing data preparation.
[02/27 18:47:03     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.49 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Finished routing data preparation on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Cpu time = 00:00:00
[02/27 18:47:03     44s] #Elapsed time = 00:00:00
[02/27 18:47:03     44s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:03     44s] #Increased memory = 8.39 (MB)
[02/27 18:47:03     44s] #Total memory = 1792.49 (MB)
[02/27 18:47:03     44s] #Peak memory = 1898.08 (MB)
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### Time Record (Global Routing) is installed.
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Start global routing on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Start global routing initialization on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Number of eco nets is 0
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Start global routing data preparation on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### build_merged_routing_blockage_rect_list starts on Thu Feb 27 18:47:03 2025 with memory = 1792.49 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### init_is_bin_blocked starts on Thu Feb 27 18:47:03 2025 with memory = 1792.49 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #Start routing resource analysis on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### adjust_flow_cap starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### adjust_flow_per_partial_route_obs starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### set_via_blocked starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### copy_flow starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### report_flow_cap starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #Routing resource analysis is done on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #  Resource Analysis:
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/27 18:47:03     44s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/27 18:47:03     44s] #  --------------------------------------------------------------
[02/27 18:47:03     44s] #  Metal1         H          54         370         812    73.03%
[02/27 18:47:03     44s] #  Metal2         V         388          21         812     0.00%
[02/27 18:47:03     44s] #  Metal3         H         413          11         812     0.00%
[02/27 18:47:03     44s] #  Metal4         V         392          17         812     0.00%
[02/27 18:47:03     44s] #  Metal5         H         415           9         812     0.00%
[02/27 18:47:03     44s] #  Metal6         V         392          17         812     0.00%
[02/27 18:47:03     44s] #  Metal7         H         416           8         812     0.00%
[02/27 18:47:03     44s] #  Metal8         V         392          17         812     0.00%
[02/27 18:47:03     44s] #  Metal9         H         408          16         812     0.00%
[02/27 18:47:03     44s] #  Metal10        V         121          42         812     3.45%
[02/27 18:47:03     44s] #  Metal11        H         158          11         812     0.00%
[02/27 18:47:03     44s] #  --------------------------------------------------------------
[02/27 18:47:03     44s] #  Total                   3552      13.32%        8932     6.95%
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### report_flow_cap cpu:00:00:00, [02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #
real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### analyze_m2_tracks starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### report_initial_resource starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### mark_pg_pins_accessibility starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### set_net_region starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Global routing data preparation is done on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] ### prepare_level starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### init level 1 starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### Level 1 hgrid = 29 X 28
[02/27 18:47:03     44s] ### prepare_level_flow starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #Global routing initialization is done on Thu Feb 27 18:47:03 2025
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] #
[02/27 18:47:03     44s] #start global routing iteration 1...
[02/27 18:47:03     44s] ### init_flow_edge starts on Thu Feb 27 18:47:03 2025 with memory = 1792.75 (MB), peak = 1898.08 (MB)
[02/27 18:47:03     44s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:03     44s] ### routing at level 1 (topmost level) iter 0
[02/27 18:47:04     45s] ### measure_qor starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### measure_congestion starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #start global routing iteration 2...
[02/27 18:47:04     45s] ### routing at level 1 (topmost level) iter 1
[02/27 18:47:04     45s] ### measure_qor starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### measure_congestion starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] ### route_end starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
[02/27 18:47:04     45s] #Total number of routable nets = 1814.
[02/27 18:47:04     45s] #Total number of nets in the design = 1874.
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #1814 routable nets have routed wires.
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #Routed nets constraints summary:
[02/27 18:47:04     45s] #-----------------------------
[02/27 18:47:04     45s] #        Rules   Unconstrained  
[02/27 18:47:04     45s] #-----------------------------
[02/27 18:47:04     45s] #      Default            1813  
[02/27 18:47:04     45s] #-----------------------------
[02/27 18:47:04     45s] #        Total            1813  
[02/27 18:47:04     45s] #-----------------------------
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #Routing constraints summary of the whole design:
[02/27 18:47:04     45s] #-----------------------------
[02/27 18:47:04     45s] #        Rules   Unconstrained  
[02/27 18:47:04     45s] #-----------------------------
[02/27 18:47:04     45s] #      Default            1814  
[02/27 18:47:04     45s] #-----------------------------
[02/27 18:47:04     45s] #        Total            1814  
[02/27 18:47:04     45s] #-----------------------------
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] ### adjust_flow_per_partial_route_obs starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### cal_base_flow starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### init_flow_edge starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### cal_flow starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### report_overcon starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s]   Flow/Cap[02/27 18:47:04     45s] #                 OverCon       OverCon       OverCon          
[02/27 18:47:04     45s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[02/27 18:47:04     45s] #     Layer           (1)           (2)           (3)   OverCon--------------
[02/27 18:47:04     45s] #  ------------------------------------------------------------
[02/27 18:47:04     45s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)     0.79     (0.00%)
[02/27 18:47:04     45s] #  Metal2        0(0.00%)     0.52        0(0.00%)      1(0.12%)   (0.12%)
[02/27 18:47:04     45s] #  Metal3        0(0.00%)     0.46        0(0.00%)      0(0.00%)   (0.00%)
[02/27 18:47:04     45s] #  Metal4        0(0.00%)     0.17        0(0.00%)      0(0.00%)   (0.00%)
[02/27 18:47:04     45s] #  Metal5        0(0.00%)      0(0.00%)     0.06        0(0.00%)   (0.00%)
[02/27 18:47:04     45s] #  Metal6        0(0.00%)      0(0.00%)     0.04        0(0.00%)   (0.00%)
[02/27 18:47:04     45s] #  Metal7       0.02        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 18:47:04     45s] #  Metal8        0(0.00%)     0.04        0(0.00%)      0(0.00%)   (0.00%)
[02/27 18:47:04     45s] #  Metal9        0(0.00%)      0(0.00%)     0.04        0(0.00%)   (0.00%)
[02/27 18:47:04     45s] #  Metal10      0.22        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/27 18:47:04     45s] #  Metal11       0(0.00%)     0.03        0(0.00%)      0(0.00%)   (0.00%)
--------------[02/27 18:47:04     45s] #  ------------------------------------------------------------
[02/27 18:47:04     45s] #     Total      0(0.00%)      0(0.00%)      1(0.01%)   (0.01%)
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[02/27 18:47:04     45s] #  Overflow after GR: 0.00% H + 0.01% V
[02/27 18:47:04     45s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### cal_base_flow starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### init_flow_edge starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### cal_flow starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### generate_cong_map_content starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### Sync with Inovus CongMap starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #Hotspot report including placement blocked areas
[02/27 18:47:04     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:2089.1M, EPOCH TIME: 1740692824.121340
[02/27 18:47:04     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/27 18:47:04     45s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/27 18:47:04     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/27 18:47:04     45s] [hotspot] |   Metal1(H)    |              1.00 |              1.00 |    54.72    54.72    61.55    61.55 |
[02/27 18:47:04     45s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[02/27 18:47:04     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/27 18:47:04     45s] [hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     1.00 |                                     |
[02/27 18:47:04     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/27 18:47:04     45s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 18:47:04     45s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/27 18:47:04     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/27 18:47:04     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/27 18:47:04     45s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/27 18:47:04     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2089.1M, EPOCH TIME: 1740692824.122205
[02/27 18:47:04     45s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### update starts on Thu Feb 27 18:47:04 2025 with memory = 1793.80 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #Complete Global Routing.
[02/27 18:47:04     45s] #Total wire length = 19466 um.
[02/27 18:47:04     45s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal1 = 142 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal2 = 6124 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal3 = 8599 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal4 = 3180 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal5 = 1355 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal6 = 20 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal9 = 6 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal11 = 31 um.
[02/27 18:47:04     45s] #Total number of vias = 9729
[02/27 18:47:04     45s] #Up-Via Summary (total 9729):
[02/27 18:47:04     45s] #           
[02/27 18:47:04     45s] #-----------------------
[02/27 18:47:04     45s] # Metal1           5361
[02/27 18:47:04     45s] # Metal2           3512
[02/27 18:47:04     45s] # Metal3            631
[02/27 18:47:04     45s] # Metal4            162
[02/27 18:47:04     45s] # Metal5             14
[02/27 18:47:04     45s] # Metal6             13
[02/27 18:47:04     45s] # Metal7             10
[02/27 18:47:04     45s] # Metal8             10
[02/27 18:47:04     45s] # Metal9              8
[02/27 18:47:04     45s] # Metal10             8
[02/27 18:47:04     45s] #-----------------------
[02/27 18:47:04     45s] #                  9729 
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### report_overcon starts on Thu Feb 27 18:47:04 2025 with memory = 1794.32 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### report_overcon starts on Thu Feb 27 18:47:04 2025 with memory = 1794.32 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #Max overcon = 3 tracks.
[02/27 18:47:04     45s] #Total overcon = 0.01%.
[02/27 18:47:04     45s] ### report_overcon cpu:00:00:00, [02/27 18:47:04     45s] #Worst layer Gcell overcon rate = 0.00%.
real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### global_route design signature (31): route=844562532 net_attr=904830968
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #Global routing statistics:
[02/27 18:47:04     45s] #Cpu time = 00:00:00
[02/27 18:47:04     45s] #Elapsed time = 00:00:00
[02/27 18:47:04     45s] #Increased memory = 1.43 (MB)
[02/27 18:47:04     45s] #Total memory = 1793.92 (MB)
[02/27 18:47:04     45s] #Peak memory = 1898.08 (MB)
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #Finished global routing on [02/27 18:47:04     45s] ### Time Record (Global Routing) is uninstalled.
Thu Feb 27 18:47:04 2025
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:04     45s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:04     45s] ### track-assign external-init starts on Thu Feb 27 18:47:04 2025 with memory = 1793.92 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### Time Record (Track Assignment) is installed.
[02/27 18:47:04     45s] ### Time Record (Track Assignment) is uninstalled.
[02/27 18:47:04     45s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.92 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### track-assign engine-init starts on Thu Feb 27 18:47:04 2025 with memory = 1793.92 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] ### Time Record (Track Assignment) is installed.
[02/27 18:47:04     45s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### track-assign core-engine starts on Thu Feb 27 18:47:04 2025 with memory = 1793.92 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #Start Track Assignment.
[02/27 18:47:04     45s] #Done with 2373 horizontal wires in 1 hboxes and 2168 vertical wires in 1 hboxes.
[02/27 18:47:04     45s] #Done with 575 horizontal wires in 1 hboxes and 548 vertical wires in 1 hboxes.
[02/27 18:47:04     45s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #Track assignment summary:
[02/27 18:47:04     45s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/27 18:47:04     45s] #------------------------------------------------------------------------
[02/27 18:47:04     45s] # Metal1       137.86 	  0.04%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal2      5984.74 	  0.06%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal3      8312.85 	  0.21%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal4      3144.16 	  0.00%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal5      1355.01 	  0.01%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal6        16.56 	  0.00%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal7         9.03 	  0.00%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal9         4.89 	  0.00%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] # Metal11       31.01 	  0.00%  	  0.00% 	  0.00%
[02/27 18:47:04     45s] #------------------------------------------------------------------------
[02/27 18:47:04     45s] # All       18996.10  	  0.11% 	  0.00% 	  0.00%
[02/27 18:47:04     45s] #Complete Track Assignment.
[02/27 18:47:04     45s] #Total wire length = 19084 um.
[02/27 18:47:04     45s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal1 = 137 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal2 = 6027 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal3 = 8352 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal4 = 3162 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal5 = 1348 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal6 = 16 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal9 = 5 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:47:04     45s] #Total wire length on LAYER Metal11 = 29 um.
[02/27 18:47:04     45s] #Total number of vias = 9729
[02/27 18:47:04     45s] #Up-Via Summary (total 9729):
[02/27 18:47:04     45s] #           
[02/27 18:47:04     45s] #-----------------------
[02/27 18:47:04     45s] # Metal1           5361
[02/27 18:47:04     45s] # Metal2           3512
[02/27 18:47:04     45s] # Metal3            631
[02/27 18:47:04     45s] # Metal4            162
[02/27 18:47:04     45s] # Metal5             14
[02/27 18:47:04     45s] # Metal6             13
[02/27 18:47:04     45s] # Metal7             10
[02/27 18:47:04     45s] # Metal8             10
[02/27 18:47:04     45s] # Metal9              8
[02/27 18:47:04     45s] # Metal10             8
[02/27 18:47:04     45s] #-----------------------
[02/27 18:47:04     45s] #                  9729 
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] ### track_assign design signature (34): route=849088652
[02/27 18:47:04     45s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:04     45s] ### Time Record (Track Assignment) is uninstalled.
[02/27 18:47:04     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.94 (MB), peak = 1898.08 (MB)
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/27 18:47:04     45s] #Cpu time = 00:00:01
[02/27 18:47:04     45s] #Elapsed time = 00:00:01
[02/27 18:47:04     45s] #Increased memory = 9.84 (MB)
[02/27 18:47:04     45s] #Total memory = 1793.94 (MB)
[02/27 18:47:04     45s] #Peak memory = 1898.08 (MB)
[02/27 18:47:04     45s] ### Time Record (Detail Routing) is installed.
[02/27 18:47:04     45s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:04     45s] #
[02/27 18:47:04     45s] #Start Detail Routing..
[02/27 18:47:04     45s] #start initial detail routing ...
[02/27 18:47:04     45s] ### Design has 0 dirty nets, 1240 dirty-areas), has valid drcs
[02/27 18:47:08     49s] ### Routing stats: routing = 100.00% dirty-area = 84.36%
[02/27 18:47:08     49s] #   number of violations = 26
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #    By Layer and Type :
[02/27 18:47:08     49s] #	         EOLSpc    Short   Totals
[02/27 18:47:08     49s] #	Metal1        1       14       15
[02/27 18:47:08     49s] #	Metal2        0       11       11
[02/27 18:47:08     49s] #	Totals        1       25       26
[02/27 18:47:08     49s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1801.58 (MB), peak = 1898.08 (MB)
[02/27 18:47:08     49s] #start 1st optimization iteration ...
[02/27 18:47:08     49s] ### Routing stats: routing = 100.00% dirty-area = 84.36%
[02/27 18:47:08     49s] #   number of violations = 4
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #    By Layer and Type :
[02/27 18:47:08     49s] #	          Short   Totals
[02/27 18:47:08     49s] #	Metal1        0        0
[02/27 18:47:08     49s] #	Metal2        4        4
[02/27 18:47:08     49s] #	Totals        4        4
[02/27 18:47:08     49s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.17 (MB), peak = 1898.08 (MB)
[02/27 18:47:08     49s] #start 2nd optimization iteration ...
[02/27 18:47:08     49s] ### Routing stats: routing = 100.00% dirty-area = 84.36%
[02/27 18:47:08     49s] #   number of violations = 3
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #    By Layer and Type :
[02/27 18:47:08     49s] #	          Short   Totals
[02/27 18:47:08     49s] #	Metal1        0        0
[02/27 18:47:08     49s] #	Metal2        3        3
[02/27 18:47:08     49s] #	Totals        3        3
[02/27 18:47:08     49s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1805.08 (MB), peak = 1898.08 (MB)
[02/27 18:47:08     49s] #start 3rd optimization iteration ...
[02/27 18:47:08     49s] ### Routing stats: routing = 100.00% dirty-area = 84.36%
[02/27 18:47:08     49s] #   number of violations = 0
[02/27 18:47:08     49s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.43 (MB), peak = 1898.08 (MB)
[02/27 18:47:08     49s] #Complete Detail Routing.
[02/27 18:47:08     49s] #Total wire length = 21221 um.
[02/27 18:47:08     49s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal1 = 634 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal2 = 6908 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal3 = 8193 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal4 = 3973 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal5 = 1471 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:08     49s] #Total number of vias = 10844
[02/27 18:47:08     49s] #Up-Via Summary (total 10844):
[02/27 18:47:08     49s] #           
[02/27 18:47:08     49s] #-----------------------
[02/27 18:47:08     49s] # Metal1           5614
[02/27 18:47:08     49s] # Metal2           4030
[02/27 18:47:08     49s] # Metal3            941
[02/27 18:47:08     49s] # Metal4            196
[02/27 18:47:08     49s] # Metal5             14
[02/27 18:47:08     49s] # Metal6             13
[02/27 18:47:08     49s] # Metal7             10
[02/27 18:47:08     49s] # Metal8             10
[02/27 18:47:08     49s] # Metal9              8
[02/27 18:47:08     49s] # Metal10             8
[02/27 18:47:08     49s] #-----------------------
[02/27 18:47:08     49s] #                 10844 
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #Total number of DRC violations = 0
[02/27 18:47:08     49s] ### Time Record (Detail Routing) is uninstalled.
[02/27 18:47:08     49s] #Cpu time = 00:00:05
[02/27 18:47:08     49s] #Elapsed time = 00:00:05
[02/27 18:47:08     49s] #Increased memory = 10.48 (MB)
[02/27 18:47:08     49s] #Total memory = 1804.43 (MB)
[02/27 18:47:08     49s] #Peak memory = 1898.08 (MB)
[02/27 18:47:08     49s] ### Time Record (Antenna Fixing) is installed.
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #start routing for process antenna violation fix ...
[02/27 18:47:08     49s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:08     49s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.43 (MB), peak = 1898.08 (MB)
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #Total wire length = 21221 um.
[02/27 18:47:08     49s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal1 = 634 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal2 = 6908 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal3 = 8193 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal4 = 3973 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal5 = 1471 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:08     49s] #Total number of vias = 10844
[02/27 18:47:08     49s] #Up-Via Summary (total 10844):
[02/27 18:47:08     49s] #           
[02/27 18:47:08     49s] #-----------------------
[02/27 18:47:08     49s] # Metal1           5614
[02/27 18:47:08     49s] # Metal2           4030
[02/27 18:47:08     49s] # Metal3            941
[02/27 18:47:08     49s] # Metal4            196
[02/27 18:47:08     49s] # Metal5             14
[02/27 18:47:08     49s] # Metal6             13
[02/27 18:47:08     49s] # Metal7             10
[02/27 18:47:08     49s] # Metal8             10
[02/27 18:47:08     49s] # Metal9              8
[02/27 18:47:08     49s] # Metal10             8
[02/27 18:47:08     49s] #-----------------------
[02/27 18:47:08     49s] #                 10844 
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #Total number of DRC violations = 0
[02/27 18:47:08     49s] #Total number of process antenna violations = 0
[02/27 18:47:08     49s] #Total number of net violated process antenna rule = 0
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #Total wire length = 21221 um.
[02/27 18:47:08     49s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal1 = 634 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal2 = 6908 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal3 = 8193 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal4 = 3973 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal5 = 1471 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:08     49s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:08     49s] #Total number of vias = 10844
[02/27 18:47:08     49s] #Up-Via Summary (total 10844):
[02/27 18:47:08     49s] #           
[02/27 18:47:08     49s] #-----------------------
[02/27 18:47:08     49s] # Metal1           5614
[02/27 18:47:08     49s] # Metal2           4030
[02/27 18:47:08     49s] # Metal3            941
[02/27 18:47:08     49s] # Metal4            196
[02/27 18:47:08     49s] # Metal5             14
[02/27 18:47:08     49s] # Metal6             13
[02/27 18:47:08     49s] # Metal7             10
[02/27 18:47:08     49s] # Metal8             10
[02/27 18:47:08     49s] # Metal9              8
[02/27 18:47:08     49s] # Metal10             8
[02/27 18:47:08     49s] #-----------------------
[02/27 18:47:08     49s] #                 10844 
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] #Total number of DRC violations = 0
[02/27 18:47:08     49s] #Total number of process antenna violations = 0
[02/27 18:47:08     49s] #Total number of net violated process antenna rule = 0
[02/27 18:47:08     49s] #
[02/27 18:47:08     49s] ### Time Record (Antenna Fixing) is uninstalled.
[02/27 18:47:08     49s] ### Time Record (Post Route Via Swapping) is installed.
[02/27 18:47:08     50s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:08     50s] #
[02/27 18:47:08     50s] #Start Post Route via swapping...
[02/27 18:47:08     50s] #99.88% of area are rerouted by ECO routing.
[02/27 18:47:09     50s] #   number of violations = 0
[02/27 18:47:09     50s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1803.91 (MB), peak = 1898.08 (MB)
[02/27 18:47:09     50s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:09     50s] #Total number of DRC violations = 0
[02/27 18:47:09     50s] #Total number of process antenna violations = 0
[02/27 18:47:09     50s] #Total number of net violated process antenna rule = 0
[02/27 18:47:09     50s] #Post Route via swapping is done.
[02/27 18:47:09     50s] ### Time Record (Post Route Via Swapping) is uninstalled.
[02/27 18:47:09     50s] #Total wire length = 21221 um.
[02/27 18:47:09     50s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal1 = 634 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal2 = 6908 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal3 = 8193 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal4 = 3973 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal5 = 1471 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:09     50s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:09     50s] #Total number of vias = 10844
[02/27 18:47:09     50s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:09     50s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:09     50s] #Up-Via Summary (total 10844):
[02/27 18:47:09     50s] #                   single-cut          multi-cut      Total
[02/27 18:47:09     50s] #-----------------------------------------------------------
[02/27 18:47:09     50s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:09     50s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:09     50s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:09     50s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:09     50s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:09     50s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:09     50s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:09     50s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:09     50s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:09     50s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:09     50s] #-----------------------------------------------------------
[02/27 18:47:09     50s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:09     50s] #
[02/27 18:47:09     50s] ### Time Record (Post Route Wire Spreading) is installed.
[02/27 18:47:09     50s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:09     50s] #
[02/27 18:47:09     50s] #Start Post Route wire spreading..
[02/27 18:47:09     50s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:09     50s] #
[02/27 18:47:09     50s] #Start DRC checking..
[02/27 18:47:10     51s] #   number of violations = 0
[02/27 18:47:10     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.24 (MB), peak = 1898.08 (MB)
[02/27 18:47:10     51s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:10     51s] #Total number of DRC violations = 0
[02/27 18:47:10     51s] #Total number of process antenna violations = 0
[02/27 18:47:10     51s] #Total number of net violated process antenna rule = 0
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] #Start data preparation for wire spreading...
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] #Data preparation is done on Thu Feb 27 18:47:10 2025
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] ### track-assign engine-init starts on Thu Feb 27 18:47:10 2025 with memory = 1803.24 (MB), peak = 1898.08 (MB)
[02/27 18:47:10     51s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] #Start Post Route Wire Spread.
[02/27 18:47:10     51s] #Done with 429 horizontal wires in 2 hboxes and 300 vertical wires in 2 hboxes.
[02/27 18:47:10     51s] #Complete Post Route Wire Spread.
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] #Total wire length = 21459 um.
[02/27 18:47:10     51s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal2 = 6949 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal3 = 8307 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal4 = 4037 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal5 = 1484 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:10     51s] #Total number of vias = 10844
[02/27 18:47:10     51s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:10     51s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:10     51s] #Up-Via Summary (total 10844):
[02/27 18:47:10     51s] #                   single-cut          multi-cut      Total
[02/27 18:47:10     51s] #-----------------------------------------------------------
[02/27 18:47:10     51s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:10     51s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:10     51s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:10     51s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:10     51s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:10     51s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:10     51s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:10     51s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:10     51s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:10     51s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:10     51s] #-----------------------------------------------------------
[02/27 18:47:10     51s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] #Start DRC checking..
[02/27 18:47:10     51s] #   number of violations = 0
[02/27 18:47:10     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.35 (MB), peak = 1898.08 (MB)
[02/27 18:47:10     51s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:10     51s] #Total number of DRC violations = 0
[02/27 18:47:10     51s] #Total number of process antenna violations = 0
[02/27 18:47:10     51s] #Total number of net violated process antenna rule = 0
[02/27 18:47:10     51s] #   number of violations = 0
[02/27 18:47:10     51s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1804.35 (MB), peak = 1898.08 (MB)
[02/27 18:47:10     51s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:10     51s] #Total number of DRC violations = 0
[02/27 18:47:10     51s] #Total number of process antenna violations = 0
[02/27 18:47:10     51s] #Total number of net violated process antenna rule = 0
[02/27 18:47:10     51s] #Post Route wire spread is done.
[02/27 18:47:10     51s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/27 18:47:10     51s] #Total wire length = 21459 um.
[02/27 18:47:10     51s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal2 = 6949 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal3 = 8307 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal4 = 4037 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal5 = 1484 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:10     51s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:10     51s] #Total number of vias = 10844
[02/27 18:47:10     51s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:10     51s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:10     51s] #Up-Via Summary (total 10844):
[02/27 18:47:10     51s] #                   single-cut          multi-cut      Total
[02/27 18:47:10     51s] #-----------------------------------------------------------
[02/27 18:47:10     51s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:10     51s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:10     51s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:10     51s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:10     51s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:10     51s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:10     51s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:10     51s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:10     51s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:10     51s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:10     51s] #-----------------------------------------------------------
[02/27 18:47:10     51s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] #route_detail Statistics:
[02/27 18:47:10     51s] #Cpu time = 00:00:06
[02/27 18:47:10     51s] #Elapsed time = 00:00:06
[02/27 18:47:10     51s] #Increased memory = 10.41 (MB)
[02/27 18:47:10     51s] #Total memory = 1804.35 (MB)
[02/27 18:47:10     51s] #Peak memory = 1898.08 (MB)
[02/27 18:47:10     51s] ### global_detail_route design signature (65): route=1453198638 flt_obj=0 vio=1905142130 shield_wire=1
[02/27 18:47:10     51s] ### Time Record (DB Export) is installed.
[02/27 18:47:10     51s] ### export design design signature (66): route=1453198638 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1851457290 dirty_area=0 del_dirty_area=0 cell=2027951584 placement=2082355505 pin_access=779886291 inst_pattern=1
[02/27 18:47:10     51s] #	no debugging net set
[02/27 18:47:10     51s] ### Time Record (DB Export) is uninstalled.
[02/27 18:47:10     51s] ### Time Record (Post Callback) is installed.
[02/27 18:47:10     51s] ### Time Record (Post Callback) is uninstalled.
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] #route_global_detail statistics:
[02/27 18:47:10     51s] #Cpu time = 00:00:07
[02/27 18:47:10     51s] #Elapsed time = 00:00:08
[02/27 18:47:10     51s] #Increased memory = 14.70 (MB)
[02/27 18:47:10     51s] #Total memory = 1796.98 (MB)
[02/27 18:47:10     51s] #Peak memory = 1898.08 (MB)
[02/27 18:47:10     51s] #Number of warnings = 1
[02/27 18:47:10     51s] #Total number of warnings = 5
[02/27 18:47:10     51s] #Number of fails = 0
[02/27 18:47:10     51s] #Total number of fails = 0
[02/27 18:47:10     51s] #Complete route_global_detail on Thu Feb 27 18:47:10 2025
[02/27 18:47:10     51s] #
[02/27 18:47:10     51s] ### import design signature (67): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=779886291 inst_pattern=1
[02/27 18:47:10     51s] ### Time Record (route_global_detail) is uninstalled.
[02/27 18:47:10     51s] #Default setup view is reset to analysis_normal_slow_max.
[02/27 18:47:10     51s] #Default setup view is reset to analysis_normal_slow_max.
[02/27 18:47:10     51s] AAE_INFO: Post Route call back at the end of routeDesign
[02/27 18:47:10     51s] #route_design: cpu time = 00:00:13, elapsed time = 00:00:14, memory = 1778.57 (MB), peak = 1898.08 (MB)
[02/27 18:47:10     51s] ### Time Record (route_design) is uninstalled.
[02/27 18:47:10     51s] ### 
[02/27 18:47:10     51s] ###   Scalability Statistics
[02/27 18:47:10     51s] ### 
[02/27 18:47:10     51s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:10     51s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[02/27 18:47:10     51s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:10     51s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:10     51s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:10     51s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:10     51s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:10     51s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:10     51s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[02/27 18:47:10     51s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/27 18:47:10     51s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:10     51s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:10     51s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[02/27 18:47:10     51s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:10     51s] ###   Post Route Via Swapping       |        00:00:01|        00:00:01|             1.0|
[02/27 18:47:10     51s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[02/27 18:47:10     51s] ###   Entire Command                |        00:00:13|        00:00:14|             1.0|
[02/27 18:47:10     51s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:10     51s] ### 
[02/27 18:47:10     51s] #% End route_design (date=02/27 18:47:10, total cpu=0:00:13.5, real=0:00:13.0, peak res=1778.6M, current mem=1778.6M)
[02/27 18:47:10     51s] @file 189:
[02/27 18:47:10     51s] @file 190: #-----------------------------------------------------------------------------
[02/27 18:47:10     51s] @file 191: # Post-route timing verification
[02/27 18:47:10     51s] @file 192: #-----------------------------------------------------------------------------
[02/27 18:47:10     51s] @@file 193: set_db timing_analysis_type ocv
[02/27 18:47:10     51s] @@file 194: time_design -post_route
[02/27 18:47:10     51s] Switching SI Aware to true by default in postroute mode   
[02/27 18:47:10     51s] AAE_INFO: switching -siAware from false to true ...
[02/27 18:47:10     51s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/27 18:47:10     51s] *** time_design #4 [begin] : totSession cpu/real = 0:00:51.7/0:00:57.6 (0.9), mem = 2057.2M
[02/27 18:47:10     51s]  Reset EOS DB
[02/27 18:47:10     51s] Ignoring AAE DB Resetting ...
[02/27 18:47:10     51s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'set_design_mode') but the technology file for TQuantus extraction not specified. Therefore, going for post_route (extract_rc_effort_level low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/27 18:47:10     51s] Extraction called for design 'multiplier32FP' of instances=1433 and nets=1874 using extraction engine 'post_route' at effort level 'low' .
[02/27 18:47:10     51s] post_route (extract_rc_effort_level low) RC Extraction called for design multiplier32FP.
[02/27 18:47:10     51s] RC Extraction called in multi-corner(2) mode.
[02/27 18:47:10     51s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:47:10     51s] Type 'man IMPEXT-6166' for more detail.
[02/27 18:47:10     51s] Process corner(s) are loaded.
[02/27 18:47:10     51s]  Corner: rc_worst
[02/27 18:47:10     51s]  Corner: rc_best
[02/27 18:47:10     51s] extractDetailRC Option : -outfile /tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d  -basic
[02/27 18:47:10     51s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, RC Table Resistances]
[02/27 18:47:10     51s]       RC Corner Indexes            0       1   
[02/27 18:47:10     51s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/27 18:47:10     51s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/27 18:47:10     51s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/27 18:47:10     51s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/27 18:47:10     51s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/27 18:47:10     51s] Shrink Factor                : 1.00000
[02/27 18:47:10     51s] 
[02/27 18:47:10     51s] Trim Metal Layers:
[02/27 18:47:10     51s] LayerId::1 widthSet size::4
[02/27 18:47:10     51s] LayerId::2 widthSet size::4
[02/27 18:47:10     51s] LayerId::3 widthSet size::4
[02/27 18:47:10     51s] LayerId::4 widthSet size::4
[02/27 18:47:10     51s] LayerId::5 widthSet size::4
[02/27 18:47:10     51s] LayerId::6 widthSet size::4
[02/27 18:47:10     51s] LayerId::7 widthSet size::4
[02/27 18:47:10     51s] LayerId::8 widthSet size::4
[02/27 18:47:10     51s] LayerId::9 widthSet size::4
[02/27 18:47:10     51s] LayerId::10 widthSet size::4
[02/27 18:47:10     51s] LayerId::11 widthSet size::3
[02/27 18:47:10     51s] eee: pegSigSF::1.070000
[02/27 18:47:10     51s] Initializing multi-corner resistance tables ...
[02/27 18:47:10     51s] eee: l::1 avDens::0.117390 usedTrk::264.126434 availTrk::2250.000000 sigTrk::264.126434
[02/27 18:47:10     51s] eee: l::2 avDens::0.199575 usedTrk::426.592488 availTrk::2137.500000 sigTrk::426.592488
[02/27 18:47:10     51s] eee: l::3 avDens::0.227329 usedTrk::511.490754 availTrk::2250.000000 sigTrk::511.490754
[02/27 18:47:10     51s] eee: l::4 avDens::0.114356 usedTrk::244.435643 availTrk::2137.500000 sigTrk::244.435643
[02/27 18:47:10     51s] eee: l::5 avDens::0.046850 usedTrk::88.547163 availTrk::1890.000000 sigTrk::88.547163
[02/27 18:47:10     51s] eee: l::6 avDens::0.000575 usedTrk::0.098246 availTrk::171.000000 sigTrk::0.098246
[02/27 18:47:10     51s] eee: l::7 avDens::0.001159 usedTrk::0.521345 availTrk::450.000000 sigTrk::0.521345
[02/27 18:47:10     51s] eee: l::8 avDens::0.000173 usedTrk::0.044444 availTrk::256.500000 sigTrk::0.044444
[02/27 18:47:10     51s] eee: l::9 avDens::0.001527 usedTrk::0.137427 availTrk::90.000000 sigTrk::0.137427
[02/27 18:47:10     51s] eee: l::10 avDens::0.149348 usedTrk::127.692369 availTrk::855.000000 sigTrk::127.692369
[02/27 18:47:10     51s] eee: l::11 avDens::0.048818 usedTrk::22.846900 availTrk::468.000000 sigTrk::22.846900
[02/27 18:47:10     51s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258782 uaWl=1.000000 uaWlH=0.258141 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:47:10     51s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2057.2M)
[02/27 18:47:10     51s] Creating parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d' for storing RC.
[02/27 18:47:10     51s] Extracted 10.0121% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 20.0108% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 30.0094% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 40.0081% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 50.0135% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 60.0121% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 70.0108% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 80.0094% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 90.0081% (CPU Time= 0:00:00.0  MEM= 2109.2M)
[02/27 18:47:10     51s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2109.2M)
[02/27 18:47:10     51s] Number of Extracted Resistors     : 26855
[02/27 18:47:10     51s] Number of Extracted Ground Cap.   : 27424
[02/27 18:47:10     51s] Number of Extracted Coupling Cap. : 48184
[02/27 18:47:10     51s] Opening parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d' for reading (mem: 2093.230M)
[02/27 18:47:10     51s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/27 18:47:10     51s]  Corner: rc_worst
[02/27 18:47:10     51s]  Corner: rc_best
[02/27 18:47:10     51s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2093.2M)
[02/27 18:47:10     51s] Creating parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb_Filter.rcdb.d' for storing RC.
[02/27 18:47:10     51s] Closing parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d': 1814 access done (mem: 2101.230M)
[02/27 18:47:10     51s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2101.230M)
[02/27 18:47:10     51s] Opening parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d' for reading (mem: 2101.230M)
[02/27 18:47:10     51s] processing rcdb (/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d) for hinst (top) of cell (multiplier32FP);
[02/27 18:47:11     51s] Closing parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d': 0 access done (mem: 2101.230M)
[02/27 18:47:11     51s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2101.230M)
[02/27 18:47:11     51s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2101.230M)
[02/27 18:47:11     51s] Starting delay calculation for Setup views
[02/27 18:47:11     52s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/27 18:47:11     52s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/27 18:47:11     52s] AAE DB initialization (MEM=2108.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/27 18:47:11     52s] AAE_INFO: resetNetProps viewIdx 0 
[02/27 18:47:11     52s] Starting SI iteration 1 using Infinite Timing Windows
[02/27 18:47:11     52s] #################################################################################
[02/27 18:47:11     52s] # Design Stage: PostRoute
[02/27 18:47:11     52s] # Design Name: multiplier32FP
[02/27 18:47:11     52s] # Design Mode: 45nm
[02/27 18:47:11     52s] # Analysis Mode: MMMC OCV 
[02/27 18:47:11     52s] # Parasitics Mode: SPEF/RCDB 
[02/27 18:47:11     52s] # Signoff Settings: SI On 
[02/27 18:47:11     52s] #################################################################################
[02/27 18:47:11     52s] Setting infinite Tws ...
[02/27 18:47:11     52s] AAE_INFO: 1 threads acquired from CTE.
[02/27 18:47:11     52s] First Iteration Infinite Tw... 
[02/27 18:47:11     52s] Calculate early delays in OCV mode...
[02/27 18:47:11     52s] Calculate late delays in OCV mode...
[02/27 18:47:11     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 2120.4M, InitMEM = 2120.4M)
[02/27 18:47:11     52s] Start delay calculation (fullDC) (1 T). (MEM=2120.38)
[02/27 18:47:11     52s] 
[02/27 18:47:11     52s] Trim Metal Layers:
[02/27 18:47:11     52s] LayerId::1 widthSet size::4
[02/27 18:47:11     52s] LayerId::2 widthSet size::4
[02/27 18:47:11     52s] LayerId::3 widthSet size::4
[02/27 18:47:11     52s] LayerId::4 widthSet size::4
[02/27 18:47:11     52s] LayerId::5 widthSet size::4
[02/27 18:47:11     52s] LayerId::6 widthSet size::4
[02/27 18:47:11     52s] LayerId::7 widthSet size::4
[02/27 18:47:11     52s] LayerId::8 widthSet size::4
[02/27 18:47:11     52s] LayerId::9 widthSet size::4
[02/27 18:47:11     52s] LayerId::10 widthSet size::4
[02/27 18:47:11     52s] LayerId::11 widthSet size::3
[02/27 18:47:11     52s] eee: pegSigSF::1.070000
[02/27 18:47:11     52s] Initializing multi-corner resistance tables ...
[02/27 18:47:11     52s] eee: l::1 avDens::0.117390 usedTrk::264.126434 availTrk::2250.000000 sigTrk::264.126434
[02/27 18:47:11     52s] eee: l::2 avDens::0.199575 usedTrk::426.592488 availTrk::2137.500000 sigTrk::426.592488
[02/27 18:47:11     52s] eee: l::3 avDens::0.227329 usedTrk::511.490754 availTrk::2250.000000 sigTrk::511.490754
[02/27 18:47:11     52s] eee: l::4 avDens::0.114356 usedTrk::244.435643 availTrk::2137.500000 sigTrk::244.435643
[02/27 18:47:11     52s] eee: l::5 avDens::0.046850 usedTrk::88.547163 availTrk::1890.000000 sigTrk::88.547163
[02/27 18:47:11     52s] eee: l::6 avDens::0.000575 usedTrk::0.098246 availTrk::171.000000 sigTrk::0.098246
[02/27 18:47:11     52s] eee: l::7 avDens::0.001159 usedTrk::0.521345 availTrk::450.000000 sigTrk::0.521345
[02/27 18:47:11     52s] eee: l::8 avDens::0.000173 usedTrk::0.044444 availTrk::256.500000 sigTrk::0.044444
[02/27 18:47:11     52s] eee: l::9 avDens::0.001527 usedTrk::0.137427 availTrk::90.000000 sigTrk::0.137427
[02/27 18:47:11     52s] eee: l::10 avDens::0.149348 usedTrk::127.692369 availTrk::855.000000 sigTrk::127.692369
[02/27 18:47:11     52s] eee: l::11 avDens::0.048818 usedTrk::22.846900 availTrk::468.000000 sigTrk::22.846900
[02/27 18:47:11     52s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258782 uaWl=1.000000 uaWlH=0.258141 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:47:11     52s] Start AAE Lib Loading. (MEM=2120.38)
[02/27 18:47:11     52s] End AAE Lib Loading. (MEM=2139.46 CPU=0:00:00.0 Real=0:00:00.0)
[02/27 18:47:11     52s] End AAE Lib Interpolated Model. (MEM=2139.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:11     52s] Opening parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d' for reading (mem: 2139.457M)
[02/27 18:47:11     52s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2139.5M)
[02/27 18:47:11     52s] Total number of fetched objects 1847
[02/27 18:47:11     52s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:11     52s] AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
[02/27 18:47:11     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:11     52s] End delay calculation. (MEM=2172.69 CPU=0:00:00.2 REAL=0:00:00.0)
[02/27 18:47:11     52s] End delay calculation (fullDC). (MEM=2172.69 CPU=0:00:00.2 REAL=0:00:00.0)
[02/27 18:47:11     52s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2172.7M) ***
[02/27 18:47:11     52s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2164.7M)
[02/27 18:47:11     52s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 18:47:11     52s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2164.7M)
[02/27 18:47:11     52s] Starting SI iteration 2
[02/27 18:47:11     52s] Calculate early delays in OCV mode...
[02/27 18:47:11     52s] Calculate late delays in OCV mode...
[02/27 18:47:11     52s] Start delay calculation (fullDC) (1 T). (MEM=2120.81)
[02/27 18:47:11     52s] End AAE Lib Interpolated Model. (MEM=2120.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:11     52s] Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Skipped = 0. 
[02/27 18:47:11     52s] Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Analyzed = 1847. 
[02/27 18:47:11     52s] Total number of fetched objects 1847
[02/27 18:47:11     52s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:11     52s] AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
[02/27 18:47:11     52s] End delay calculation. (MEM=2166.5 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:47:11     52s] End delay calculation (fullDC). (MEM=2166.5 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:47:11     52s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2166.5M) ***
[02/27 18:47:11     52s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:52.5 mem=2166.5M)
[02/27 18:47:11     52s] Effort level <high> specified for reg2reg path_group
[02/27 18:47:11     52s] All LLGs are deleted
[02/27 18:47:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:11     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2126.5M, EPOCH TIME: 1740692831.587546
[02/27 18:47:11     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2126.5M, EPOCH TIME: 1740692831.587780
[02/27 18:47:11     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2126.5M, EPOCH TIME: 1740692831.587984
[02/27 18:47:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:11     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2126.5M, EPOCH TIME: 1740692831.588699
[02/27 18:47:11     52s] Max number of tech site patterns supported in site array is 256.
[02/27 18:47:11     52s] Core basic site is CoreSite
[02/27 18:47:11     52s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:47:11     52s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2126.5M, EPOCH TIME: 1740692831.600413
[02/27 18:47:11     52s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:47:11     52s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:47:11     52s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2126.5M, EPOCH TIME: 1740692831.600603
[02/27 18:47:11     52s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:47:11     52s] SiteArray: use 114,688 bytes
[02/27 18:47:11     52s] SiteArray: current memory after site array memory allocation 2126.5M
[02/27 18:47:11     52s] SiteArray: FP blocked sites are writable
[02/27 18:47:11     52s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2126.5M, EPOCH TIME: 1740692831.601102
[02/27 18:47:11     52s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2126.5M, EPOCH TIME: 1740692831.601172
[02/27 18:47:11     52s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:47:11     52s] Atter site array init, number of instance map data is 0.
[02/27 18:47:11     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2126.5M, EPOCH TIME: 1740692831.601699
[02/27 18:47:11     52s] 
[02/27 18:47:11     52s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:47:11     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2126.5M, EPOCH TIME: 1740692831.601978
[02/27 18:47:11     52s] All LLGs are deleted
[02/27 18:47:11     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:11     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:11     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2126.5M, EPOCH TIME: 1740692831.602612
[02/27 18:47:11     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2126.5M, EPOCH TIME: 1740692831.602746
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s] ------------------------------------------------------------------
[02/27 18:47:12     52s]          time_design Summary
[02/27 18:47:12     52s] ------------------------------------------------------------------
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s] Setup views included:
[02/27 18:47:12     52s]  analysis_normal_slow_max 
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s] +--------------------+---------+---------+---------+
[02/27 18:47:12     52s] |     Setup mode     |   all   | reg2reg | default |
[02/27 18:47:12     52s] +--------------------+---------+---------+---------+
[02/27 18:47:12     52s] |           WNS (ns):| 96.643  | 96.643  | 98.993  |
[02/27 18:47:12     52s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/27 18:47:12     52s] |    Violating Paths:|    0    |    0    |    0    |
[02/27 18:47:12     52s] |          All Paths:|   117   |   40    |   79    |
[02/27 18:47:12     52s] +--------------------+---------+---------+---------+
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s] +----------------+-------------------------------+------------------+
[02/27 18:47:12     52s] |                |              Real             |       Total      |
[02/27 18:47:12     52s] |    DRVs        +------------------+------------+------------------|
[02/27 18:47:12     52s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/27 18:47:12     52s] +----------------+------------------+------------+------------------+
[02/27 18:47:12     52s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/27 18:47:12     52s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/27 18:47:12     52s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:47:12     52s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/27 18:47:12     52s] +----------------+------------------+------------+------------------+
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/27 18:47:12     52s] All LLGs are deleted
[02/27 18:47:12     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.1M, EPOCH TIME: 1740692832.264105
[02/27 18:47:12     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.1M, EPOCH TIME: 1740692832.264276
[02/27 18:47:12     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2140.1M, EPOCH TIME: 1740692832.264458
[02/27 18:47:12     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2140.1M, EPOCH TIME: 1740692832.265130
[02/27 18:47:12     52s] Max number of tech site patterns supported in site array is 256.
[02/27 18:47:12     52s] Core basic site is CoreSite
[02/27 18:47:12     52s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:47:12     52s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2140.1M, EPOCH TIME: 1740692832.278077
[02/27 18:47:12     52s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:47:12     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:47:12     52s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2140.1M, EPOCH TIME: 1740692832.278272
[02/27 18:47:12     52s] Fast DP-INIT is on for default
[02/27 18:47:12     52s] Atter site array init, number of instance map data is 0.
[02/27 18:47:12     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2140.1M, EPOCH TIME: 1740692832.279035
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:47:12     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2140.1M, EPOCH TIME: 1740692832.279249
[02/27 18:47:12     52s] All LLGs are deleted
[02/27 18:47:12     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.1M, EPOCH TIME: 1740692832.279728
[02/27 18:47:12     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.1M, EPOCH TIME: 1740692832.279861
[02/27 18:47:12     52s] Density: 70.425%
[02/27 18:47:12     52s] ------------------------------------------------------------------
[02/27 18:47:12     52s] All LLGs are deleted
[02/27 18:47:12     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.1M, EPOCH TIME: 1740692832.282503
[02/27 18:47:12     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.1M, EPOCH TIME: 1740692832.282656
[02/27 18:47:12     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2140.1M, EPOCH TIME: 1740692832.282845
[02/27 18:47:12     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2140.1M, EPOCH TIME: 1740692832.283499
[02/27 18:47:12     52s] Max number of tech site patterns supported in site array is 256.
[02/27 18:47:12     52s] Core basic site is CoreSite
[02/27 18:47:12     52s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:47:12     52s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2140.1M, EPOCH TIME: 1740692832.295356
[02/27 18:47:12     52s] After signature check, allow fast init is true, keep pre-filter is true.
[02/27 18:47:12     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/27 18:47:12     52s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2140.1M, EPOCH TIME: 1740692832.295552
[02/27 18:47:12     52s] Fast DP-INIT is on for default
[02/27 18:47:12     52s] Atter site array init, number of instance map data is 0.
[02/27 18:47:12     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2140.1M, EPOCH TIME: 1740692832.296313
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:47:12     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2140.1M, EPOCH TIME: 1740692832.296506
[02/27 18:47:12     52s] All LLGs are deleted
[02/27 18:47:12     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:12     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.1M, EPOCH TIME: 1740692832.296977
[02/27 18:47:12     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.1M, EPOCH TIME: 1740692832.297098
[02/27 18:47:12     52s] Reported timing to dir ./timingReports
[02/27 18:47:12     52s] Total CPU time: 0.95 sec
[02/27 18:47:12     52s] Total Real time: 2.0 sec
[02/27 18:47:12     52s] Total Memory Usage: 2140.109375 Mbytes
[02/27 18:47:12     52s] Reset AAE Options
[02/27 18:47:12     52s] Info: pop threads available for lower-level modules during optimization.
[02/27 18:47:12     52s] *** time_design #4 [finish] : cpu/real = 0:00:01.0/0:00:01.6 (0.6), totSession cpu/real = 0:00:52.6/0:00:59.2 (0.9), mem = 2140.1M
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s] =============================================================================================
[02/27 18:47:12     52s]  Final TAT Report : time_design #4                                              21.15-s110_1
[02/27 18:47:12     52s] =============================================================================================
[02/27 18:47:12     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/27 18:47:12     52s] ---------------------------------------------------------------------------------------------
[02/27 18:47:12     52s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:47:12     52s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.4 % )     0:00:00.7 /  0:00:00.1    0.2
[02/27 18:47:12     52s] [ DrvReport              ]      1   0:00:00.6  (  37.5 % )     0:00:00.6 /  0:00:00.0    0.0
[02/27 18:47:12     52s] [ ExtractRC              ]      1   0:00:00.4  (  22.3 % )     0:00:00.4 /  0:00:00.3    0.7
[02/27 18:47:12     52s] [ TimingUpdate           ]      2   0:00:00.2  (  14.9 % )     0:00:00.5 /  0:00:00.5    1.0
[02/27 18:47:12     52s] [ FullDelayCalc          ]      2   0:00:00.3  (  16.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/27 18:47:12     52s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/27 18:47:12     52s] [ GenerateReports        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/27 18:47:12     52s] [ MISC                   ]          0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.0    0.8
[02/27 18:47:12     52s] ---------------------------------------------------------------------------------------------
[02/27 18:47:12     52s]  time_design #4 TOTAL               0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.0    0.6
[02/27 18:47:12     52s] ---------------------------------------------------------------------------------------------
[02/27 18:47:12     52s] 
[02/27 18:47:12     52s] @file 195:
[02/27 18:47:12     52s] @@file 196: set_interactive_constraint_modes {normal_genus_slow_max} ;
[02/27 18:47:12     52s] @file 196: # mode name define in ".view" configuration file
[02/27 18:47:12     52s] @@file 197: set_propagated_clock [all_clocks]
[02/27 18:47:12     52s] **WARN: (TCLCMD-1126):	Clock object 'clk' converted from ideal to propagated mode
[02/27 18:47:12     52s] **WARN: (TCLCMD-1126):	Clock object 'clk' converted from ideal to propagated mode
[02/27 18:47:12     52s] @file 198:
[02/27 18:47:12     52s] @@file 199: set_db timing_analysis_check_type setup
[02/27 18:47:12     52s] @@file 200: report_timing
[02/27 18:47:12     52s] ###############################################################
[02/27 18:47:12     52s] #  Generated by:      Cadence Innovus 21.15-s110_1
[02/27 18:47:12     52s] #  OS:                Linux x86_64(Host ID cinova05.lesc.ufc.br)
[02/27 18:47:12     52s] #  Generated on:      Thu Feb 27 18:47:12 2025
[02/27 18:47:12     52s] #  Design:            multiplier32FP
[02/27 18:47:12     52s] #  Command:           report_timing
[02/27 18:47:12     52s] ###############################################################
[02/27 18:47:12     52s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/27 18:47:12     52s] AAE_INFO: resetNetProps viewIdx 0 
[02/27 18:47:12     52s] Starting SI iteration 1 using Infinite Timing Windows
[02/27 18:47:12     52s] #################################################################################
[02/27 18:47:12     52s] # Design Stage: PostRoute
[02/27 18:47:12     52s] # Design Name: multiplier32FP
[02/27 18:47:12     52s] # Design Mode: 45nm
[02/27 18:47:12     52s] # Analysis Mode: MMMC OCV 
[02/27 18:47:12     52s] # Parasitics Mode: SPEF/RCDB 
[02/27 18:47:12     52s] # Signoff Settings: SI On 
[02/27 18:47:12     52s] #################################################################################
[02/27 18:47:12     52s] Setting infinite Tws ...
[02/27 18:47:12     52s] AAE_INFO: 1 threads acquired from CTE.
[02/27 18:47:12     52s] First Iteration Infinite Tw... 
[02/27 18:47:12     52s] Calculate early delays in OCV mode...
[02/27 18:47:12     52s] Calculate late delays in OCV mode...
[02/27 18:47:12     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 2132.0M, InitMEM = 2132.0M)
[02/27 18:47:12     52s] Start delay calculation (fullDC) (1 T). (MEM=2131.99)
[02/27 18:47:12     52s] End AAE Lib Interpolated Model. (MEM=2131.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:12     52s] Total number of fetched objects 1847
[02/27 18:47:12     52s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:12     52s] AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
[02/27 18:47:12     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:12     52s] End delay calculation. (MEM=2164.43 CPU=0:00:00.2 REAL=0:00:00.0)
[02/27 18:47:12     52s] End delay calculation (fullDC). (MEM=2164.43 CPU=0:00:00.2 REAL=0:00:00.0)
[02/27 18:47:12     52s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2164.4M) ***
[02/27 18:47:12     53s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2164.4M)
[02/27 18:47:12     53s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 18:47:12     53s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2164.4M)
[02/27 18:47:12     53s] Starting SI iteration 2
[02/27 18:47:12     53s] Calculate early delays in OCV mode...
[02/27 18:47:12     53s] Calculate late delays in OCV mode...
[02/27 18:47:12     53s] Start delay calculation (fullDC) (1 T). (MEM=2125.54)
[02/27 18:47:12     53s] End AAE Lib Interpolated Model. (MEM=2125.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:12     53s] Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Skipped = 0. 
[02/27 18:47:12     53s] Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Analyzed = 1847. 
[02/27 18:47:12     53s] Total number of fetched objects 1847
[02/27 18:47:12     53s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:12     53s] AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
[02/27 18:47:12     53s] End delay calculation. (MEM=2172.25 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:47:12     53s] End delay calculation (fullDC). (MEM=2172.25 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:47:12     53s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2172.2M) ***
[02/27 18:47:12     53s] Path 1: MET (96.643 ns) Setup Check with Pin product_o_reg[27]/CK->D
[02/27 18:47:12     53s]                View: analysis_normal_slow_max
[02/27 18:47:12     53s]               Group: clk
[02/27 18:47:12     53s]          Startpoint: (R) product_o_reg[16]/CK
[02/27 18:47:12     53s]               Clock: (R) clk
[02/27 18:47:12     53s]            Endpoint: (R) product_o_reg[27]/D
[02/27 18:47:12     53s]               Clock: (R) clk
[02/27 18:47:12     53s] 
[02/27 18:47:12     53s]                        Capture       Launch
[02/27 18:47:12     53s]          Clock Edge:+  100.000        0.000
[02/27 18:47:12     53s]         Src Latency:+    0.000        0.105
[02/27 18:47:12     53s]         Net Latency:+    0.000 (P)    0.000 (P)
[02/27 18:47:12     53s]             Arrival:=  100.000        0.105
[02/27 18:47:12     53s] 
[02/27 18:47:12     53s]               Setup:-    0.139
[02/27 18:47:12     53s]         Uncertainty:-    0.044
[02/27 18:47:12     53s]       Required Time:=   99.817
[02/27 18:47:12     53s]        Launch Clock:=    0.105
[02/27 18:47:12     53s]           Data Path:+    3.070
[02/27 18:47:12     53s]               Slack:=   96.643
[02/27 18:47:12     53s] 
[02/27 18:47:12     53s] #---------------------------------------------------------------------------------------
[02/27 18:47:12     53s] # Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/27 18:47:12     53s] #                                                                  (ns)    (ns)     (ns)  
[02/27 18:47:12     53s] #---------------------------------------------------------------------------------------
[02/27 18:47:12     53s]   product_o_reg[16]/CK     -      CK     R     (arrival)      40  0.004       -    0.105  
[02/27 18:47:12     53s]   product_o_reg[16]/Q      -      CK->Q  F     DFFRHQX1        1  0.004   0.215    0.320  
[02/27 18:47:12     53s]   FE_OFC73_product_o_16/Y  -      A->Y   F     CLKBUFX6        3  0.037   0.181    0.501  
[02/27 18:47:12     53s]   g5652__2802/Y            -      A->Y   F     OR4X1           1  0.221   0.378    0.879  
[02/27 18:47:12     53s]   g5629__9315/Y            -      D->Y   F     OR4X1           1  0.058   0.240    1.119  
[02/27 18:47:12     53s]   g5622__1881/Y            -      D->Y   F     OR4X1           1  0.076   0.231    1.351  
[02/27 18:47:12     53s]   g5591__6131/Y            -      D->Y   F     OR4X1           1  0.045   0.230    1.580  
[02/27 18:47:12     53s]   g5564__5122/Y            -      D->Y   F     OR4X1           1  0.065   0.227    1.807  
[02/27 18:47:12     53s]   g5560__1617/Y            -      D->Y   F     OR4X1           1  0.045   0.225    2.032  
[02/27 18:47:12     53s]   g5556__5526/Y            -      D->Y   F     OR4X1           2  0.057   0.264    2.296  
[02/27 18:47:12     53s]   g5552__5107/Y            -      A1->Y  F     OA21X1          2  0.107   0.166    2.462  
[02/27 18:47:12     53s]   g5522__1705/Y            -      A2->Y  R     OAI31X1         1  0.046   0.088    2.550  
[02/27 18:47:12     53s]   g5520__1617/Y            -      B->Y   R     AND2X1          1  0.086   0.162    2.712  
[02/27 18:47:12     53s]   g5518__3680/Y            -      A->Y   R     OR3X4          32  0.029   0.176    2.887  
[02/27 18:47:12     53s]   g5505__2883/Y            -      A0->Y  F     AOI22X1         1  0.147   0.186    3.073  
[02/27 18:47:12     53s]   g5473__4733/Y            -      B->Y   R     NAND2X1         1  0.138   0.101    3.175  
[02/27 18:47:12     53s]   product_o_reg[27]/D      -      D      R     DFFRHQX1        1  0.063   0.000    3.175  
[02/27 18:47:12     53s] #---------------------------------------------------------------------------------------
[02/27 18:47:12     53s] 
[02/27 18:47:12     53s] @file 201:
[02/27 18:47:12     53s] @@file 202: set_db timing_analysis_check_type hold
[02/27 18:47:12     53s] @@file 203: report_timing
[02/27 18:47:12     53s] ###############################################################
[02/27 18:47:12     53s] #  Generated by:      Cadence Innovus 21.15-s110_1
[02/27 18:47:12     53s] #  OS:                Linux x86_64(Host ID cinova05.lesc.ufc.br)
[02/27 18:47:12     53s] #  Generated on:      Thu Feb 27 18:47:12 2025
[02/27 18:47:12     53s] #  Design:            multiplier32FP
[02/27 18:47:12     53s] #  Command:           report_timing
[02/27 18:47:12     53s] ###############################################################
[02/27 18:47:12     53s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/27 18:47:12     53s] AAE_INFO: resetNetProps viewIdx 1 
[02/27 18:47:12     53s] Starting SI iteration 1 using Infinite Timing Windows
[02/27 18:47:12     53s] #################################################################################
[02/27 18:47:12     53s] # Design Stage: PostRoute
[02/27 18:47:12     53s] # Design Name: multiplier32FP
[02/27 18:47:12     53s] # Design Mode: 45nm
[02/27 18:47:12     53s] # Analysis Mode: MMMC OCV 
[02/27 18:47:12     53s] # Parasitics Mode: SPEF/RCDB 
[02/27 18:47:12     53s] # Signoff Settings: SI On 
[02/27 18:47:12     53s] #################################################################################
[02/27 18:47:12     53s] Setting infinite Tws ...
[02/27 18:47:12     53s] AAE_INFO: 1 threads acquired from CTE.
[02/27 18:47:12     53s] First Iteration Infinite Tw... 
[02/27 18:47:12     53s] Calculate late delays in OCV mode...
[02/27 18:47:12     53s] Calculate early delays in OCV mode...
[02/27 18:47:12     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2164.1M, InitMEM = 2164.1M)
[02/27 18:47:12     53s] Start delay calculation (fullDC) (1 T). (MEM=2164.13)
[02/27 18:47:12     53s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[02/27 18:47:12     53s] End AAE Lib Interpolated Model. (MEM=2164.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:13     53s] Total number of fetched objects 1847
[02/27 18:47:13     53s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:13     53s] AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
[02/27 18:47:13     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:13     53s] End delay calculation. (MEM=2164.13 CPU=0:00:00.2 REAL=0:00:01.0)
[02/27 18:47:13     53s] End delay calculation (fullDC). (MEM=2164.13 CPU=0:00:00.2 REAL=0:00:01.0)
[02/27 18:47:13     53s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2164.1M) ***
[02/27 18:47:13     53s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2164.1M)
[02/27 18:47:13     53s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 18:47:13     53s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2164.1M)
[02/27 18:47:13     53s] Starting SI iteration 2
[02/27 18:47:13     53s] Calculate late delays in OCV mode...
[02/27 18:47:13     53s] Calculate early delays in OCV mode...
[02/27 18:47:13     53s] Start delay calculation (fullDC) (1 T). (MEM=2129.25)
[02/27 18:47:13     53s] End AAE Lib Interpolated Model. (MEM=2129.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:13     53s] Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Skipped = 6. 
[02/27 18:47:13     53s] Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Analyzed = 1847. 
[02/27 18:47:13     53s] Total number of fetched objects 1847
[02/27 18:47:13     53s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:13     53s] AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
[02/27 18:47:13     53s] End delay calculation. (MEM=2174.94 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:47:13     53s] End delay calculation (fullDC). (MEM=2174.94 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:47:13     53s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2174.9M) ***
[02/27 18:47:13     53s] Path 1: MET (0.133 ns) Hold Check with Pin product_o_reg[1]/CK->D
[02/27 18:47:13     53s]                View: analysis_normal_fast_min
[02/27 18:47:13     53s]               Group: clk
[02/27 18:47:13     53s]          Startpoint: (R) product_o_reg[1]/CK
[02/27 18:47:13     53s]               Clock: (R) clk
[02/27 18:47:13     53s]            Endpoint: (F) product_o_reg[1]/D
[02/27 18:47:13     53s]               Clock: (R) clk
[02/27 18:47:13     53s] 
[02/27 18:47:13     53s]                        Capture       Launch
[02/27 18:47:13     53s]          Clock Edge:+    0.000        0.000
[02/27 18:47:13     53s]         Src Latency:+    0.000        0.105
[02/27 18:47:13     53s]         Net Latency:+    0.000 (P)    0.000 (P)
[02/27 18:47:13     53s]             Arrival:=    0.000        0.105
[02/27 18:47:13     53s] 
[02/27 18:47:13     53s]                Hold:+    0.000
[02/27 18:47:13     53s]         Uncertainty:+    0.044
[02/27 18:47:13     53s]       Required Time:=    0.044
[02/27 18:47:13     53s]        Launch Clock:=    0.105
[02/27 18:47:13     53s]           Data Path:+    0.073
[02/27 18:47:13     53s]               Slack:=    0.133
[02/27 18:47:13     53s] 
[02/27 18:47:13     53s] #-----------------------------------------------------------------------------------
[02/27 18:47:13     53s] # Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/27 18:47:13     53s] #                                                              (ns)    (ns)     (ns)  
[02/27 18:47:13     53s] #-----------------------------------------------------------------------------------
[02/27 18:47:13     53s]   product_o_reg[1]/CK  -      CK     R     (arrival)      40  0.004       -    0.105  
[02/27 18:47:13     53s]   product_o_reg[1]/Q   -      CK->Q  F     DFFRHQX1        2  0.004   0.043    0.147  
[02/27 18:47:13     53s]   g5510__5477/Y        -      A1->Y  R     AOI22X1         1  0.009   0.018    0.165  
[02/27 18:47:13     53s]   g5477__2883/Y        -      B->Y   F     NAND2X1         1  0.017   0.012    0.178  
[02/27 18:47:13     53s]   product_o_reg[1]/D   -      D      F     DFFRHQX1        1  0.012   0.000    0.178  
[02/27 18:47:13     53s] #-----------------------------------------------------------------------------------
[02/27 18:47:13     53s] 
[02/27 18:47:13     53s] @file 204:
[02/27 18:47:13     53s] @file 205:
[02/27 18:47:13     53s] @file 206: #-----------------------------------------------------------------------------
[02/27 18:47:13     53s] @file 207: # Save Design: 04_route.enc
[02/27 18:47:13     53s] @file 208: #-----------------------------------------------------------------------------
[02/27 18:47:13     53s] @file 209: # graphical or command
[02/27 18:47:13     53s] @@file 210: write_db 04_route.enc
[02/27 18:47:13     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:47:13     53s] The in-memory database contained RC information but was not saved. To save 
[02/27 18:47:13     53s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[02/27 18:47:13     53s] so it should only be saved when it is really desired.
[02/27 18:47:13     53s] #% Begin save design ... (date=02/27 18:47:13, mem=1838.0M)
[02/27 18:47:13     53s] % Begin Save ccopt configuration ... (date=02/27 18:47:13, mem=1838.0M)
[02/27 18:47:13     53s] % End Save ccopt configuration ... (date=02/27 18:47:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1838.3M, current mem=1838.3M)
[02/27 18:47:13     53s] % Begin Save netlist data ... (date=02/27 18:47:13, mem=1838.3M)
[02/27 18:47:13     53s] Writing Binary DB to 04_route.enc/multiplier32FP.v.bin in single-threaded mode...
[02/27 18:47:13     53s] % End Save netlist data ... (date=02/27 18:47:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1838.3M, current mem=1838.3M)
[02/27 18:47:13     53s] Saving symbol-table file ...
[02/27 18:47:13     53s] Saving congestion map file 04_route.enc/multiplier32FP.route.congmap.gz ...
[02/27 18:47:13     53s] % Begin Save AAE data ... (date=02/27 18:47:13, mem=1838.3M)
[02/27 18:47:13     53s] Saving AAE Data ...
[02/27 18:47:13     53s] % End Save AAE data ... (date=02/27 18:47:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1838.3M, current mem=1838.3M)
[02/27 18:47:13     53s] Saving preference file 04_route.enc/gui.pref.tcl ...
[02/27 18:47:13     53s] Saving mode setting ...
[02/27 18:47:13     53s] Saving root attributes to be loaded post write_db ...
[02/27 18:47:13     54s] Saving global file ...
[02/27 18:47:13     54s] Saving root attributes to be loaded previous write_db ...
[02/27 18:47:14     54s] % Begin Save floorplan data ... (date=02/27 18:47:14, mem=1856.8M)
[02/27 18:47:14     54s] Saving floorplan file ...
[02/27 18:47:14     54s] % End Save floorplan data ... (date=02/27 18:47:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1856.8M, current mem=1856.8M)
[02/27 18:47:14     54s] Saving PG file 04_route.enc/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 18:47:14 2025)
[02/27 18:47:14     54s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2146.5M) ***
[02/27 18:47:14     54s] Saving Drc markers ...
[02/27 18:47:14     54s] ... 48 markers are saved ...
[02/27 18:47:14     54s] ... 0 geometry drc markers are saved ...
[02/27 18:47:14     54s] ... 0 antenna drc markers are saved ...
[02/27 18:47:14     54s] % Begin Save placement data ... (date=02/27 18:47:14, mem=1856.8M)
[02/27 18:47:14     54s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/27 18:47:14     54s] Save Adaptive View Pruning View Names to Binary file
[02/27 18:47:14     54s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2149.5M) ***
[02/27 18:47:14     54s] % End Save placement data ... (date=02/27 18:47:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1856.8M, current mem=1856.8M)
[02/27 18:47:14     54s] % Begin Save routing data ... (date=02/27 18:47:14, mem=1856.8M)
[02/27 18:47:14     54s] Saving route file ...
[02/27 18:47:14     54s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2146.5M) ***
[02/27 18:47:14     54s] % End Save routing data ... (date=02/27 18:47:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1856.8M, current mem=1856.8M)
[02/27 18:47:14     54s] Saving property file 04_route.enc/multiplier32FP.prop
[02/27 18:47:14     54s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2149.5M) ***
[02/27 18:47:14     54s] #Saving pin access data to file 04_route.enc/multiplier32FP.apa ...
[02/27 18:47:14     54s] #
[02/27 18:47:14     54s] % Begin Save power constraints data ... (date=02/27 18:47:14, mem=1856.8M)
[02/27 18:47:14     54s] % End Save power constraints data ... (date=02/27 18:47:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1856.8M, current mem=1856.8M)
[02/27 18:47:15     54s] Generated self-contained design 04_route.enc
[02/27 18:47:15     54s] #% End save design ... (date=02/27 18:47:15, total cpu=0:00:00.9, real=0:00:02.0, peak res=1856.8M, current mem=1855.2M)
[02/27 18:47:15     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:47:15     54s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 18:47:15     54s] 
[02/27 18:47:15     54s] @file 211:
[02/27 18:47:15     54s] @file 212:
[02/27 18:47:15     54s] @file 213: #-----------------------------------------------------------------------------
[02/27 18:47:15     54s] @file 214: # Filler Cells Insertion
[02/27 18:47:15     54s] @file 215: #-----------------------------------------------------------------------------
[02/27 18:47:15     54s] @file 216: # graphical or command
[02/27 18:47:15     54s] @@file 217: add_fillers -base_cells {FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1}
[02/27 18:47:15     54s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
[02/27 18:47:15     54s] Type 'man IMPSP-5217' for more detail.
[02/27 18:47:15     54s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2147.5M, EPOCH TIME: 1740692835.030122
[02/27 18:47:15     54s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2147.5M, EPOCH TIME: 1740692835.030294
[02/27 18:47:15     54s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2147.5M, EPOCH TIME: 1740692835.030320
[02/27 18:47:15     54s] Processing tracks to init pin-track alignment.
[02/27 18:47:15     54s] z: 2, totalTracks: 1
[02/27 18:47:15     54s] z: 4, totalTracks: 1
[02/27 18:47:15     54s] z: 6, totalTracks: 1
[02/27 18:47:15     54s] z: 8, totalTracks: 1
[02/27 18:47:15     54s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:47:15     54s] All LLGs are deleted
[02/27 18:47:15     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:15     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:15     54s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2147.5M, EPOCH TIME: 1740692835.032405
[02/27 18:47:15     54s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2147.5M, EPOCH TIME: 1740692835.032586
[02/27 18:47:15     54s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2147.5M, EPOCH TIME: 1740692835.032634
[02/27 18:47:15     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:15     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:15     54s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2147.5M, EPOCH TIME: 1740692835.033299
[02/27 18:47:15     54s] Max number of tech site patterns supported in site array is 256.
[02/27 18:47:15     54s] Core basic site is CoreSite
[02/27 18:47:15     54s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:47:15     54s] Type 'man IMPSP-365' for more detail.
[02/27 18:47:15     54s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2147.5M, EPOCH TIME: 1740692835.045135
[02/27 18:47:15     54s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:47:15     54s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/27 18:47:15     54s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.004, MEM:2147.5M, EPOCH TIME: 1740692835.048715
[02/27 18:47:15     54s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:47:15     54s] SiteArray: use 114,688 bytes
[02/27 18:47:15     54s] SiteArray: current memory after site array memory allocation 2147.5M
[02/27 18:47:15     54s] SiteArray: FP blocked sites are writable
[02/27 18:47:15     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 18:47:15     54s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2147.5M, EPOCH TIME: 1740692835.049229
[02/27 18:47:15     54s] Process 26650 wires and vias for routing blockage and capacity analysis
[02/27 18:47:15     54s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.004, REAL:0.004, MEM:2147.5M, EPOCH TIME: 1740692835.053012
[02/27 18:47:15     54s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:47:15     54s] Atter site array init, number of instance map data is 0.
[02/27 18:47:15     54s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.020, MEM:2147.5M, EPOCH TIME: 1740692835.053537
[02/27 18:47:15     54s] 
[02/27 18:47:15     54s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:47:15     54s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.021, REAL:0.021, MEM:2147.5M, EPOCH TIME: 1740692835.053731
[02/27 18:47:15     54s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2147.5M, EPOCH TIME: 1740692835.053747
[02/27 18:47:15     54s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2147.5M, EPOCH TIME: 1740692835.053761
[02/27 18:47:15     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2147.5MB).
[02/27 18:47:15     54s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.024, REAL:0.024, MEM:2147.5M, EPOCH TIME: 1740692835.053847
[02/27 18:47:15     54s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.024, REAL:0.024, MEM:2147.5M, EPOCH TIME: 1740692835.053858
[02/27 18:47:15     54s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2147.5M, EPOCH TIME: 1740692835.053869
[02/27 18:47:15     54s]   Signal wire search tree: 26855 elements. (cpu=0:00:00.0, mem=0.0M)
[02/27 18:47:15     54s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.004, REAL:0.004, MEM:2147.5M, EPOCH TIME: 1740692835.057552
[02/27 18:47:15     54s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2147.5M, EPOCH TIME: 1740692835.058688
[02/27 18:47:15     54s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2147.5M, EPOCH TIME: 1740692835.058715
[02/27 18:47:15     54s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2147.5M, EPOCH TIME: 1740692835.058776
[02/27 18:47:15     54s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2147.5M, EPOCH TIME: 1740692835.058799
[02/27 18:47:15     54s] AddFiller init all instances time CPU:0.000, REAL:0.000
[02/27 18:47:15     54s] AddFiller main function time CPU:0.024, REAL:0.025
[02/27 18:47:15     54s] Filler instance commit time CPU:0.004, REAL:0.004
[02/27 18:47:15     54s] *INFO: Adding fillers to top-module.
[02/27 18:47:15     54s] *INFO:   Added 1 filler inst  (cell FILL64 / prefix FILLER).
[02/27 18:47:15     54s] *INFO:   Added 12 filler insts (cell FILL32 / prefix FILLER).
[02/27 18:47:15     54s] *INFO:   Added 50 filler insts (cell FILL16 / prefix FILLER).
[02/27 18:47:15     54s] *INFO:   Added 151 filler insts (cell FILL8 / prefix FILLER).
[02/27 18:47:15     54s] *INFO:   Added 285 filler insts (cell FILL4 / prefix FILLER).
[02/27 18:47:15     54s] *INFO:   Added 456 filler insts (cell FILL2 / prefix FILLER).
[02/27 18:47:15     54s] *INFO:   Added 476 filler insts (cell FILL1 / prefix FILLER).
[02/27 18:47:15     54s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.025, REAL:0.025, MEM:2163.5M, EPOCH TIME: 1740692835.083503
[02/27 18:47:15     54s] *INFO: Total 1431 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[02/27 18:47:15     54s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.025, REAL:0.025, MEM:2163.5M, EPOCH TIME: 1740692835.083581
[02/27 18:47:15     54s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2163.5M, EPOCH TIME: 1740692835.083594
[02/27 18:47:15     54s] For 1431 new insts, [02/27 18:47:15     54s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:2163.5M, EPOCH TIME: 1740692835.084394
[02/27 18:47:15     54s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.026, REAL:0.026, MEM:2163.5M, EPOCH TIME: 1740692835.084426
[02/27 18:47:15     54s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.026, REAL:0.026, MEM:2163.5M, EPOCH TIME: 1740692835.084436
[02/27 18:47:15     54s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2163.5M, EPOCH TIME: 1740692835.084531
[02/27 18:47:15     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2864).
[02/27 18:47:15     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:15     54s] All LLGs are deleted
[02/27 18:47:15     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:15     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:15     54s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2163.5M, EPOCH TIME: 1740692835.087579
[02/27 18:47:15     54s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2163.4M, EPOCH TIME: 1740692835.087803
[02/27 18:47:15     54s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.004, REAL:0.004, MEM:2163.4M, EPOCH TIME: 1740692835.088821
[02/27 18:47:15     54s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.059, REAL:0.059, MEM:2163.4M, EPOCH TIME: 1740692835.088859
@file 218:
[02/27 18:47:15     54s] @file 219:
[02/27 18:47:15     54s] @file 220: #-----------------------------------------------------------------------------
[02/27 18:47:15     54s] @file 221: # Save Design: 05_filler.enc
[02/27 18:47:15     54s] @file 222: #-----------------------------------------------------------------------------
[02/27 18:47:15     54s] @file 223: # graphical or command
[02/27 18:47:15     54s] @@file 224: write_db 05_filler.enc
[02/27 18:47:15     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:47:15     54s] The in-memory database contained RC information but was not saved. To save 
[02/27 18:47:15     54s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[02/27 18:47:15     54s] so it should only be saved when it is really desired.
[02/27 18:47:15     54s] #% Begin save design ... (date=02/27 18:47:15, mem=1854.9M)
[02/27 18:47:15     54s] % Begin Save ccopt configuration ... (date=02/27 18:47:15, mem=1854.9M)
[02/27 18:47:15     54s] % End Save ccopt configuration ... (date=02/27 18:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.9M, current mem=1854.9M)
[02/27 18:47:15     54s] % Begin Save netlist data ... (date=02/27 18:47:15, mem=1854.9M)
[02/27 18:47:15     54s] Writing Binary DB to 05_filler.enc/multiplier32FP.v.bin in single-threaded mode...
[02/27 18:47:15     54s] % End Save netlist data ... (date=02/27 18:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1855.1M, current mem=1855.1M)
[02/27 18:47:15     54s] Saving symbol-table file ...
[02/27 18:47:15     54s] Saving congestion map file 05_filler.enc/multiplier32FP.route.congmap.gz ...
[02/27 18:47:15     54s] % Begin Save AAE data ... (date=02/27 18:47:15, mem=1855.1M)
[02/27 18:47:15     54s] Saving AAE Data ...
[02/27 18:47:15     54s] % End Save AAE data ... (date=02/27 18:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1855.1M, current mem=1855.1M)
[02/27 18:47:15     54s] Saving preference file 05_filler.enc/gui.pref.tcl ...
[02/27 18:47:15     54s] Saving mode setting ...
[02/27 18:47:15     54s] Saving root attributes to be loaded post write_db ...
[02/27 18:47:15     55s] Saving global file ...
[02/27 18:47:15     55s] Saving root attributes to be loaded previous write_db ...
[02/27 18:47:16     55s] % Begin Save floorplan data ... (date=02/27 18:47:15, mem=1855.7M)
[02/27 18:47:16     55s] Saving floorplan file ...
[02/27 18:47:16     55s] % End Save floorplan data ... (date=02/27 18:47:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1855.7M, current mem=1855.7M)
[02/27 18:47:16     55s] Saving PG file 05_filler.enc/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 18:47:16 2025)
[02/27 18:47:16     55s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2162.9M) ***
[02/27 18:47:16     55s] Saving Drc markers ...
[02/27 18:47:16     55s] ... 48 markers are saved ...
[02/27 18:47:16     55s] ... 0 geometry drc markers are saved ...
[02/27 18:47:16     55s] ... 0 antenna drc markers are saved ...
[02/27 18:47:16     55s] % Begin Save placement data ... (date=02/27 18:47:16, mem=1855.7M)
[02/27 18:47:16     55s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/27 18:47:16     55s] Save Adaptive View Pruning View Names to Binary file
[02/27 18:47:16     55s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2165.9M) ***
[02/27 18:47:16     55s] % End Save placement data ... (date=02/27 18:47:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1855.7M, current mem=1855.7M)
[02/27 18:47:16     55s] % Begin Save routing data ... (date=02/27 18:47:16, mem=1855.7M)
[02/27 18:47:16     55s] Saving route file ...
[02/27 18:47:16     55s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2162.9M) ***
[02/27 18:47:16     55s] % End Save routing data ... (date=02/27 18:47:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1855.7M, current mem=1855.7M)
[02/27 18:47:16     55s] Saving property file 05_filler.enc/multiplier32FP.prop
[02/27 18:47:16     55s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2165.9M) ***
[02/27 18:47:16     55s] #Saving pin access data to file 05_filler.enc/multiplier32FP.apa ...
[02/27 18:47:16     55s] #
[02/27 18:47:16     55s] % Begin Save power constraints data ... (date=02/27 18:47:16, mem=1855.7M)
[02/27 18:47:16     55s] % End Save power constraints data ... (date=02/27 18:47:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1855.7M, current mem=1855.7M)
[02/27 18:47:16     55s] Generated self-contained design 05_filler.enc
[02/27 18:47:16     55s] #% End save design ... (date=02/27 18:47:16, total cpu=0:00:00.9, real=0:00:01.0, peak res=1856.1M, current mem=1856.1M)
[02/27 18:47:16     55s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:47:16     55s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 18:47:16     55s] 
[02/27 18:47:16     55s] @file 225:
[02/27 18:47:16     55s] @file 226:
[02/27 18:47:16     55s] @file 227:
[02/27 18:47:16     55s] @file 228: #-----------------------------------------------------------------------------
[02/27 18:47:16     55s] @file 229: # Fix DRC violations after routing (some commands maybe optional)
[02/27 18:47:16     55s] @file 230: #-----------------------------------------------------------------------------
[02/27 18:47:16     55s] @file 231: # graphical or command
[02/27 18:47:16     55s] @@file 232: check_drc
[02/27 18:47:16     55s] #-check_same_via_cell true               # bool, default=false, user setting
[02/27 18:47:16     55s]  *** Starting Verify DRC (MEM: 2162.9) ***
[02/27 18:47:16     55s] 
[02/27 18:47:16     55s]   VERIFY DRC ...... Starting Verification
[02/27 18:47:16     55s]   VERIFY DRC ...... Initializing
[02/27 18:47:16     55s]   VERIFY DRC ...... Deleting Existing Violations
[02/27 18:47:16     55s]   VERIFY DRC ...... Creating Sub-Areas
[02/27 18:47:16     55s]   VERIFY DRC ...... Using new threading
[02/27 18:47:16     55s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 81.800 80.560} 1 of 1
[02/27 18:47:17     55s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/27 18:47:17     55s] 
[02/27 18:47:17     55s]   Verification Complete : 0 Viols.
[02/27 18:47:17     55s] 
[02/27 18:47:17     55s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 284.1M) ***
[02/27 18:47:17     55s] 
[02/27 18:47:17     55s] @@file 233: delete_routes -regular_wire_with_drc ;
[02/27 18:47:17     55s] @file 233: # command to delete routed nets with DRC violations
[02/27 18:47:17     55s] @@file 234: route_design ;
[02/27 18:47:17     55s] ### Time Record (route_design) is installed.
[02/27 18:47:17     55s] #% Begin route_design (date=02/27 18:47:17, mem=1881.1M)
[02/27 18:47:17     55s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.63 (MB), peak = 1898.08 (MB)
[02/27 18:47:17     55s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/27 18:47:17     55s] #**INFO: setDesignMode -flowEffort standard
[02/27 18:47:17     55s] #**INFO: setDesignMode -powerEffort none
[02/27 18:47:17     55s] **INFO: User settings:
[02/27 18:47:21     60s] delaycal_default_net_delay                                                                 1000ps
[02/27 18:47:21     60s] delaycal_default_net_load                                                                  0.5pf
[02/27 18:47:21     60s] delaycal_enable_high_fanout                                                                true
[02/27 18:47:21     60s] delaycal_enable_si                                                                         true
[02/27 18:47:21     60s] delaycal_ignore_net_load                                                                   false
[02/27 18:47:21     60s] delaycal_input_transition_delay                                                            0.1ps
[02/27 18:47:21     60s] delaycal_socv_accuracy_mode                                                                low
[02/27 18:47:21     60s] delaycal_use_default_delay_limit                                                           1000
[02/27 18:47:21     60s] setAnalysisMode -cts                                                                       postCTS
[02/27 18:47:21     60s] setAnalysisMode -skew                                                                      true
[02/27 18:47:21     60s] setAnalysisMode -virtualIPO                                                                false
[02/27 18:47:21     60s] setDelayCalMode -engine                                                                    aae
[02/27 18:47:21     60s] design_process_node                                                                        45
[02/27 18:47:21     60s] extract_rc_cap_table_basic                                                                 true
[02/27 18:47:21     60s] extract_rc_cap_table_extended                                                              false
[02/27 18:47:21     60s] extract_rc_coupled                                                                         true
[02/27 18:47:21     60s] extract_rc_coupling_cap_threshold                                                          0.1
[02/27 18:47:21     60s] extract_rc_engine                                                                          post_route
[02/27 18:47:21     60s] extract_rc_relative_cap_threshold                                                          1.0
[02/27 18:47:21     60s] extract_rc_shrink_factor                                                                   1.0
[02/27 18:47:21     60s] extract_rc_total_cap_threshold                                                             0.0
[02/27 18:47:21     60s] route_design_detail_use_min_spacing_for_blockage                                           auto
[02/27 18:47:21     60s] route_design_extract_third_party_compatible                                                false
[02/27 18:47:21     60s] route_design_global_exp_timing_driven_std_delay                                            41.6
[02/27 18:47:21     60s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[02/27 18:47:21     60s] route_design_strict_honor_route_rule                                                       false
[02/27 18:47:21     60s] getAnalysisMode -cts                                                                       postCTS
[02/27 18:47:21     60s] getAnalysisMode -skew                                                                      true
[02/27 18:47:21     60s] getAnalysisMode -virtualIPO                                                                false
[02/27 18:47:21     60s] getDelayCalMode -engine                                                                    aae
[02/27 18:47:21     60s] getIlmMode -keepHighFanoutCriticalInsts                                                    false
[02/27 18:47:21     60s] get_power_analysis_mode -report_power_quiet                                                false
[02/27 18:47:21     60s] getAnalysisMode -cts                                                                       postCTS
[02/27 18:47:21     60s] getAnalysisMode -skew                                                                      true
[02/27 18:47:21     60s] getAnalysisMode -virtualIPO                                                                false
[02/27 18:47:21     60s] #rc_worst has no qx tech file defined
[02/27 18:47:21     60s] #No active RC corner or QRC tech file is missing.
[02/27 18:47:21     60s] #**INFO: multi-cut via swapping will be performed after routing.
[02/27 18:47:21     60s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[02/27 18:47:21     60s] OPERPROF: Starting checkPlace at level 1, MEM:2189.0M, EPOCH TIME: 1740692841.672482
[02/27 18:47:21     60s] Processing tracks to init pin-track alignment.
[02/27 18:47:21     60s] z: 2, totalTracks: 1
[02/27 18:47:21     60s] z: 4, totalTracks: 1
[02/27 18:47:21     60s] z: 6, totalTracks: 1
[02/27 18:47:21     60s] z: 8, totalTracks: 1
[02/27 18:47:21     60s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/27 18:47:21     60s] All LLGs are deleted
[02/27 18:47:21     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:21     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:21     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2189.0M, EPOCH TIME: 1740692841.674181
[02/27 18:47:21     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2189.0M, EPOCH TIME: 1740692841.674350
[02/27 18:47:21     60s] # Building multiplier32FP llgBox search-tree.
[02/27 18:47:21     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.0M, EPOCH TIME: 1740692841.674406
[02/27 18:47:21     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:21     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:21     60s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2189.0M, EPOCH TIME: 1740692841.675110
[02/27 18:47:21     60s] Max number of tech site patterns supported in site array is 256.
[02/27 18:47:21     60s] Core basic site is CoreSite
[02/27 18:47:21     60s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2189.0M, EPOCH TIME: 1740692841.675230
[02/27 18:47:21     60s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/27 18:47:21     60s] Type 'man IMPSP-365' for more detail.
[02/27 18:47:21     60s] After signature check, allow fast init is false, keep pre-filter is true.
[02/27 18:47:21     60s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/27 18:47:21     60s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2189.0M, EPOCH TIME: 1740692841.675404
[02/27 18:47:21     60s] SiteArray: non-trimmed site array dimensions = 44 x 383
[02/27 18:47:21     60s] SiteArray: use 114,688 bytes
[02/27 18:47:21     60s] SiteArray: current memory after site array memory allocation 2189.1M
[02/27 18:47:21     60s] SiteArray: FP blocked sites are writable
[02/27 18:47:21     60s] SiteArray: number of non floorplan blocked sites for llg default is 16852
[02/27 18:47:21     60s] Atter site array init, number of instance map data is 0.
[02/27 18:47:21     60s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2189.1M, EPOCH TIME: 1740692841.675871
[02/27 18:47:21     60s] 
[02/27 18:47:21     60s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/27 18:47:21     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:2189.1M, EPOCH TIME: 1740692841.675982
[02/27 18:47:21     60s] Begin checking placement ... (start mem=2189.0M, init mem=2189.1M)
[02/27 18:47:21     60s] Begin checking exclusive groups violation ...
[02/27 18:47:21     60s] There are 0 groups to check, max #box is 0, total #box is 0
[02/27 18:47:21     60s] Finished checking exclusive groups violations. Found 0 Vio.
[02/27 18:47:21     60s] 
[02/27 18:47:21     60s] Running CheckPlace using 1 thread in normal mode...
[02/27 18:47:21     60s] 
[02/27 18:47:21     60s] ...checkPlace normal is done!
[02/27 18:47:21     60s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2189.1M, EPOCH TIME: 1740692841.685817
[02/27 18:47:21     60s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2189.1M, EPOCH TIME: 1740692841.686641
[02/27 18:47:21     60s] TechSite Violation:	48
[02/27 18:47:21     60s] *info: Placed = 2864          
[02/27 18:47:21     60s] *info: Unplaced = 0           
[02/27 18:47:21     60s] Placement Density:100.00%(5763/5763)
[02/27 18:47:21     60s] Placement Density (including fixed std cells):100.00%(5763/5763)
[02/27 18:47:21     60s] All LLGs are deleted
[02/27 18:47:21     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2864).
[02/27 18:47:21     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:21     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2189.1M, EPOCH TIME: 1740692841.687112
[02/27 18:47:21     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2189.1M, EPOCH TIME: 1740692841.687300
[02/27 18:47:21     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:21     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/27 18:47:21     60s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2189.1M)
[02/27 18:47:21     60s] OPERPROF: Finished checkPlace at level 1, CPU:0.016, REAL:0.016, MEM:2189.1M, EPOCH TIME: 1740692841.687984
[02/27 18:47:21     60s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[02/27 18:47:21     60s] #Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
[02/27 18:47:21     60s] 
[02/27 18:47:21     60s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/27 18:47:21     60s] *** Changed status on (0) nets in Clock.
[02/27 18:47:21     60s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2189.1M) ***
[02/27 18:47:21     60s] #Start route 1 clock and analog nets...
[02/27 18:47:21     60s] 
[02/27 18:47:21     60s] route_global_detail
[02/27 18:47:21     60s] 
[02/27 18:47:21     60s] #Start route_global_detail on Thu Feb 27 18:47:21 2025
[02/27 18:47:21     60s] #
[02/27 18:47:21     60s] ### Time Record (route_global_detail) is installed.
[02/27 18:47:21     60s] ### Time Record (Pre Callback) is installed.
[02/27 18:47:21     60s] Closing parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_zdpkPu.rcdb.d': 3624 access done (mem: 2189.113M)
[02/27 18:47:21     60s] ### Time Record (Pre Callback) is uninstalled.
[02/27 18:47:21     60s] ### Time Record (DB Import) is installed.
[02/27 18:47:21     60s] ### Time Record (Timing Data Generation) is installed.
[02/27 18:47:21     60s] ### Time Record (Timing Data Generation) is uninstalled.
[02/27 18:47:21     60s] 
[02/27 18:47:21     60s] Trim Metal Layers:
[02/27 18:47:21     60s] LayerId::1 widthSet size::4
[02/27 18:47:21     60s] LayerId::2 widthSet size::4
[02/27 18:47:21     60s] LayerId::3 widthSet size::4
[02/27 18:47:21     60s] LayerId::4 widthSet size::4
[02/27 18:47:21     60s] LayerId::5 widthSet size::4
[02/27 18:47:21     60s] LayerId::6 widthSet size::4
[02/27 18:47:21     60s] LayerId::7 widthSet size::4
[02/27 18:47:21     60s] LayerId::8 widthSet size::4
[02/27 18:47:21     60s] LayerId::9 widthSet size::4
[02/27 18:47:21     60s] LayerId::10 widthSet size::4
[02/27 18:47:21     60s] LayerId::11 widthSet size::3
[02/27 18:47:21     60s] eee: pegSigSF::1.070000
[02/27 18:47:21     60s] Initializing multi-corner resistance tables ...
[02/27 18:47:21     60s] eee: l::1 avDens::0.117390 usedTrk::264.126434 availTrk::2250.000000 sigTrk::264.126434
[02/27 18:47:21     60s] eee: l::2 avDens::0.199575 usedTrk::426.592488 availTrk::2137.500000 sigTrk::426.592488
[02/27 18:47:21     60s] eee: l::3 avDens::0.227329 usedTrk::511.490754 availTrk::2250.000000 sigTrk::511.490754
[02/27 18:47:21     60s] eee: l::4 avDens::0.114356 usedTrk::244.435643 availTrk::2137.500000 sigTrk::244.435643
[02/27 18:47:21     60s] eee: l::5 avDens::0.046850 usedTrk::88.547163 availTrk::1890.000000 sigTrk::88.547163
[02/27 18:47:21     60s] eee: l::6 avDens::0.000575 usedTrk::0.098246 availTrk::171.000000 sigTrk::0.098246
[02/27 18:47:21     60s] eee: l::7 avDens::0.001159 usedTrk::0.521345 availTrk::450.000000 sigTrk::0.521345
[02/27 18:47:21     60s] eee: l::8 avDens::0.000173 usedTrk::0.044444 availTrk::256.500000 sigTrk::0.044444
[02/27 18:47:21     60s] eee: l::9 avDens::0.001527 usedTrk::0.137427 availTrk::90.000000 sigTrk::0.137427
[02/27 18:47:21     60s] eee: l::10 avDens::0.149348 usedTrk::127.692369 availTrk::855.000000 sigTrk::127.692369
[02/27 18:47:21     60s] eee: l::11 avDens::0.048818 usedTrk::22.846900 availTrk::468.000000 sigTrk::22.846900
[02/27 18:47:21     60s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258782 uaWl=1.000000 uaWlH=0.258141 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:47:21     60s] ### Net info: total nets: 1874
[02/27 18:47:21     60s] ### Net info: dirty nets: 0
[02/27 18:47:21     60s] ### Net info: marked as disconnected nets: 0
[02/27 18:47:21     60s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/27 18:47:21     60s] #num needed restored net=1873
[02/27 18:47:21     60s] #need_extraction net=0 (total=1874)
[02/27 18:47:21     60s] ### Net info: fully routed nets: 1814
[02/27 18:47:21     60s] ### Net info: trivial (< 2 pins) nets: 60
[02/27 18:47:21     60s] ### Net info: unrouted nets: 0
[02/27 18:47:21     60s] ### Net info: re-extraction nets: 0
[02/27 18:47:21     60s] ### Net info: ignored nets: 0
[02/27 18:47:21     60s] ### Net info: skip routing nets: 1873
[02/27 18:47:21     60s] ### import design signature (68): route=864887970 fixed_route=2034862552 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1238102375 dirty_area=0 del_dirty_area=0 cell=189714686 placement=1802415468 pin_access=779886291 inst_pattern=1
[02/27 18:47:21     60s] ### Time Record (DB Import) is uninstalled.
[02/27 18:47:21     60s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/27 18:47:21     60s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed50a46dc46ed3265724ae8026e03a059a7695ba54
[02/27 18:47:21     60s] #       4ad2c3de9e8010d250d76cb9e6d31fdbf162f9feb80546b841b1f6887c87f0b425e20a69
[02/27 18:47:21     60s] #       4d9c17f784bb78f5f6c06e17cbe79757ca2508c83a1b4c6bdc0a466f1c78134267dbbb5f
[02/27 18:47:21     60s] #       a22434baf706b28f61e857501fad3e749f509b468f7df8c7732920b8f14f4f241642019f
[02/27 18:47:21     60s] #       7fb4ca2b607a0c03832c1867b53b4e3ae49c4eab9b4248f2a4a6f90e108bfc2a2ef8353c
[02/27 18:47:21     60s] #       e745ba62512a287053f2ef0359d30f3a9c91aa4ccd1b4bbc60486525d2a852086cdfb5fb
[02/27 18:47:21     60s] #       f82f3eb87833eda424603e685b6b57476bec783827736076b0664e515ce5549714270bec
[02/27 18:47:21     60s] #       a783f9e208ab2a1d16d798a5726479418e9a31375ff7602221
[02/27 18:47:21     60s] #
[02/27 18:47:21     60s] #Skip comparing routing design signature in db-snapshot flow
[02/27 18:47:21     60s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:21     60s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed50a46dc44ed3265724ae8026e03a059a7695ba54
[02/27 18:47:21     60s] #       4ad2c3de9e8010d250d76eb9fad31fc7f162f9feb80546b841b90e887c87f0b425e21a69
[02/27 18:47:21     60s] #       4d9ce7f784bb547a7b60b78be5f3cb2b090512b2d645db58bf8221580fc1c6d8bae6ee97
[02/27 18:47:21     60s] #       6805b5e98285eca3efbb155447670eed2754b6364317ff71a124443ffce991c45c6ae0d3
[02/27 18:47:21     60s] #       9796a2046686d833c8a2f5cef8e3a843cee9b4bb3184a44e7a9a7e01622eaee2925fc305
[02/27 18:47:21     60s] #       cfe73b9685861c3705ff3e90d55d6fe219a98bb9796381170ca928e53c2a3502dbb7cd3e
[02/27 18:47:21     60s] #       fd4b883e55c69d52042c44e32ae3ab64ad1b0ee7a400e67a6727952609eca7bbe98b29ed
[02/27 18:47:21     60s] #       fcdc38287dc1856165391f96f69dcde5a8e2821c3d616ebe007eff2ed6
[02/27 18:47:21     60s] #
[02/27 18:47:21     60s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:21     60s] ### Time Record (Global Routing) is installed.
[02/27 18:47:21     60s] ### Time Record (Global Routing) is uninstalled.
[02/27 18:47:21     60s] #Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
[02/27 18:47:21     60s] #Total number of nets with skipped attribute = 1813 (skipped).
[02/27 18:47:21     60s] #Total number of routable nets = 1.
[02/27 18:47:21     60s] #Total number of nets in the design = 1874.
[02/27 18:47:21     60s] #1 routable net has routed wires.
[02/27 18:47:21     60s] #1813 skipped nets have only detail routed wires.
[02/27 18:47:21     60s] #No nets have been global routed.
[02/27 18:47:21     60s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:21     60s] #Start routing data preparation on Thu Feb 27 18:47:21 2025
[02/27 18:47:21     60s] #
[02/27 18:47:21     60s] #Minimum voltage of a net in the design = 0.000.
[02/27 18:47:21     60s] #Maximum voltage of a net in the design = 1.320.
[02/27 18:47:21     60s] #Voltage range [0.000 - 1.320] has 1872 nets.
[02/27 18:47:21     60s] #Voltage range [0.900 - 1.320] has 1 net.
[02/27 18:47:21     60s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 18:47:21     60s] #Build and mark too close pins for the same net.
[02/27 18:47:21     60s] ### Time Record (Cell Pin Access) is installed.
[02/27 18:47:21     60s] #Rebuild pin access data for design.
[02/27 18:47:21     60s] #Initial pin access analysis.
[02/27 18:47:22     61s] #Detail pin access analysis.
[02/27 18:47:22     61s] ### Time Record (Cell Pin Access) is uninstalled.
[02/27 18:47:22     61s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/27 18:47:22     61s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:22     61s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:22     61s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:22     61s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:22     61s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:22     61s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:22     61s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:22     61s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:22     61s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/27 18:47:22     61s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/27 18:47:22     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.36 (MB), peak = 1909.85 (MB)
[02/27 18:47:22     61s] #Regenerating Ggrids automatically.
[02/27 18:47:22     61s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/27 18:47:22     61s] #Using automatically generated G-grids.
[02/27 18:47:22     61s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/27 18:47:22     61s] #Done routing data preparation.
[02/27 18:47:22     61s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1880.93 (MB), peak = 1909.85 (MB)
[02/27 18:47:22     61s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] #Finished routing data preparation on Thu Feb 27 18:47:22 2025
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] #Cpu time = 00:00:01
[02/27 18:47:22     61s] #Elapsed time = 00:00:01
[02/27 18:47:22     61s] #Increased memory = 8.42 (MB)
[02/27 18:47:22     61s] #Total memory = 1880.93 (MB)
[02/27 18:47:22     61s] #Peak memory = 1909.85 (MB)
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:22     61s] ### Time Record (Global Routing) is installed.
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] #Start global routing on Thu Feb 27 18:47:22 2025
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] #Start global routing initialization on Thu Feb 27 18:47:22 2025
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] ### Time Record (Global Routing) is uninstalled.
[02/27 18:47:22     61s] #WARNING (NRGR-22) Design is already detail routed.
[02/27 18:47:22     61s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:22     61s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:22     61s] ### track-assign external-init starts on Thu Feb 27 18:47:22 2025 with memory = 1880.93 (MB), peak = 1909.85 (MB)
[02/27 18:47:22     61s] ### Time Record (Track Assignment) is installed.
[02/27 18:47:22     61s] ### Time Record (Track Assignment) is uninstalled.
[02/27 18:47:22     61s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:22     61s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/27 18:47:22     61s] #Cpu time = 00:00:01
[02/27 18:47:22     61s] #Elapsed time = 00:00:01
[02/27 18:47:22     61s] #Increased memory = 8.42 (MB)
[02/27 18:47:22     61s] #Total memory = 1880.93 (MB)
[02/27 18:47:22     61s] #Peak memory = 1909.85 (MB)
[02/27 18:47:22     61s] ### Time Record (Detail Routing) is installed.
[02/27 18:47:22     61s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] #Start Detail Routing..
[02/27 18:47:22     61s] #start initial detail routing ...
[02/27 18:47:22     61s] ### Design has 1 dirty net, 1431 dirty-areas), has valid drcs
[02/27 18:47:22     61s] #   number of violations = 0
[02/27 18:47:22     61s] #1431 out of 2864 instances (50.0%) need to be verified(marked ipoed), dirty area = 27.7%.
[02/27 18:47:22     61s] ### Routing stats: dirty-area = 90.64%
[02/27 18:47:22     61s] #   number of violations = 0
[02/27 18:47:22     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.49 (MB), peak = 1909.85 (MB)
[02/27 18:47:22     61s] #Complete Detail Routing.
[02/27 18:47:22     61s] #Total wire length = 186 um.
[02/27 18:47:22     61s] #Total half perimeter of net bounding box = 85 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal1 = 0 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal2 = 95 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal3 = 77 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal4 = 14 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal5 = 0 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal6 = 0 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal7 = 0 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal8 = 0 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal9 = 0 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal10 = 0 um.
[02/27 18:47:22     61s] #Total wire length on LAYER Metal11 = 0 um.
[02/27 18:47:22     61s] #Total number of vias = 95
[02/27 18:47:22     61s] #Total number of multi-cut vias = 56 ( 58.9%)
[02/27 18:47:22     61s] #Total number of single cut vias = 39 ( 41.1%)
[02/27 18:47:22     61s] #Up-Via Summary (total 95):
[02/27 18:47:22     61s] #                   single-cut          multi-cut      Total
[02/27 18:47:22     61s] #-----------------------------------------------------------
[02/27 18:47:22     61s] # Metal1            38 ( 95.0%)         2 (  5.0%)         40
[02/27 18:47:22     61s] # Metal2             1 (  2.1%)        47 ( 97.9%)         48
[02/27 18:47:22     61s] # Metal3             0 (  0.0%)         7 (100.0%)          7
[02/27 18:47:22     61s] #-----------------------------------------------------------
[02/27 18:47:22     61s] #                   39 ( 41.1%)        56 ( 58.9%)         95 
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] #Total number of DRC violations = 0
[02/27 18:47:22     61s] ### Time Record (Detail Routing) is uninstalled.
[02/27 18:47:22     61s] #Cpu time = 00:00:00
[02/27 18:47:22     61s] #Elapsed time = 00:00:00
[02/27 18:47:22     61s] #Increased memory = -0.43 (MB)
[02/27 18:47:22     61s] #Total memory = 1880.49 (MB)
[02/27 18:47:22     61s] #Peak memory = 1909.85 (MB)
[02/27 18:47:22     61s] #route_detail Statistics:
[02/27 18:47:22     61s] #Cpu time = 00:00:00
[02/27 18:47:22     61s] #Elapsed time = 00:00:00
[02/27 18:47:22     61s] #Increased memory = -0.43 (MB)
[02/27 18:47:22     61s] #Total memory = 1880.49 (MB)
[02/27 18:47:22     61s] #Peak memory = 1909.85 (MB)
[02/27 18:47:22     61s] #Skip updating routing design signature in db-snapshot flow
[02/27 18:47:22     61s] ### global_detail_route design signature (79): route=1744406774 flt_obj=0 vio=1905142130 shield_wire=1
[02/27 18:47:22     61s] ### Time Record (DB Export) is installed.
[02/27 18:47:22     61s] ### export design design signature (80): route=1744406774 fixed_route=1988463383 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1974997304 dirty_area=0 del_dirty_area=0 cell=189714686 placement=1802415468 pin_access=1653860339 inst_pattern=1
[02/27 18:47:22     61s] #	no debugging net set
[02/27 18:47:22     61s] ### Time Record (DB Export) is uninstalled.
[02/27 18:47:22     61s] ### Time Record (Post Callback) is installed.
[02/27 18:47:22     61s] ### Time Record (Post Callback) is uninstalled.
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] #route_global_detail statistics:
[02/27 18:47:22     61s] #Cpu time = 00:00:01
[02/27 18:47:22     61s] #Elapsed time = 00:00:01
[02/27 18:47:22     61s] #Increased memory = -41.48 (MB)
[02/27 18:47:22     61s] #Total memory = 1832.53 (MB)
[02/27 18:47:22     61s] #Peak memory = 1909.85 (MB)
[02/27 18:47:22     61s] #Number of warnings = 2
[02/27 18:47:22     61s] #Total number of warnings = 8
[02/27 18:47:22     61s] #Number of fails = 0
[02/27 18:47:22     61s] #Total number of fails = 0
[02/27 18:47:22     61s] #Complete route_global_detail on Thu Feb 27 18:47:22 2025
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] ### import design signature (81): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1653860339 inst_pattern=1
[02/27 18:47:22     61s] ### Time Record (route_global_detail) is uninstalled.
[02/27 18:47:22     61s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[02/27 18:47:22     61s] 
[02/27 18:47:22     61s] route_global_detail
[02/27 18:47:22     61s] 
[02/27 18:47:22     61s] #Start route_global_detail on Thu Feb 27 18:47:22 2025
[02/27 18:47:22     61s] #
[02/27 18:47:22     61s] ### Time Record (route_global_detail) is installed.
[02/27 18:47:22     61s] ### Time Record (Pre Callback) is installed.
[02/27 18:47:22     61s] ### Time Record (Pre Callback) is uninstalled.
[02/27 18:47:22     61s] ### Time Record (DB Import) is installed.
[02/27 18:47:22     61s] ### Time Record (Timing Data Generation) is installed.
[02/27 18:47:22     61s] ### Time Record (Timing Data Generation) is uninstalled.
[02/27 18:47:22     61s] #Warning: design is detail-routed. Trial route is skipped!
[02/27 18:47:22     61s] 
[02/27 18:47:22     61s] Trim Metal Layers:
[02/27 18:47:22     61s] LayerId::1 widthSet size::4
[02/27 18:47:22     61s] LayerId::2 widthSet size::4
[02/27 18:47:22     61s] LayerId::3 widthSet size::4
[02/27 18:47:22     61s] LayerId::4 widthSet size::4
[02/27 18:47:22     61s] LayerId::5 widthSet size::4
[02/27 18:47:22     61s] LayerId::6 widthSet size::4
[02/27 18:47:22     61s] LayerId::7 widthSet size::4
[02/27 18:47:22     61s] LayerId::8 widthSet size::4
[02/27 18:47:22     61s] LayerId::9 widthSet size::4
[02/27 18:47:22     61s] LayerId::10 widthSet size::4
[02/27 18:47:22     61s] LayerId::11 widthSet size::3
[02/27 18:47:22     61s] eee: pegSigSF::1.070000
[02/27 18:47:22     61s] Initializing multi-corner resistance tables ...
[02/27 18:47:22     61s] eee: l::1 avDens::0.117390 usedTrk::264.126434 availTrk::2250.000000 sigTrk::264.126434
[02/27 18:47:22     61s] eee: l::2 avDens::0.199575 usedTrk::426.592488 availTrk::2137.500000 sigTrk::426.592488
[02/27 18:47:22     61s] eee: l::3 avDens::0.227329 usedTrk::511.490754 availTrk::2250.000000 sigTrk::511.490754
[02/27 18:47:22     61s] eee: l::4 avDens::0.114356 usedTrk::244.435643 availTrk::2137.500000 sigTrk::244.435643
[02/27 18:47:22     61s] eee: l::5 avDens::0.046850 usedTrk::88.547163 availTrk::1890.000000 sigTrk::88.547163
[02/27 18:47:22     61s] eee: l::6 avDens::0.000575 usedTrk::0.098246 availTrk::171.000000 sigTrk::0.098246
[02/27 18:47:22     61s] eee: l::7 avDens::0.001159 usedTrk::0.521345 availTrk::450.000000 sigTrk::0.521345
[02/27 18:47:22     61s] eee: l::8 avDens::0.000173 usedTrk::0.044444 availTrk::256.500000 sigTrk::0.044444
[02/27 18:47:22     61s] eee: l::9 avDens::0.001527 usedTrk::0.137427 availTrk::90.000000 sigTrk::0.137427
[02/27 18:47:22     61s] eee: l::10 avDens::0.149348 usedTrk::127.692369 availTrk::855.000000 sigTrk::127.692369
[02/27 18:47:22     61s] eee: l::11 avDens::0.048818 usedTrk::22.846900 availTrk::468.000000 sigTrk::22.846900
[02/27 18:47:22     61s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258782 uaWl=1.000000 uaWlH=0.258141 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:47:22     61s] ### Net info: total nets: 1874
[02/27 18:47:22     61s] ### Net info: dirty nets: 0
[02/27 18:47:22     61s] ### Net info: marked as disconnected nets: 0
[02/27 18:47:22     61s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/27 18:47:22     61s] #num needed restored net=0
[02/27 18:47:22     61s] #need_extraction net=0 (total=1874)
[02/27 18:47:22     61s] ### Net info: fully routed nets: 1814
[02/27 18:47:22     61s] ### Net info: trivial (< 2 pins) nets: 60
[02/27 18:47:22     61s] ### Net info: unrouted nets: 0
[02/27 18:47:22     61s] ### Net info: re-extraction nets: 0
[02/27 18:47:22     61s] ### Net info: ignored nets: 0
[02/27 18:47:22     61s] ### Net info: skip routing nets: 0
[02/27 18:47:22     61s] #Start reading timing information from file .timing_file_213690.tif.gz ...
[02/27 18:47:22     61s] #Read in timing information for 104 ports, 1433 instances from timing file .timing_file_213690.tif.gz.
[02/27 18:47:23     61s] ### import design signature (82): route=864887970 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1887342866 dirty_area=0 del_dirty_area=0 cell=189714686 placement=1802415468 pin_access=1653860339 inst_pattern=1
[02/27 18:47:23     61s] ### Time Record (DB Import) is uninstalled.
[02/27 18:47:23     61s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/27 18:47:23     61s] #RTESIG:78da95d2bd4ec330140560669ee2caed10a4b6f8dec489bd82580155d0b532c44923258e
[02/27 18:47:23     61s] #       e49fa16f8f81a92834add7fbd93ac7f662b97bda0223dca0587b44be4778de127185b426
[02/27 18:47:23     61s] #       ce8b7bc27d1abd3fb0dbc5f2e5f58d948446f7de40f6318efd0aeaa3d543f709b56974ec
[02/27 18:47:23     61s] #       0378134267dbbb5f5e08051cb2ce06d31ab782e88dfb432a9e031bd2d6ee310606990f2e
[02/27 18:47:23     61s] #       0da7695e01d3318c8905e3ac76c749879cd369ca29842421b8786113c422bf8a0b7e0d17
[02/27 18:47:23     61s] #       a582023725ff5e9035fda8c3746ca1ca9383a74c5989f9fe95426087ae3d9cbf74949280
[02/27 18:47:23     61s] #       f9a06dad5d9dacb171f84fa6a7b4a335e714a55f36578090f24bb211e61cd84fd3392805
[02/27 18:47:23     61s] #       b05953ce0793ea8cb9f90264c7042d
[02/27 18:47:23     61s] #
[02/27 18:47:23     61s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:23     61s] #RTESIG:78da95d2b14ec330100660669ee2e47608525b7c9738b157102ba00aba56863869a4c491
[02/27 18:47:23     61s] #       1c7be8db63602a0a49eaf53efbfeb3bd5a1f9ef6c0087728b603223f223cef89b842da12
[02/27 18:47:23     61s] #       e7d93de13196de1fd8ed6afdf2fa464a42a5dbc140f2d1f7ed06cab3d55df309a5a97468
[02/27 18:47:23     61s] #       3d0cc6fbc6d677bf3c130a38248df5a6366e036130ee0f29780aac8b5b9bc7e019248377
[02/27 18:47:23     61s] #       b1384ed302980ebe8fcc1b67b53b8f3ae49c2e538e212409de8585932066e9555cf06bb8
[02/27 18:47:23     61s] #       c81564b8cbf9f782a46a7bedc7630b955f1c3c66f242cccf5f2804766aead3f4a5a39404
[02/27 18:47:23     61s] #       6cf0da96da95d11a1bbaff647c4adb5b33a91409603fe9a61b53fc8e73931252ba6408c2
[02/27 18:47:23     61s] #       942f6c2a63ba5993cf07936ac2dc7c0128e510e2
[02/27 18:47:23     61s] #
[02/27 18:47:23     61s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:23     61s] ### Time Record (Global Routing) is installed.
[02/27 18:47:23     61s] ### Time Record (Global Routing) is uninstalled.
[02/27 18:47:23     61s] #Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
[02/27 18:47:23     61s] #Total number of routable nets = 1814.
[02/27 18:47:23     61s] #Total number of nets in the design = 1874.
[02/27 18:47:23     61s] #1814 routable nets have routed wires.
[02/27 18:47:23     61s] #No nets have been global routed.
[02/27 18:47:23     61s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:23     61s] #Start routing data preparation on Thu Feb 27 18:47:23 2025
[02/27 18:47:23     61s] #
[02/27 18:47:23     61s] #Minimum voltage of a net in the design = 0.000.
[02/27 18:47:23     61s] #Maximum voltage of a net in the design = 1.320.
[02/27 18:47:23     61s] #Voltage range [0.000 - 1.320] has 1872 nets.
[02/27 18:47:23     61s] #Voltage range [0.900 - 1.320] has 1 net.
[02/27 18:47:23     61s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 18:47:23     61s] #Build and mark too close pins for the same net.
[02/27 18:47:23     61s] ### Time Record (Cell Pin Access) is installed.
[02/27 18:47:23     61s] #Initial pin access analysis.
[02/27 18:47:23     61s] #Detail pin access analysis.
[02/27 18:47:23     61s] ### Time Record (Cell Pin Access) is uninstalled.
[02/27 18:47:23     61s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/27 18:47:23     61s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:23     61s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:23     61s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:23     61s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:23     61s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:23     61s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:23     61s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:23     61s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:23     61s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/27 18:47:23     61s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/27 18:47:23     61s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1836.94 (MB), peak = 1909.85 (MB)
[02/27 18:47:23     61s] #Regenerating Ggrids automatically.
[02/27 18:47:23     61s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/27 18:47:23     61s] #Using automatically generated G-grids.
[02/27 18:47:23     61s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/27 18:47:23     62s] #Done routing data preparation.
[02/27 18:47:23     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.45 (MB), peak = 1909.85 (MB)
[02/27 18:47:23     62s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Finished routing data preparation on Thu Feb 27 18:47:23 2025
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:23     62s] #Cpu time = 00:00:00
[02/27 18:47:23     62s] #Elapsed time = 00:00:00
[02/27 18:47:23     62s] #Increased memory = 8.52 (MB)
[02/27 18:47:23     62s] #Total memory = 1841.45 (MB)
[02/27 18:47:23     62s] ### Time Record (Global Routing) is installed.
[02/27 18:47:23     62s] #Peak memory = 1909.85 (MB)
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Start global routing on Thu Feb 27 18:47:23 2025
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Start global routing initialization on [02/27 18:47:23     62s] ### Time Record (Global Routing) is uninstalled.
Thu Feb 27 18:47:23 2025
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:23     62s] #WARNING (NRGR-22) Design is already detail routed.
[02/27 18:47:23     62s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:23     62s] ### track-assign external-init starts on Thu Feb 27 18:47:23 2025 with memory = 1841.45 (MB), peak = 1909.85 (MB)
[02/27 18:47:23     62s] ### Time Record (Track Assignment) is installed.
[02/27 18:47:23     62s] ### Time Record (Track Assignment) is uninstalled.
[02/27 18:47:23     62s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:23     62s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/27 18:47:23     62s] #Cpu time = 00:00:00
[02/27 18:47:23     62s] #Elapsed time = 00:00:00
[02/27 18:47:23     62s] #Increased memory = 8.52 (MB)
[02/27 18:47:23     62s] #Total memory = 1841.45 (MB)
[02/27 18:47:23     62s] #Peak memory = 1909.85 (MB)
[02/27 18:47:23     62s] ### Time Record (Detail Routing) is installed.
[02/27 18:47:23     62s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Start Detail Routing..
[02/27 18:47:23     62s] #start initial detail routing ...
[02/27 18:47:23     62s] ### Design has 0 dirty nets, has valid drcs
[02/27 18:47:23     62s] ### Routing stats:
[02/27 18:47:23     62s] #   number of violations = 0
[02/27 18:47:23     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.45 (MB), peak = 1909.85 (MB)
[02/27 18:47:23     62s] #Complete Detail Routing.
[02/27 18:47:23     62s] #Total wire length = 21459 um.
[02/27 18:47:23     62s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal2 = 6949 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal3 = 8307 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal4 = 4037 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal5 = 1484 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:23     62s] #Total number of vias = 10844
[02/27 18:47:23     62s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:23     62s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:23     62s] #Up-Via Summary (total 10844):
[02/27 18:47:23     62s] #                   single-cut          multi-cut      Total
[02/27 18:47:23     62s] #-----------------------------------------------------------
[02/27 18:47:23     62s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:23     62s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:23     62s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:23     62s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:23     62s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:23     62s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:23     62s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:23     62s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:23     62s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:23     62s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:23     62s] #-----------------------------------------------------------
[02/27 18:47:23     62s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Total number of DRC violations = 0
[02/27 18:47:23     62s] ### Time Record (Detail Routing) is uninstalled.
[02/27 18:47:23     62s] #Cpu time = 00:00:00
[02/27 18:47:23     62s] #Elapsed time = 00:00:00
[02/27 18:47:23     62s] #Increased memory = 0.06 (MB)
[02/27 18:47:23     62s] #Total memory = 1841.50 (MB)
[02/27 18:47:23     62s] ### Time Record (Antenna Fixing) is installed.
[02/27 18:47:23     62s] #Peak memory = 1909.85 (MB)
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #start routing for process antenna violation fix ...
[02/27 18:47:23     62s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:23     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.49 (MB), peak = 1909.85 (MB)
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Total wire length = 21459 um.
[02/27 18:47:23     62s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal2 = 6949 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal3 = 8307 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal4 = 4037 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal5 = 1484 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:23     62s] #Total number of vias = 10844
[02/27 18:47:23     62s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:23     62s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:23     62s] #Up-Via Summary (total 10844):
[02/27 18:47:23     62s] #                   single-cut          multi-cut      Total
[02/27 18:47:23     62s] #-----------------------------------------------------------
[02/27 18:47:23     62s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:23     62s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:23     62s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:23     62s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:23     62s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:23     62s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:23     62s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:23     62s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:23     62s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:23     62s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:23     62s] #-----------------------------------------------------------
[02/27 18:47:23     62s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Total number of DRC violations = 0
[02/27 18:47:23     62s] #Total number of process antenna violations = 0
[02/27 18:47:23     62s] #Total number of net violated process antenna rule = 0
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Total wire length = 21459 um.
[02/27 18:47:23     62s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal2 = 6949 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal3 = 8307 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal4 = 4037 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal5 = 1484 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:23     62s] #Total number of vias = 10844
[02/27 18:47:23     62s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:23     62s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:23     62s] #Up-Via Summary (total 10844):
[02/27 18:47:23     62s] #                   single-cut          multi-cut      Total
[02/27 18:47:23     62s] #-----------------------------------------------------------
[02/27 18:47:23     62s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:23     62s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:23     62s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:23     62s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:23     62s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:23     62s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:23     62s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:23     62s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:23     62s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:23     62s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:23     62s] #-----------------------------------------------------------
[02/27 18:47:23     62s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Total number of DRC violations = 0
[02/27 18:47:23     62s] #Total number of process antenna violations = 0
[02/27 18:47:23     62s] #Total number of net violated process antenna rule = 0
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] ### Time Record (Antenna Fixing) is uninstalled.
[02/27 18:47:23     62s] ### Time Record (Post Route Via Swapping) is installed.
[02/27 18:47:23     62s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Start Post Route via swapping...
[02/27 18:47:23     62s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[02/27 18:47:23     62s] #   number of violations = 0
[02/27 18:47:23     62s] #cpu time = 00:01:03, elapsed time = 483525:47:24, memory = 1841.54 (MB), peak = 1909.85 (MB)
[02/27 18:47:23     62s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:23     62s] #Total number of DRC violations = 0
[02/27 18:47:23     62s] #Total number of process antenna violations = 0
[02/27 18:47:23     62s] #Total number of net violated process antenna rule = 0
[02/27 18:47:23     62s] #No via is swapped.
[02/27 18:47:23     62s] #Post Route via swapping is done.
[02/27 18:47:23     62s] ### Time Record (Post Route Via Swapping) is uninstalled.
[02/27 18:47:23     62s] #Total wire length = 21459 um.
[02/27 18:47:23     62s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal2 = 6949 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal3 = 8307 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal4 = 4037 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal5 = 1484 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:23     62s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:23     62s] #Total number of vias = 10844
[02/27 18:47:23     62s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:23     62s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:23     62s] #Up-Via Summary (total 10844):
[02/27 18:47:23     62s] #                   single-cut          multi-cut      Total
[02/27 18:47:23     62s] #-----------------------------------------------------------
[02/27 18:47:23     62s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:23     62s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:23     62s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:23     62s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:23     62s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:23     62s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:23     62s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:23     62s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:23     62s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:23     62s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:23     62s] #-----------------------------------------------------------
[02/27 18:47:23     62s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] ### Time Record (Post Route Wire Spreading) is installed.
[02/27 18:47:23     62s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Start Post Route wire spreading..
[02/27 18:47:23     62s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:23     62s] #
[02/27 18:47:23     62s] #Start DRC checking..
[02/27 18:47:23     62s] #   number of violations = 0
[02/27 18:47:24     62s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.36 (MB), peak = 1910.80 (MB)
[02/27 18:47:24     62s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:24     62s] #Total number of DRC violations = 0
[02/27 18:47:24     62s] #Total number of process antenna violations = 0
[02/27 18:47:24     62s] #Total number of net violated process antenna rule = 0
[02/27 18:47:24     62s] #
[02/27 18:47:24     62s] #Start data preparation for wire spreading...
[02/27 18:47:24     62s] #
[02/27 18:47:24     62s] #Data preparation is done on Thu Feb 27 18:47:24 2025
[02/27 18:47:24     62s] #
[02/27 18:47:24     62s] ### track-assign engine-init starts on Thu Feb 27 18:47:24 2025 with memory = 1841.36 (MB), peak = 1910.80 (MB)
[02/27 18:47:24     62s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:24     62s] #
[02/27 18:47:24     62s] #Start Post Route Wire Spread.
[02/27 18:47:24     62s] #Done with 33 horizontal wires in 2 hboxes and 36 vertical wires in 2 hboxes.
[02/27 18:47:24     62s] #Complete Post Route Wire Spread.
[02/27 18:47:24     62s] #
[02/27 18:47:24     62s] #Total wire length = 21466 um.
[02/27 18:47:24     62s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal2 = 6951 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal3 = 8311 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal4 = 4038 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal5 = 1485 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:24     62s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:24     62s] #Total number of vias = 10844
[02/27 18:47:24     62s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:24     62s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:24     62s] #Up-Via Summary (total 10844):
[02/27 18:47:24     62s] #                   single-cut          multi-cut      Total
[02/27 18:47:24     62s] #-----------------------------------------------------------
[02/27 18:47:24     62s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:24     62s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:24     62s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:24     62s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:24     62s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:24     62s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:24     62s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:24     62s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:24     62s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:24     62s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:24     62s] #-----------------------------------------------------------
[02/27 18:47:24     62s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:24     62s] #
[02/27 18:47:24     62s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:24     62s] #
[02/27 18:47:24     62s] #Start DRC checking..
[02/27 18:47:24     63s] #   number of violations = 0
[02/27 18:47:24     63s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.51 (MB), peak = 1910.80 (MB)
[02/27 18:47:24     63s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:24     63s] #Total number of DRC violations = 0
[02/27 18:47:24     63s] #Total number of process antenna violations = 0
[02/27 18:47:24     63s] #Total number of net violated process antenna rule = 0
[02/27 18:47:24     63s] #   number of violations = 0
[02/27 18:47:24     63s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1841.51 (MB), peak = 1910.80 (MB)
[02/27 18:47:24     63s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:24     63s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/27 18:47:24     63s] #Total number of DRC violations = 0
[02/27 18:47:24     63s] #Total number of process antenna violations = 0
[02/27 18:47:24     63s] #Total number of net violated process antenna rule = 0
[02/27 18:47:24     63s] #Post Route wire spread is done.
[02/27 18:47:24     63s] #Total wire length = 21466 um.
[02/27 18:47:24     63s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal2 = 6951 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal3 = 8311 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal4 = 4038 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal5 = 1485 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:24     63s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:24     63s] #Total number of vias = 10844
[02/27 18:47:24     63s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:24     63s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:24     63s] #Up-Via Summary (total 10844):
[02/27 18:47:24     63s] #                   single-cut          multi-cut      Total
[02/27 18:47:24     63s] #-----------------------------------------------------------
[02/27 18:47:24     63s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:24     63s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:24     63s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:24     63s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:24     63s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:24     63s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:24     63s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:24     63s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:24     63s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:24     63s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:24     63s] #-----------------------------------------------------------
[02/27 18:47:24     63s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:24     63s] #
[02/27 18:47:24     63s] #route_detail Statistics:
[02/27 18:47:24     63s] #Cpu time = 00:00:01
[02/27 18:47:24     63s] #Elapsed time = 00:00:01
[02/27 18:47:24     63s] #Increased memory = 0.06 (MB)
[02/27 18:47:24     63s] #Total memory = 1841.51 (MB)
[02/27 18:47:24     63s] #Peak memory = 1910.80 (MB)
[02/27 18:47:24     63s] ### global_detail_route design signature (108): route=136927161 flt_obj=0 vio=1905142130 shield_wire=1
[02/27 18:47:24     63s] ### Time Record (DB Export) is installed.
[02/27 18:47:24     63s] ### export design design signature (109): route=136927161 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2008284965 dirty_area=0 del_dirty_area=0 cell=189714686 placement=1802415468 pin_access=1653860339 inst_pattern=1
[02/27 18:47:24     63s] #	no debugging net set
[02/27 18:47:24     63s] ### Time Record (DB Export) is uninstalled.
[02/27 18:47:24     63s] ### Time Record (Post Callback) is installed.
[02/27 18:47:24     63s] ### Time Record (Post Callback) is uninstalled.
[02/27 18:47:24     63s] #
[02/27 18:47:24     63s] #route_global_detail statistics:
[02/27 18:47:24     63s] #Cpu time = 00:00:02
[02/27 18:47:24     63s] #Elapsed time = 00:00:02
[02/27 18:47:24     63s] #Increased memory = 3.76 (MB)
[02/27 18:47:24     63s] #Total memory = 1836.44 (MB)
[02/27 18:47:24     63s] #Peak memory = 1910.80 (MB)
[02/27 18:47:24     63s] #Number of warnings = 2
[02/27 18:47:24     63s] #Total number of warnings = 11
[02/27 18:47:24     63s] #Number of fails = 0
[02/27 18:47:24     63s] #Total number of fails = 0
[02/27 18:47:24     63s] #Complete route_global_detail on Thu Feb 27 18:47:24 2025
[02/27 18:47:24     63s] #
[02/27 18:47:24     63s] ### import design signature (110): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1653860339 inst_pattern=1
[02/27 18:47:24     63s] ### Time Record (route_global_detail) is uninstalled.
[02/27 18:47:24     63s] #Default setup view is reset to analysis_normal_slow_max.
[02/27 18:47:24     63s] #Default setup view is reset to analysis_normal_slow_max.
[02/27 18:47:24     63s] AAE_INFO: Post Route call back at the end of routeDesign
[02/27 18:47:24     63s] #route_design: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1827.22 (MB), peak = 1910.80 (MB)
[02/27 18:47:24     63s] ### Time Record (route_design) is uninstalled.
[02/27 18:47:24     63s] ### 
[02/27 18:47:24     63s] ###   Scalability Statistics
[02/27 18:47:24     63s] ### 
[02/27 18:47:24     63s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:24     63s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[02/27 18:47:24     63s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:24     63s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[02/27 18:47:24     63s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/27 18:47:24     63s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:24     63s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[02/27 18:47:24     63s] ###   Entire Command                |        00:00:08|        00:00:08|             1.0|
[02/27 18:47:24     63s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:24     63s] ### 
[02/27 18:47:24     63s] #% End route_design (date=02/27 18:47:24, total cpu=0:00:07.6, real=0:00:07.0, peak res=1910.8M, current mem=1827.2M)
[02/27 18:47:24     63s] @file 234: # re-route the design
[02/27 18:47:24     63s] @@file 235: check_drc ;
[02/27 18:47:24     63s] #-check_same_via_cell true               # bool, default=false, user setting
[02/27 18:47:24     63s]  *** Starting Verify DRC (MEM: 2144.7) ***
[02/27 18:47:24     63s] 
[02/27 18:47:24     63s]   VERIFY DRC ...... Starting Verification
[02/27 18:47:24     63s]   VERIFY DRC ...... Initializing
[02/27 18:47:24     63s]   VERIFY DRC ...... Deleting Existing Violations
[02/27 18:47:24     63s]   VERIFY DRC ...... Creating Sub-Areas
[02/27 18:47:24     63s]   VERIFY DRC ...... Using new threading
[02/27 18:47:24     63s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 81.800 80.560} 1 of 1
[02/27 18:47:24     63s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/27 18:47:24     63s] 
[02/27 18:47:24     63s]   Verification Complete : 0 Viols.
[02/27 18:47:24     63s] 
[02/27 18:47:24     63s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[02/27 18:47:24     63s] 
[02/27 18:47:24     63s] @file 235: # check DRC violations again
[02/27 18:47:24     63s] @file 236: #
[02/27 18:47:24     63s] @@file 237: route_eco -fix_drc ;
[02/27 18:47:24     63s] ### Time Record (ecoRoute) is installed.
[02/27 18:47:24     63s] **INFO: User settings:
[02/27 18:47:29     68s] design_process_node                                                                        45
[02/27 18:47:29     68s] route_design_detail_use_min_spacing_for_blockage                                           auto
[02/27 18:47:29     68s] route_design_extract_third_party_compatible                                                false
[02/27 18:47:29     68s] route_design_global_exp_timing_driven_std_delay                                            41.6
[02/27 18:47:29     68s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[02/27 18:47:29     68s] route_design_strict_honor_route_rule                                                       false
[02/27 18:47:29     68s] getAnalysisMode -cts                                                                       postCTS
[02/27 18:47:29     68s] getAnalysisMode -skew                                                                      true
[02/27 18:47:29     68s] getAnalysisMode -virtualIPO                                                                false
[02/27 18:47:29     68s] getDelayCalMode -engine                                                                    aae
[02/27 18:47:29     68s] getIlmMode -keepHighFanoutCriticalInsts                                                    false
[02/27 18:47:29     68s] get_power_analysis_mode -report_power_quiet                                                false
[02/27 18:47:29     68s] getAnalysisMode -cts                                                                       postCTS
[02/27 18:47:29     68s] getAnalysisMode -skew                                                                      true
[02/27 18:47:29     68s] getAnalysisMode -virtualIPO                                                                false
[02/27 18:47:29     68s] 
[02/27 18:47:29     68s] route_detail -fix_drc
[02/27 18:47:29     68s] 
[02/27 18:47:29     68s] #Start route_detail on Thu Feb 27 18:47:29 2025
[02/27 18:47:29     68s] #
[02/27 18:47:29     68s] ### Time Record (route_detail) is installed.
[02/27 18:47:29     68s] ### Time Record (Pre Callback) is installed.
[02/27 18:47:29     68s] ### Time Record (Pre Callback) is uninstalled.
[02/27 18:47:29     68s] ### Time Record (DB Import) is installed.
[02/27 18:47:29     68s] ### Time Record (Timing Data Generation) is installed.
[02/27 18:47:29     68s] ### Time Record (Timing Data Generation) is uninstalled.
[02/27 18:47:29     68s] ### Net info: total nets: 1874
[02/27 18:47:29     68s] ### Net info: dirty nets: 0
[02/27 18:47:29     68s] ### Net info: marked as disconnected nets: 0
[02/27 18:47:29     68s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/27 18:47:29     68s] #num needed restored net=0
[02/27 18:47:29     68s] #need_extraction net=0 (total=1874)
[02/27 18:47:29     68s] ### Net info: fully routed nets: 1814
[02/27 18:47:29     68s] ### Net info: trivial (< 2 pins) nets: 60
[02/27 18:47:29     68s] ### Net info: unrouted nets: 0
[02/27 18:47:29     68s] ### Net info: re-extraction nets: 0
[02/27 18:47:29     68s] ### Net info: ignored nets: 0
[02/27 18:47:29     68s] ### Net info: skip routing nets: 0
[02/27 18:47:29     68s] ### import design signature (111): route=858347035 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1951785074 dirty_area=0 del_dirty_area=0 cell=189714686 placement=1802415468 pin_access=1653860339 inst_pattern=1
[02/27 18:47:29     68s] ### Time Record (DB Import) is uninstalled.
[02/27 18:47:29     68s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/27 18:47:29     68s] #RTESIG:78da95d2416bc3201400e09df72b1eb68714d6ce671263ae835db751b65d83494c29b33a
[02/27 18:47:29     68s] #       d41cfaef67571874a4917a133f9fcff7de62f9f9bc05c27083e5da23d206e165cb18ad91
[02/27 18:47:29     68s] #       ad19a5c523c3261e7d3c91fbc5f2f5ed3de740e4182cc0b7f5a1e9a4d6adecbe08643eb8
[02/27 18:47:29     68s] #       bdd93dc0e89503af4288bbd5f952594370a382acb5564f0a8e2921584ab05ac020b5ff33
[02/27 18:47:29     68s] #       fdd1c8c3be835e0d72d4e11faff2eafc95987b50ce48779c0c8b94b2cbb8530899b8c86f
[02/27 18:47:29     68s] #       fe6dc422bf8997f4169e17c97262c96b2870c3e9694136682bc31559f364345e95e91a89
[02/27 18:47:29     68s] #       d843e28334bd747dacba32e3e19acc81186b5442a5131322397becd4e0a4e114c8ae535a
[02/27 18:47:29     68s] #       37adf4aa9f1f788679e4bf0549c1aa9a79fbee074bf11ffa
[02/27 18:47:29     68s] #
[02/27 18:47:29     68s] #WARNING (NRDB-942) Reset route_design_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[02/27 18:47:29     68s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:29     68s] #Start routing data preparation on Thu Feb 27 18:47:29 2025
[02/27 18:47:29     68s] #
[02/27 18:47:29     68s] #Minimum voltage of a net in the design = 0.000.
[02/27 18:47:29     68s] #Maximum voltage of a net in the design = 1.320.
[02/27 18:47:29     68s] #Voltage range [0.000 - 1.320] has 1872 nets.
[02/27 18:47:29     68s] #Voltage range [0.900 - 1.320] has 1 net.
[02/27 18:47:29     68s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 18:47:29     68s] #Build and mark too close pins for the same net.
[02/27 18:47:29     68s] ### Time Record (Cell Pin Access) is installed.
[02/27 18:47:29     68s] #Initial pin access analysis.
[02/27 18:47:29     68s] #Detail pin access analysis.
[02/27 18:47:29     68s] ### Time Record (Cell Pin Access) is uninstalled.
[02/27 18:47:29     68s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/27 18:47:29     68s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:29     68s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:29     68s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:29     68s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:29     68s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:29     68s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:29     68s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:29     68s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:29     68s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/27 18:47:29     68s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/27 18:47:29     68s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/27 18:47:29     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.24 (MB), peak = 1910.80 (MB)
[02/27 18:47:29     68s] #Regenerating Ggrids automatically.
[02/27 18:47:29     68s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/27 18:47:29     68s] #Using automatically generated G-grids.
[02/27 18:47:29     68s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/27 18:47:29     68s] #Done routing data preparation.
[02/27 18:47:29     68s] #cpu time = 00:00:00, [02/27 18:47:29     68s] ### Time Record (Data Preparation) is uninstalled.
elapsed time = 00:00:00, memory = 1839.55 (MB), peak = 1910.80 (MB)
[02/27 18:47:29     68s] ### Time Record (Detail Routing) is installed.
[02/27 18:47:29     68s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:29     68s] #
[02/27 18:47:29     68s] #Start Detail Routing..
[02/27 18:47:29     68s] #start initial detail routing ...
[02/27 18:47:29     68s] ### Design has 0 dirty nets, has valid drcs
[02/27 18:47:29     68s] ### Routing stats:
[02/27 18:47:29     68s] #   number of violations = 0
[02/27 18:47:29     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.55 (MB), peak = 1910.80 (MB)
[02/27 18:47:29     68s] #Complete Detail Routing.
[02/27 18:47:29     68s] #Total wire length = 21466 um.
[02/27 18:47:29     68s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal2 = 6951 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal3 = 8311 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal4 = 4038 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal5 = 1485 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:29     68s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:29     68s] #Total number of vias = 10844
[02/27 18:47:29     68s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:29     68s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:29     68s] #Up-Via Summary (total 10844):
[02/27 18:47:29     68s] #                   single-cut          multi-cut      Total
[02/27 18:47:29     68s] #-----------------------------------------------------------
[02/27 18:47:29     68s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:29     68s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:29     68s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:29     68s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:29     68s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:29     68s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:29     68s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:29     68s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:29     68s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:29     68s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:29     68s] #-----------------------------------------------------------
[02/27 18:47:29     68s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:29     68s] #
[02/27 18:47:29     68s] #Total number of DRC violations = 0
[02/27 18:47:29     68s] ### Time Record (Detail Routing) is uninstalled.
[02/27 18:47:29     68s] #Cpu time = 00:00:00
[02/27 18:47:29     68s] #Elapsed time = 00:00:00
[02/27 18:47:29     68s] #Increased memory = 8.61 (MB)
[02/27 18:47:29     68s] #Total memory = 1839.80 (MB)
[02/27 18:47:29     68s] #Peak memory = 1910.80 (MB)
[02/27 18:47:29     68s] ### detail_route design signature (116): route=136927161 flt_obj=0 vio=1905142130 shield_wire=1
[02/27 18:47:29     68s] ### Time Record (DB Export) is installed.
[02/27 18:47:29     68s] ### export design design signature (117): route=136927161 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=901842150 dirty_area=0 del_dirty_area=0 cell=189714686 placement=1802415468 pin_access=1653860339 inst_pattern=1
[02/27 18:47:29     68s] #	no debugging net set
[02/27 18:47:29     68s] ### Time Record (DB Export) is uninstalled.
[02/27 18:47:29     68s] ### Time Record (Post Callback) is installed.
[02/27 18:47:29     68s] ### Time Record (Post Callback) is uninstalled.
[02/27 18:47:29     68s] #
[02/27 18:47:29     68s] #route_detail statistics:
[02/27 18:47:29     68s] #Cpu time = 00:00:00
[02/27 18:47:29     68s] #Elapsed time = 00:00:00
[02/27 18:47:29     68s] #Increased memory = 0.84 (MB)
[02/27 18:47:29     68s] #Total memory = 1834.76 (MB)
[02/27 18:47:29     68s] #Peak memory = 1910.80 (MB)
[02/27 18:47:29     68s] #Number of warnings = 1
[02/27 18:47:29     68s] #Total number of warnings = 12
[02/27 18:47:29     68s] #Number of fails = 0
[02/27 18:47:29     68s] #Total number of fails = 0
[02/27 18:47:29     68s] #Complete route_detail on Thu Feb 27 18:47:29 2025
[02/27 18:47:29     68s] #
[02/27 18:47:29     68s] ### import design signature (118): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1653860339 inst_pattern=1
[02/27 18:47:29     68s] ### Time Record (route_detail) is uninstalled.
[02/27 18:47:29     68s] ### Time Record (ecoRoute) is uninstalled.
[02/27 18:47:29     68s] ### 
[02/27 18:47:29     68s] ###   Scalability Statistics
[02/27 18:47:29     68s] ### 
[02/27 18:47:29     68s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:29     68s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[02/27 18:47:29     68s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:29     68s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:29     68s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:29     68s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:29     68s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:29     68s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:29     68s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:29     68s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:29     68s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:29     68s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[02/27 18:47:29     68s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:29     68s] ### 
[02/27 18:47:29     68s] @file 237: # tries to fix remaining violation nets
[02/27 18:47:29     68s] @@file 238: check_drc ;
[02/27 18:47:29     68s] #-check_same_via_cell true               # bool, default=false, user setting
[02/27 18:47:29     68s]  *** Starting Verify DRC (MEM: 2147.1) ***
[02/27 18:47:29     68s] 
[02/27 18:47:29     68s]   VERIFY DRC ...... Starting Verification
[02/27 18:47:29     68s]   VERIFY DRC ...... Initializing
[02/27 18:47:29     68s]   VERIFY DRC ...... Deleting Existing Violations
[02/27 18:47:29     68s]   VERIFY DRC ...... Creating Sub-Areas
[02/27 18:47:29     68s]   VERIFY DRC ...... Using new threading
[02/27 18:47:29     68s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 81.800 80.560} 1 of 1
[02/27 18:47:30     69s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/27 18:47:30     69s] 
[02/27 18:47:30     69s]   Verification Complete : 0 Viols.
[02/27 18:47:30     69s] 
[02/27 18:47:30     69s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 264.1M) ***
[02/27 18:47:30     69s] 
[02/27 18:47:30     69s] @file 238: # check DRC violations again
[02/27 18:47:30     69s] @file 239: # GUI: if there are still violations, open the violation browser to analyze the DRC violation in detail
[02/27 18:47:30     69s] @file 240: # manually select and delete the nets or vias that have DRC violations and run route_eco again
[02/27 18:47:30     69s] @@file 241: route_eco -route_only_layers 2:6;
[02/27 18:47:30     69s] ### Time Record (ecoRoute) is installed.
[02/27 18:47:30     69s] **INFO: User settings:
[02/27 18:47:34     73s] design_process_node                                                                        45
[02/27 18:47:34     73s] route_design_detail_use_min_spacing_for_blockage                                           auto
[02/27 18:47:34     73s] route_design_extract_third_party_compatible                                                false
[02/27 18:47:34     73s] route_design_global_exp_timing_driven_std_delay                                            41.6
[02/27 18:47:34     73s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[02/27 18:47:34     73s] route_design_strict_honor_route_rule                                                       false
[02/27 18:47:34     73s] setNanoRouteMode -drouteStartIteration                                                     0
[02/27 18:47:34     73s] getAnalysisMode -cts                                                                       postCTS
[02/27 18:47:34     73s] getAnalysisMode -skew                                                                      true
[02/27 18:47:34     73s] getAnalysisMode -virtualIPO                                                                false
[02/27 18:47:34     73s] getDelayCalMode -engine                                                                    aae
[02/27 18:47:34     73s] getIlmMode -keepHighFanoutCriticalInsts                                                    false
[02/27 18:47:34     73s] get_power_analysis_mode -report_power_quiet                                                false
[02/27 18:47:34     73s] getNanoRouteMode -drouteStartIteration                                                     0
[02/27 18:47:34     73s] getAnalysisMode -cts                                                                       postCTS
[02/27 18:47:34     73s] getAnalysisMode -skew                                                                      true
[02/27 18:47:34     73s] getAnalysisMode -virtualIPO                                                                false
[02/27 18:47:34     73s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_eco_only_in_layers' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/27 18:47:34     73s] 
[02/27 18:47:34     73s] route_global_detail
[02/27 18:47:34     73s] 
[02/27 18:47:34     73s] #Start route_global_detail on Thu Feb 27 18:47:34 2025
[02/27 18:47:34     73s] #
[02/27 18:47:34     73s] ### Time Record (route_global_detail) is installed.
[02/27 18:47:34     73s] ### Time Record (Pre Callback) is installed.
[02/27 18:47:34     73s] ### Time Record (Pre Callback) is uninstalled.
[02/27 18:47:34     73s] ### Time Record (DB Import) is installed.
[02/27 18:47:34     73s] ### Time Record (Timing Data Generation) is installed.
[02/27 18:47:34     73s] ### Time Record (Timing Data Generation) is uninstalled.
[02/27 18:47:34     73s] ### Net info: total nets: 1874
[02/27 18:47:34     73s] ### Net info: dirty nets: 0
[02/27 18:47:34     73s] ### Net info: marked as disconnected nets: 0
[02/27 18:47:34     73s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/27 18:47:34     73s] #num needed restored net=0
[02/27 18:47:34     73s] #need_extraction net=0 (total=1874)
[02/27 18:47:34     73s] ### Net info: fully routed nets: 1814
[02/27 18:47:34     73s] ### Net info: trivial (< 2 pins) nets: 60
[02/27 18:47:34     73s] ### Net info: unrouted nets: 0
[02/27 18:47:34     73s] ### Net info: re-extraction nets: 0
[02/27 18:47:34     73s] ### Net info: ignored nets: 0
[02/27 18:47:34     73s] ### Net info: skip routing nets: 0
[02/27 18:47:34     73s] ### import design signature (119): route=858347035 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1951785074 dirty_area=0 del_dirty_area=0 cell=189714686 placement=1802415468 pin_access=1653860339 inst_pattern=1
[02/27 18:47:34     73s] ### Time Record (DB Import) is uninstalled.
[02/27 18:47:34     73s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/27 18:47:34     73s] #RTESIG:78da95d3414fc320140060cffe8a17b6434ddce43d5a4aaf265ed52ceab5612d358b1d18
[02/27 18:47:34     73s] #       a087fd7bab4b4c66bae2b8113e1eef3d60b17c7bd800235c63b10a88bc4678dc10f10a69
[02/27 18:47:34     73s] #       459ce77784f5b8f47acfae17cba7e7172181e9213a804f1762dde8bedfeae6834116a2df
[02/27 18:47:34     73s] #       d9f75b1882f1104c8ce3ece6b8a9a820fac140b675ae9f14922705a684a294a04a41a7fb
[02/27 18:47:34     73s] #       f06bda83d5fb5d03ade9f4d0c73fbc14e5b1d8b1ba68bcd5fe30191639a7d3b85308499d
[02/27 18:47:34     73s] #       e4377f36622e2ee205bf848b3cd94e2c640539ae25ff1e9075bdd3f18cac64329ac47ff4
[02/27 18:47:34     73s] #       4896451aa9f1a25988dab6dab7e3d5183beccf4901cc3a6b122a9dbd52c9274c2838b09f
[02/27 18:47:34     73s] #       ece77f036159ce04bbfa02310c1c15
[02/27 18:47:34     73s] #
[02/27 18:47:34     73s] #Skip comparing routing design signature in db-snapshot flow
[02/27 18:47:34     73s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:34     73s] #RTESIG:78da95d3414fc320140060cffe8a17b64397b8c98342cbd5c4ab9a45bd36aca566918101
[02/27 18:47:34     73s] #       7ad8bfb7bac464a61b1b37c2c77b0f1ecce6ef8f6b200c572896119136084f6bc6a842b6
[02/27 18:47:34     73s] #       649496f70c9b71e9ed81dccee6cf2faf5c02d143f2005f3ea6a6d5d66e74fb49a088296c
[02/27 18:47:34     73s] #       ddc71d0cd1048826a571b6386c120a52180c141befeda490342b30276a96134cd5d06b1b
[02/27 18:47:34     73s] #       ff4cb7777ab76da133bd1e6cfac72b5e1d0e3b9e2e99e074d84f86454ad971dc2984ac3e
[02/27 18:47:34     73s] #       aaef7c6ec4925fc505bd86f3327b9d28a482125792fe0c287aeb753a2195cc469378c11d
[02/27 18:47:34     73s] #       c94ae4513d369ac4a45da74337b6c6b861774a7220ce3b9351f9eaeb3afb84513101e4b7
[02/27 18:47:34     73s] #       faf3bf8121a717c2aa3a93f5e61bb3a128ca
[02/27 18:47:34     73s] #
[02/27 18:47:34     73s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:34     73s] ### Time Record (Global Routing) is installed.
[02/27 18:47:34     73s] ### Time Record (Global Routing) is uninstalled.
[02/27 18:47:34     73s] #Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
[02/27 18:47:34     73s] #Total number of routable nets = 1814.
[02/27 18:47:34     73s] #Total number of nets in the design = 1874.
[02/27 18:47:34     73s] #1814 routable nets have routed wires.
[02/27 18:47:34     73s] #No nets have been global routed.
[02/27 18:47:34     73s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:34     73s] #Start routing data preparation on Thu Feb 27 18:47:34 2025
[02/27 18:47:34     73s] #
[02/27 18:47:34     73s] #Minimum voltage of a net in the design = 0.000.
[02/27 18:47:34     73s] #Maximum voltage of a net in the design = 1.320.
[02/27 18:47:34     73s] #Voltage range [0.000 - 1.320] has 1872 nets.
[02/27 18:47:34     73s] #Voltage range [0.900 - 1.320] has 1 net.
[02/27 18:47:34     73s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 18:47:34     73s] #Build and mark too close pins for the same net.
[02/27 18:47:34     73s] ### Time Record (Cell Pin Access) is installed.
[02/27 18:47:34     73s] #Initial pin access analysis.
[02/27 18:47:34     73s] #Detail pin access analysis.
[02/27 18:47:34     73s] ### Time Record (Cell Pin Access) is uninstalled.
[02/27 18:47:34     73s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/27 18:47:34     73s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:34     73s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:34     73s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:34     73s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:34     73s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:34     73s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:34     73s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/27 18:47:34     73s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/27 18:47:34     73s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/27 18:47:34     73s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/27 18:47:34     73s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/27 18:47:34     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.29 (MB), peak = 1910.80 (MB)
[02/27 18:47:34     73s] #Regenerating Ggrids automatically.
[02/27 18:47:34     73s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/27 18:47:34     73s] #Using automatically generated G-grids.
[02/27 18:47:34     73s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/27 18:47:35     74s] #Done routing data preparation.
[02/27 18:47:35     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1842.60 (MB), peak = 1910.80 (MB)
[02/27 18:47:35     74s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Finished routing data preparation on Thu Feb 27 18:47:35 2025
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Cpu time = 00:00:00
[02/27 18:47:35     74s] #Elapsed time = 00:00:00
[02/27 18:47:35     74s] #Increased memory = 8.35 (MB)
[02/27 18:47:35     74s] #Total memory = 1842.60 (MB)
[02/27 18:47:35     74s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:35     74s] #Peak memory = 1910.80 (MB)
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] ### Time Record (Global Routing) is installed.
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Start global routing on Thu Feb 27 18:47:35 2025
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Start global routing initialization on Thu Feb 27 18:47:35 2025
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] ### Time Record (Global Routing) is uninstalled.
[02/27 18:47:35     74s] ### Time Record (Data Preparation) is installed.
[02/27 18:47:35     74s] #WARNING (NRGR-22) Design is already detail routed.
[02/27 18:47:35     74s] ### Time Record (Data Preparation) is uninstalled.
[02/27 18:47:35     74s] ### track-assign external-init starts on Thu Feb 27 18:47:35 2025 with memory = 1842.60 (MB), peak = 1910.80 (MB)
[02/27 18:47:35     74s] ### Time Record (Track Assignment) is installed.
[02/27 18:47:35     74s] ### Time Record (Track Assignment) is uninstalled.
[02/27 18:47:35     74s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:35     74s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/27 18:47:35     74s] #Cpu time = 00:00:00
[02/27 18:47:35     74s] #Elapsed time = 00:00:00
[02/27 18:47:35     74s] #Increased memory = 8.35 (MB)
[02/27 18:47:35     74s] #Total memory = 1842.60 (MB)
[02/27 18:47:35     74s] #Peak memory = 1910.80 (MB)
[02/27 18:47:35     74s] ### Time Record (Detail Routing) is installed.
[02/27 18:47:35     74s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Start Detail Routing..
[02/27 18:47:35     74s] #start initial detail routing ...
[02/27 18:47:35     74s] ### Design has 0 dirty nets, has valid drcs
[02/27 18:47:35     74s] ### Routing stats:
[02/27 18:47:35     74s] #   number of violations = 0
[02/27 18:47:35     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1842.60 (MB), peak = 1910.80 (MB)
[02/27 18:47:35     74s] #Complete Detail Routing.
[02/27 18:47:35     74s] #Total wire length = 21466 um.
[02/27 18:47:35     74s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal2 = 6951 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal3 = 8311 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal4 = 4038 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal5 = 1485 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:35     74s] #Total number of vias = 10844
[02/27 18:47:35     74s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:35     74s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:35     74s] #Up-Via Summary (total 10844):
[02/27 18:47:35     74s] #                   single-cut          multi-cut      Total
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:35     74s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:35     74s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:35     74s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:35     74s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:35     74s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:35     74s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Total number of DRC violations = 0
[02/27 18:47:35     74s] ### Time Record (Detail Routing) is uninstalled.
[02/27 18:47:35     74s] ### Time Record (Antenna Fixing) is installed.
[02/27 18:47:35     74s] #Cpu time = 00:00:00
[02/27 18:47:35     74s] #Elapsed time = 00:00:00
[02/27 18:47:35     74s] #Increased memory = 0.25 (MB)
[02/27 18:47:35     74s] #Total memory = 1842.85 (MB)
[02/27 18:47:35     74s] #Peak memory = 1910.80 (MB)
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #start routing for process antenna violation fix ...
[02/27 18:47:35     74s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:35     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1842.80 (MB), peak = 1910.80 (MB)
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Total wire length = 21466 um.
[02/27 18:47:35     74s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal2 = 6951 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal3 = 8311 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal4 = 4038 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal5 = 1485 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:35     74s] #Total number of vias = 10844
[02/27 18:47:35     74s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:35     74s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:35     74s] #Up-Via Summary (total 10844):
[02/27 18:47:35     74s] #                   single-cut          multi-cut      Total
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:35     74s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:35     74s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:35     74s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:35     74s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:35     74s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:35     74s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Total number of DRC violations = 0
[02/27 18:47:35     74s] #Total number of process antenna violations = 0
[02/27 18:47:35     74s] #Total number of net violated process antenna rule = 0
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Total wire length = 21466 um.
[02/27 18:47:35     74s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal2 = 6951 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal3 = 8311 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal4 = 4038 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal5 = 1485 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:35     74s] #Total number of vias = 10844
[02/27 18:47:35     74s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:35     74s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:35     74s] #Up-Via Summary (total 10844):
[02/27 18:47:35     74s] #                   single-cut          multi-cut      Total
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:35     74s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:35     74s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:35     74s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:35     74s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:35     74s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:35     74s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Total number of DRC violations = 0
[02/27 18:47:35     74s] #Total number of process antenna violations = 0
[02/27 18:47:35     74s] #Total number of net violated process antenna rule = 0
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] ### Time Record (Antenna Fixing) is uninstalled.
[02/27 18:47:35     74s] ### Time Record (Post Route Wire Spreading) is installed.
[02/27 18:47:35     74s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Start Post Route wire spreading..
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Start data preparation for wire spreading...
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Data preparation is done on Thu Feb 27 18:47:35 2025
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] ### track-assign engine-init starts on Thu Feb 27 18:47:35 2025 with memory = 1843.06 (MB), peak = 1910.80 (MB)
[02/27 18:47:35     74s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Start Post Route Wire Spread.
[02/27 18:47:35     74s] #Done with 21 horizontal wires in 2 hboxes and 29 vertical wires in 2 hboxes.
[02/27 18:47:35     74s] #Complete Post Route Wire Spread.
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #Total wire length = 21466 um.
[02/27 18:47:35     74s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal2 = 6951 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal3 = 8311 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal4 = 4038 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal5 = 1485 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:35     74s] #Total number of vias = 10844
[02/27 18:47:35     74s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:35     74s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:35     74s] #Up-Via Summary (total 10844):
[02/27 18:47:35     74s] #                   single-cut          multi-cut      Total
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:35     74s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:35     74s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:35     74s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:35     74s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:35     74s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:35     74s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #   number of violations = 0
[02/27 18:47:35     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.59 (MB), peak = 1910.80 (MB)
[02/27 18:47:35     74s] #CELL_VIEW multiplier32FP,init has no DRC violation.
[02/27 18:47:35     74s] #Total number of DRC violations = 0
[02/27 18:47:35     74s] #Total number of process antenna violations = 0
[02/27 18:47:35     74s] #Total number of net violated process antenna rule = 0
[02/27 18:47:35     74s] #Post Route wire spread is done.
[02/27 18:47:35     74s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/27 18:47:35     74s] #Total wire length = 21466 um.
[02/27 18:47:35     74s] #Total half perimeter of net bounding box = 19453 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal1 = 640 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal2 = 6951 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal3 = 8311 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal4 = 4038 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal5 = 1485 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal6 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal7 = 9 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal8 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal9 = 2 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal10 = 1 um.
[02/27 18:47:35     74s] #Total wire length on LAYER Metal11 = 28 um.
[02/27 18:47:35     74s] #Total number of vias = 10844
[02/27 18:47:35     74s] #Total number of multi-cut vias = 10183 ( 93.9%)
[02/27 18:47:35     74s] #Total number of single cut vias = 661 (  6.1%)
[02/27 18:47:35     74s] #Up-Via Summary (total 10844):
[02/27 18:47:35     74s] #                   single-cut          multi-cut      Total
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] # Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
[02/27 18:47:35     74s] # Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
[02/27 18:47:35     74s] # Metal3             2 (  0.2%)       939 ( 99.8%)        941
[02/27 18:47:35     74s] # Metal4             0 (  0.0%)       196 (100.0%)        196
[02/27 18:47:35     74s] # Metal5             0 (  0.0%)        14 (100.0%)         14
[02/27 18:47:35     74s] # Metal6             0 (  0.0%)        13 (100.0%)         13
[02/27 18:47:35     74s] # Metal7             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal8             0 (  0.0%)        10 (100.0%)         10
[02/27 18:47:35     74s] # Metal9             2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] # Metal10            2 ( 25.0%)         6 ( 75.0%)          8
[02/27 18:47:35     74s] #-----------------------------------------------------------
[02/27 18:47:35     74s] #                  661 (  6.1%)     10183 ( 93.9%)      10844 
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #route_detail Statistics:
[02/27 18:47:35     74s] #Cpu time = 00:00:00
[02/27 18:47:35     74s] #Elapsed time = 00:00:00
[02/27 18:47:35     74s] #Increased memory = 1.00 (MB)
[02/27 18:47:35     74s] #Total memory = 1843.59 (MB)
[02/27 18:47:35     74s] #Peak memory = 1910.80 (MB)
[02/27 18:47:35     74s] #Skip updating routing design signature in db-snapshot flow
[02/27 18:47:35     74s] ### global_detail_route design signature (135): route=15230273 flt_obj=0 vio=1905142130 shield_wire=1
[02/27 18:47:35     74s] ### Time Record (DB Export) is installed.
[02/27 18:47:35     74s] ### export design design signature (136): route=15230273 fixed_route=942432653 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1632128010 dirty_area=0 del_dirty_area=0 cell=189714686 placement=1802415468 pin_access=1653860339 inst_pattern=1
[02/27 18:47:35     74s] #	no debugging net set
[02/27 18:47:35     74s] ### Time Record (DB Export) is uninstalled.
[02/27 18:47:35     74s] ### Time Record (Post Callback) is installed.
[02/27 18:47:35     74s] ### Time Record (Post Callback) is uninstalled.
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] #route_global_detail statistics:
[02/27 18:47:35     74s] #Cpu time = 00:00:01
[02/27 18:47:35     74s] #Elapsed time = 00:00:01
[02/27 18:47:35     74s] #Increased memory = -1.65 (MB)
[02/27 18:47:35     74s] #Total memory = 1838.55 (MB)
[02/27 18:47:35     74s] #Peak memory = 1910.80 (MB)
[02/27 18:47:35     74s] #Number of warnings = 2
[02/27 18:47:35     74s] #Total number of warnings = 14
[02/27 18:47:35     74s] #Number of fails = 0
[02/27 18:47:35     74s] #Total number of fails = 0
[02/27 18:47:35     74s] #Complete route_global_detail on Thu Feb 27 18:47:35 2025
[02/27 18:47:35     74s] #
[02/27 18:47:35     74s] ### import design signature (137): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1653860339 inst_pattern=1
[02/27 18:47:35     74s] ### Time Record (route_global_detail) is uninstalled.
[02/27 18:47:35     74s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_eco_only_in_layers' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/27 18:47:35     74s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_eco_only_in_layers' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/27 18:47:35     74s] ### Time Record (ecoRoute) is uninstalled.
[02/27 18:47:35     74s] ### 
[02/27 18:47:35     74s] ###   Scalability Statistics
[02/27 18:47:35     74s] ### 
[02/27 18:47:35     74s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:35     74s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[02/27 18:47:35     74s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:35     74s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[02/27 18:47:35     74s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[02/27 18:47:35     74s] ### --------------------------------+----------------+----------------+----------------+
[02/27 18:47:35     74s] ### 
[02/27 18:47:35     74s] @file 241: # route_only_layers option restricts eco routing to specified layer range
[02/27 18:47:35     74s] @@file 242: check_drc ;
[02/27 18:47:35     74s] #-check_same_via_cell true               # bool, default=false, user setting
[02/27 18:47:35     74s]  *** Starting Verify DRC (MEM: 2166.5) ***
[02/27 18:47:35     74s] 
[02/27 18:47:35     74s]   VERIFY DRC ...... Starting Verification
[02/27 18:47:35     74s]   VERIFY DRC ...... Initializing
[02/27 18:47:35     74s]   VERIFY DRC ...... Deleting Existing Violations
[02/27 18:47:35     74s]   VERIFY DRC ...... Creating Sub-Areas
[02/27 18:47:35     74s]   VERIFY DRC ...... Using new threading
[02/27 18:47:35     74s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 81.800 80.560} 1 of 1
[02/27 18:47:35     74s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/27 18:47:35     74s] 
[02/27 18:47:35     74s]   Verification Complete : 0 Viols.
[02/27 18:47:35     74s] 
[02/27 18:47:35     74s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[02/27 18:47:35     74s] 
[02/27 18:47:35     74s] @file 242: # check DRC violations again
[02/27 18:47:35     74s] @file 243: # Similarly fix the remaining DRC violations further
[02/27 18:47:35     74s] @file 244:
[02/27 18:47:35     74s] @file 245:
[02/27 18:47:35     74s] @file 246: #-----------------------------------------------------------------------------
[02/27 18:47:35     74s] @file 247: # Save Design: 06_drc.enc
[02/27 18:47:35     74s] @file 248: #-----------------------------------------------------------------------------
[02/27 18:47:35     74s] @file 249: # graphical or command
[02/27 18:47:35     74s] @@file 250: write_db 06_drc.enc
[02/27 18:47:35     74s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:47:35     74s] #% Begin save design ... (date=02/27 18:47:35, mem=1842.8M)
[02/27 18:47:35     74s] % Begin Save ccopt configuration ... (date=02/27 18:47:35, mem=1842.8M)
[02/27 18:47:35     74s] % End Save ccopt configuration ... (date=02/27 18:47:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1843.0M, current mem=1843.0M)
[02/27 18:47:36     74s] % Begin Save netlist data ... (date=02/27 18:47:35, mem=1843.0M)
[02/27 18:47:36     74s] Writing Binary DB to 06_drc.enc/multiplier32FP.v.bin in single-threaded mode...
[02/27 18:47:36     74s] % End Save netlist data ... (date=02/27 18:47:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1843.2M, current mem=1843.2M)
[02/27 18:47:36     74s] Saving symbol-table file ...
[02/27 18:47:36     74s] Saving congestion map file 06_drc.enc/multiplier32FP.route.congmap.gz ...
[02/27 18:47:36     74s] % Begin Save AAE data ... (date=02/27 18:47:36, mem=1843.2M)
[02/27 18:47:36     74s] Saving AAE Data ...
[02/27 18:47:36     74s] AAE DB initialization (MEM=2176.11 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/27 18:47:36     74s] % End Save AAE data ... (date=02/27 18:47:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.1M, current mem=1844.1M)
[02/27 18:47:36     74s] Saving preference file 06_drc.enc/gui.pref.tcl ...
[02/27 18:47:36     75s] Saving mode setting ...
[02/27 18:47:36     75s] Saving root attributes to be loaded post write_db ...
[02/27 18:47:36     75s] Saving global file ...
[02/27 18:47:36     75s] Saving root attributes to be loaded previous write_db ...
[02/27 18:47:36     75s] % Begin Save floorplan data ... (date=02/27 18:47:36, mem=1869.8M)
[02/27 18:47:36     75s] Saving floorplan file ...
[02/27 18:47:36     75s] % End Save floorplan data ... (date=02/27 18:47:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.8M, current mem=1869.8M)
[02/27 18:47:36     75s] Saving PG file 06_drc.enc/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 18:47:36 2025)
[02/27 18:47:37     75s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2186.6M) ***
[02/27 18:47:37     75s] Saving Drc markers ...
[02/27 18:47:37     75s] ... 48 markers are saved ...
[02/27 18:47:37     75s] ... 0 geometry drc markers are saved ...
[02/27 18:47:37     75s] ... 0 antenna drc markers are saved ...
[02/27 18:47:37     75s] % Begin Save placement data ... (date=02/27 18:47:37, mem=1869.8M)
[02/27 18:47:37     75s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/27 18:47:37     75s] Save Adaptive View Pruning View Names to Binary file
[02/27 18:47:37     75s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2189.6M) ***
[02/27 18:47:37     75s] % End Save placement data ... (date=02/27 18:47:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.8M, current mem=1869.8M)
[02/27 18:47:37     75s] % Begin Save routing data ... (date=02/27 18:47:37, mem=1869.8M)
[02/27 18:47:37     75s] Saving route file ...
[02/27 18:47:37     75s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2186.6M) ***
[02/27 18:47:37     75s] % End Save routing data ... (date=02/27 18:47:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.8M, current mem=1869.8M)
[02/27 18:47:37     75s] Saving property file 06_drc.enc/multiplier32FP.prop
[02/27 18:47:37     75s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2189.6M) ***
[02/27 18:47:37     75s] #Saving pin access data to file 06_drc.enc/multiplier32FP.apa ...
[02/27 18:47:37     75s] #
[02/27 18:47:37     75s] % Begin Save power constraints data ... (date=02/27 18:47:37, mem=1869.9M)
[02/27 18:47:37     75s] % End Save power constraints data ... (date=02/27 18:47:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.9M, current mem=1869.9M)
[02/27 18:47:37     75s] Generated self-contained design 06_drc.enc
[02/27 18:47:37     75s] #% End save design ... (date=02/27 18:47:37, total cpu=0:00:00.9, real=0:00:02.0, peak res=1869.9M, current mem=1862.9M)
[02/27 18:47:37     75s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:47:37     75s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 18:47:37     75s] 
[02/27 18:47:37     75s] @file 251:
[02/27 18:47:37     75s] @file 252:
[02/27 18:47:37     75s] @file 253: #-----------------------------------------------------------------------------
[02/27 18:47:37     75s] @file 254: # Write verilog
[02/27 18:47:37     75s] @file 255: #-----------------------------------------------------------------------------
[02/27 18:47:37     75s] @@file 256: write_netlist ${BACKEND_DIR}/layout/deliverables/${DESIGNS}_layout.v
[02/27 18:47:37     75s] Writing Netlist "/home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/deliverables/multiplier32FP_layout.v" ...
[02/27 18:47:37     75s] @file 257:
[02/27 18:47:37     75s] @file 258:
[02/27 18:47:37     75s] @file 259: #-----------------------------------------------------------------------------
[02/27 18:47:37     75s] @file 260: # Write SDF
[02/27 18:47:37     75s] @file 261: #-----------------------------------------------------------------------------
[02/27 18:47:37     75s] @@file 262: write_sdf -edge check_edge -map_setuphold merge_always -map_recrem merge_always -version 3.0  ${BACKEND_DIR}/layout/deliverables/${DESIGNS}_layout.sdf
[02/27 18:47:37     75s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[02/27 18:47:37     75s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/27 18:47:37     75s] AAE_INFO: resetNetProps viewIdx 0 
[02/27 18:47:37     75s] AAE_INFO: resetNetProps viewIdx 1 
[02/27 18:47:37     75s] Starting SI iteration 1 using Infinite Timing Windows
[02/27 18:47:37     75s] #################################################################################
[02/27 18:47:37     75s] # Design Stage: PostRoute
[02/27 18:47:37     75s] # Design Name: multiplier32FP
[02/27 18:47:37     75s] # Design Mode: 45nm
[02/27 18:47:37     75s] # Analysis Mode: MMMC OCV 
[02/27 18:47:37     75s] # Parasitics Mode: No SPEF/RCDB 
[02/27 18:47:37     75s] # Signoff Settings: SI On 
[02/27 18:47:37     75s] #################################################################################
[02/27 18:47:37     75s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'set_design_mode') but the technology file for TQuantus extraction not specified. Therefore, going for post_route (extract_rc_effort_level low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/27 18:47:37     75s] Extraction called for design 'multiplier32FP' of instances=2864 and nets=1874 using extraction engine 'post_route' at effort level 'low' .
[02/27 18:47:37     75s] post_route (extract_rc_effort_level low) RC Extraction called for design multiplier32FP.
[02/27 18:47:37     75s] RC Extraction called in multi-corner(2) mode.
[02/27 18:47:37     75s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/27 18:47:37     75s] Type 'man IMPEXT-6166' for more detail.
[02/27 18:47:37     75s] Process corner(s) are loaded.
[02/27 18:47:37     75s]  Corner: rc_worst
[02/27 18:47:37     75s]  Corner: rc_best
[02/27 18:47:37     75s] extractDetailRC Option : -outfile /tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb.d -maxResLength 200  -basic
[02/27 18:47:37     75s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, RC Table Resistances]
[02/27 18:47:37     75s]       RC Corner Indexes            0       1   
[02/27 18:47:37     75s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/27 18:47:37     75s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/27 18:47:37     75s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/27 18:47:37     75s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/27 18:47:37     75s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/27 18:47:37     75s] Shrink Factor                : 1.00000
[02/27 18:47:37     75s] 
[02/27 18:47:37     75s] Trim Metal Layers:
[02/27 18:47:37     75s] LayerId::1 widthSet size::4
[02/27 18:47:37     75s] LayerId::2 widthSet size::4
[02/27 18:47:37     75s] LayerId::3 widthSet size::4
[02/27 18:47:37     75s] LayerId::4 widthSet size::4
[02/27 18:47:37     75s] LayerId::5 widthSet size::4
[02/27 18:47:37     75s] LayerId::6 widthSet size::4
[02/27 18:47:37     75s] LayerId::7 widthSet size::4
[02/27 18:47:37     75s] LayerId::8 widthSet size::4
[02/27 18:47:37     75s] LayerId::9 widthSet size::4
[02/27 18:47:37     75s] LayerId::10 widthSet size::4
[02/27 18:47:37     75s] LayerId::11 widthSet size::3
[02/27 18:47:37     75s] eee: pegSigSF::1.070000
[02/27 18:47:37     75s] Initializing multi-corner resistance tables ...
[02/27 18:47:37     75s] eee: l::1 avDens::0.117390 usedTrk::264.126434 availTrk::2250.000000 sigTrk::264.126434
[02/27 18:47:37     75s] eee: l::2 avDens::0.199630 usedTrk::426.709447 availTrk::2137.500000 sigTrk::426.709447
[02/27 18:47:37     75s] eee: l::3 avDens::0.227433 usedTrk::511.723187 availTrk::2250.000000 sigTrk::511.723187
[02/27 18:47:37     75s] eee: l::4 avDens::0.114378 usedTrk::244.482426 availTrk::2137.500000 sigTrk::244.482426
[02/27 18:47:37     75s] eee: l::5 avDens::0.046862 usedTrk::88.569386 availTrk::1890.000000 sigTrk::88.569386
[02/27 18:47:37     75s] eee: l::6 avDens::0.000575 usedTrk::0.098246 availTrk::171.000000 sigTrk::0.098246
[02/27 18:47:37     75s] eee: l::7 avDens::0.001159 usedTrk::0.521345 availTrk::450.000000 sigTrk::0.521345
[02/27 18:47:37     75s] eee: l::8 avDens::0.000173 usedTrk::0.044444 availTrk::256.500000 sigTrk::0.044444
[02/27 18:47:37     75s] eee: l::9 avDens::0.001527 usedTrk::0.137427 availTrk::90.000000 sigTrk::0.137427
[02/27 18:47:37     75s] eee: l::10 avDens::0.149348 usedTrk::127.692369 availTrk::855.000000 sigTrk::127.692369
[02/27 18:47:37     75s] eee: l::11 avDens::0.048818 usedTrk::22.846900 availTrk::468.000000 sigTrk::22.846900
[02/27 18:47:37     75s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258871 uaWl=1.000000 uaWlH=0.258115 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:47:37     75s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2199.4M)
[02/27 18:47:37     75s] Creating parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb.d' for storing RC.
[02/27 18:47:37     75s] Extracted 10.0133% (CPU Time= 0:00:00.0  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 20.0133% (CPU Time= 0:00:00.0  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 30.0133% (CPU Time= 0:00:00.0  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 40.0133% (CPU Time= 0:00:00.0  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 50.0133% (CPU Time= 0:00:00.0  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 60.0133% (CPU Time= 0:00:00.0  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 70.0133% (CPU Time= 0:00:00.0  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 80.0133% (CPU Time= 0:00:00.0  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 90.0133% (CPU Time= 0:00:00.1  MEM= 2259.4M)
[02/27 18:47:37     75s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2259.4M)
[02/27 18:47:37     75s] Number of Extracted Resistors     : 27023
[02/27 18:47:37     75s] Number of Extracted Ground Cap.   : 27592
[02/27 18:47:37     75s] Number of Extracted Coupling Cap. : 48544
[02/27 18:47:37     75s] Opening parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb.d' for reading (mem: 2243.441M)
[02/27 18:47:37     75s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/27 18:47:37     75s]  Corner: rc_worst
[02/27 18:47:37     75s]  Corner: rc_best
[02/27 18:47:37     75s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2243.4M)
[02/27 18:47:37     75s] Creating parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb_Filter.rcdb.d' for storing RC.
[02/27 18:47:37     75s] Closing parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb.d': 1814 access done (mem: 2247.441M)
[02/27 18:47:37     75s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2247.441M)
[02/27 18:47:37     75s] Opening parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb.d' for reading (mem: 2247.441M)
[02/27 18:47:37     75s] processing rcdb (/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb.d) for hinst (top) of cell (multiplier32FP);
[02/27 18:47:38     76s] Closing parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb.d': 0 access done (mem: 2247.441M)
[02/27 18:47:38     76s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2247.441M)
[02/27 18:47:38     76s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2247.441M)
[02/27 18:47:38     76s] Setting infinite Tws ...
[02/27 18:47:38     76s] AAE_INFO: 1 threads acquired from CTE.
[02/27 18:47:38     76s] First Iteration Infinite Tw... 
[02/27 18:47:38     76s] Calculate early delays in OCV mode...
[02/27 18:47:38     76s] Calculate late delays in OCV mode...
[02/27 18:47:38     76s] Calculate late delays in OCV mode...
[02/27 18:47:38     76s] Calculate early delays in OCV mode...
[02/27 18:47:38     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2259.2M, InitMEM = 2259.2M)
[02/27 18:47:38     76s] Start delay calculation (fullDC) (1 T). (MEM=2259.24)
[02/27 18:47:38     76s] 
[02/27 18:47:38     76s] Trim Metal Layers:
[02/27 18:47:38     76s] LayerId::1 widthSet size::4
[02/27 18:47:38     76s] LayerId::2 widthSet size::4
[02/27 18:47:38     76s] LayerId::3 widthSet size::4
[02/27 18:47:38     76s] LayerId::4 widthSet size::4
[02/27 18:47:38     76s] LayerId::5 widthSet size::4
[02/27 18:47:38     76s] LayerId::6 widthSet size::4
[02/27 18:47:38     76s] LayerId::7 widthSet size::4
[02/27 18:47:38     76s] LayerId::8 widthSet size::4
[02/27 18:47:38     76s] LayerId::9 widthSet size::4
[02/27 18:47:38     76s] LayerId::10 widthSet size::4
[02/27 18:47:38     76s] LayerId::11 widthSet size::3
[02/27 18:47:38     76s] eee: pegSigSF::1.070000
[02/27 18:47:38     76s] Initializing multi-corner resistance tables ...
[02/27 18:47:38     76s] eee: l::1 avDens::0.117390 usedTrk::264.126434 availTrk::2250.000000 sigTrk::264.126434
[02/27 18:47:38     76s] eee: l::2 avDens::0.199630 usedTrk::426.709447 availTrk::2137.500000 sigTrk::426.709447
[02/27 18:47:38     76s] eee: l::3 avDens::0.227433 usedTrk::511.723187 availTrk::2250.000000 sigTrk::511.723187
[02/27 18:47:38     76s] eee: l::4 avDens::0.114378 usedTrk::244.482426 availTrk::2137.500000 sigTrk::244.482426
[02/27 18:47:38     76s] eee: l::5 avDens::0.046862 usedTrk::88.569386 availTrk::1890.000000 sigTrk::88.569386
[02/27 18:47:38     76s] eee: l::6 avDens::0.000575 usedTrk::0.098246 availTrk::171.000000 sigTrk::0.098246
[02/27 18:47:38     76s] eee: l::7 avDens::0.001159 usedTrk::0.521345 availTrk::450.000000 sigTrk::0.521345
[02/27 18:47:38     76s] eee: l::8 avDens::0.000173 usedTrk::0.044444 availTrk::256.500000 sigTrk::0.044444
[02/27 18:47:38     76s] eee: l::9 avDens::0.001527 usedTrk::0.137427 availTrk::90.000000 sigTrk::0.137427
[02/27 18:47:38     76s] eee: l::10 avDens::0.149348 usedTrk::127.692369 availTrk::855.000000 sigTrk::127.692369
[02/27 18:47:38     76s] eee: l::11 avDens::0.048818 usedTrk::22.846900 availTrk::468.000000 sigTrk::22.846900
[02/27 18:47:38     76s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258871 uaWl=1.000000 uaWlH=0.258115 aWlH=0.000000 lMod=0 pMax=0.821700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/27 18:47:38     76s] Start AAE Lib Loading. (MEM=2259.24)
[02/27 18:47:38     76s] End AAE Lib Loading. (MEM=2278.32 CPU=0:00:00.0 Real=0:00:00.0)
[02/27 18:47:38     76s] End AAE Lib Interpolated Model. (MEM=2278.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:38     76s] Opening parasitic data file '/tmp/innovus_temp_213690_cinova05.lesc.ufc.br_cinovador_FOdwwD/multiplier32FP_213690_2m638F.rcdb.d' for reading (mem: 2278.316M)
[02/27 18:47:38     76s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2278.3M)
[02/27 18:47:38     76s] Total number of fetched objects 1847
[02/27 18:47:38     76s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:38     76s] AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
[02/27 18:47:38     76s] Total number of fetched objects 1847
[02/27 18:47:38     76s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:38     76s] AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
[02/27 18:47:38     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:38     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:38     76s] End delay calculation. (MEM=2316.07 CPU=0:00:00.3 REAL=0:00:00.0)
[02/27 18:47:38     76s] End delay calculation (fullDC). (MEM=2316.07 CPU=0:00:00.4 REAL=0:00:00.0)
[02/27 18:47:38     76s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2316.1M) ***
[02/27 18:47:38     76s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2308.1M)
[02/27 18:47:38     76s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 18:47:38     76s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2308.1M)
[02/27 18:47:38     76s] Starting SI iteration 2
[02/27 18:47:38     76s] Calculate early delays in OCV mode...
[02/27 18:47:38     76s] Calculate late delays in OCV mode...
[02/27 18:47:38     76s] Calculate late delays in OCV mode...
[02/27 18:47:38     76s] Calculate early delays in OCV mode...
[02/27 18:47:38     76s] Start delay calculation (fullDC) (1 T). (MEM=2272.29)
[02/27 18:47:38     76s] End AAE Lib Interpolated Model. (MEM=2272.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:38     76s] Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Skipped = 0. 
[02/27 18:47:38     76s] Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Analyzed = 0. 
[02/27 18:47:38     76s] Total number of fetched objects 1847
[02/27 18:47:38     76s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:38     76s] AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
[02/27 18:47:38     76s] Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Skipped = 6. 
[02/27 18:47:38     76s] Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Analyzed = 1847. 
[02/27 18:47:38     76s] Total number of fetched objects 1847
[02/27 18:47:38     76s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/27 18:47:38     76s] AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
[02/27 18:47:38     76s] End delay calculation. (MEM=2321.5 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:47:38     76s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2321.5M) ***
[02/27 18:47:38     76s] End delay calculation (fullDC). (MEM=2321.5 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 18:47:38     76s] @file 263:
[02/27 18:47:38     76s] @file 264:
[02/27 18:47:38     76s] @file 265: #-----------------------------------------------------------------------------
[02/27 18:47:38     76s] @file 266: # Simulate design and generate VDC file(s)
[02/27 18:47:38     76s] @file 267: #-----------------------------------------------------------------------------
[02/27 18:47:38     76s] @file 268: # Xcelium: gate level simulation with SDF
[02/27 18:47:38     76s] @file 269: # Xcelium: need to create VCD files before use them in the power analysis
[02/27 18:47:38     76s] @file 270:
[02/27 18:47:38     76s] @file 271:
[02/27 18:47:38     76s] @file 272: #-----------------------------------------------------------------------------
[02/27 18:47:38     76s] @file 273: # Power Analysis
[02/27 18:47:38     76s] @file 274: #-----------------------------------------------------------------------------
[02/27 18:47:38     76s] @file 275: # command
[02/27 18:47:38     76s] @@file 276: get_db power_method ;
[02/27 18:47:38     76s] @file 276: # this command should return "static"
[02/27 18:47:38     76s] @@file 277: report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_20MHZ_no_VCD.rpt
[02/27 18:47:38     76s] ** NOTE: Created directory path '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/deliverables/reports' for file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/deliverables/reports/power_report_20MHZ_no_VCD.rpt'.
[02/27 18:47:38     76s] env CDS_WORKAREA is set to /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/work
[02/27 18:47:38     76s] Setting infinite Tws ...
[02/27 18:47:38     76s] First Iteration Infinite Tw... 
[02/27 18:47:38     76s] Calculate late delays in OCV mode...
[02/27 18:47:38     76s] Calculate early delays in OCV mode...
[02/27 18:47:38     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2313.1M, InitMEM = 2313.1M)
[02/27 18:47:38     76s] End AAE Lib Interpolated Model. (MEM=2313.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:39     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:39     77s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2313.1M) ***
[02/27 18:47:39     77s] Calculate late delays in OCV mode...
[02/27 18:47:39     77s] Calculate early delays in OCV mode...
[02/27 18:47:39     77s] End AAE Lib Interpolated Model. (MEM=2271.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 18:47:39     77s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2317.9M) ***
[02/27 18:47:39     77s] *



[02/27 18:47:39     77s] Total Power
[02/27 18:47:39     77s] -----------------------------------------------------------------------------------------
[02/27 18:47:39     77s] Total Internal Power:       17.82726881 	   53.2930%
[02/27 18:47:39     77s] Total Switching Power:      15.06946006 	   45.0488%
[02/27 18:47:39     77s] Total Leakage Power:         0.55468204 	    1.6582%
[02/27 18:47:39     77s] Total Power:                33.45141092
[02/27 18:47:39     77s] -----------------------------------------------------------------------------------------
[02/27 18:47:39     77s] Processing average sequential pin duty cycle 
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/27 18:47:39     77s] Summary for sequential cells identification: 
[02/27 18:47:39     77s]   Identified SBFF number: 104
[02/27 18:47:39     77s]   Identified MBFF number: 0
[02/27 18:47:39     77s]   Identified SB Latch number: 0
[02/27 18:47:39     77s]   Identified MB Latch number: 0
[02/27 18:47:39     77s]   Not identified SBFF number: 16
[02/27 18:47:39     77s]   Not identified MBFF number: 0
[02/27 18:47:39     77s]   Not identified SB Latch number: 0
[02/27 18:47:39     77s]   Not identified MB Latch number: 0
[02/27 18:47:39     77s]   Number of sequential cells which are not FFs: 32
[02/27 18:47:39     77s]  Visiting view : analysis_normal_slow_max
[02/27 18:47:39     77s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[02/27 18:47:39     77s]    : PowerDomain = none : Weighted F : unweighted  = 19.40 (1.000) with rcCorner = -1
[02/27 18:47:39     77s]  Visiting view : analysis_normal_fast_min
[02/27 18:47:39     77s]    : PowerDomain = none : Weighted F : unweighted  = 9.80 (1.000) with rcCorner = 1
[02/27 18:47:39     77s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[02/27 18:47:39     77s] TLC MultiMap info (StdDelay):
[02/27 18:47:39     77s]   : fast_min + fast + 0 + no RcCorner := 4.3ps
[02/27 18:47:39     77s]   : fast_min + fast + 0 + rc_best := 9.8ps
[02/27 18:47:39     77s]   : slow_max + slow + 0 + no RcCorner := 19.4ps
[02/27 18:47:39     77s]   : slow_max + slow + 0 + rc_worst := 36.8ps
[02/27 18:47:39     77s]  Setting StdDelay to: 36.8ps
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/27 18:47:39     77s] @file 278: #
[02/27 18:47:39     77s] @@file 279: set_db power_corner min
[02/27 18:47:39     77s] @file 280: ##set_default_switching_activity -reset
[02/27 18:47:39     77s] @file 281: ##set_default_switching_activity -input_activity 0.2 -period 100.0 ;# 100 = 10 Mhz
[02/27 18:47:39     77s] @file 282: #set_db power_report_missing_nets true
[02/27 18:47:39     77s] @file 283: #set_db power_method event_based
[02/27 18:47:39     77s] @file 284:
[02/27 18:47:39     77s] @file 285:
[02/27 18:47:39     77s] @file 286: # The following command must be uncommented when we have the VCD MAX files.
[02/27 18:47:39     77s] @file 287: # #
[02/27 18:47:39     77s] @@file 288: read_activity_file -format VCD -scope ${DESIGNS}_tb/DUT ${PROJECT_DIR}/frontend/work/${DESIGNS}_MAX_tb.vcd
[02/27 18:47:39     77s] CK: assigning clock clk to net clk
[02/27 18:47:39     77s] Parsing VCD file
[02/27 18:47:39     77s] /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/frontend/work/multiplier32FP_MAX_tb.vcd
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] Starting Reading VCD variables
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT)
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 10%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 20%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 30%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 40%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 50%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 60%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 70%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 80%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 90%
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] Finished Reading VCD variables
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT)
[02/27 18:47:39     77s]    With this vcd command,  128510 value changes and 0.00012028 second
[02/27 18:47:39     77s] simulation time were counted for power consumption calculation.
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s]   Filename (activity)                    :
[02/27 18:47:39     77s] /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/frontend/work/multiplier32FP_MAX_tb.vcd
[02/27 18:47:39     77s]   Names in file that matched to design   : 6993/9973
[02/27 18:47:39     77s]   Annotation coverage for this file
[02/27 18:47:39     77s]    (Unique nets matched/Total nets)       : 1817/1847 = 98.3757%
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s]   2980 nets were found in the VCD file(s) but were not in
[02/27 18:47:39     77s]   the design.  These nets are not reported because
[02/27 18:47:39     77s]   'set_power_analysis_mode' -report_missing_nets' is set to false
[02/27 18:47:39     77s] (default).
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s]   Total annotation coverage for all files of type VCD: 1817/1847 = 98.3757%
[02/27 18:47:39     77s]   Percent of VCD annotated nets with zero toggles: 0/1847 = 0%
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] Processing average sequential pin duty cycle 
[02/27 18:47:39     77s] 'read_activity_file' finished successfully.
[02/27 18:47:39     77s] @@file 289: report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_20MHZ_VCD_MAX.rpt
[02/27 18:47:39     77s] env CDS_WORKAREA is set to /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/work
[02/27 18:47:39     77s] *



[02/27 18:47:39     77s] Total Power
[02/27 18:47:39     77s] -----------------------------------------------------------------------------------------
[02/27 18:47:39     77s] Total Internal Power:        4.97701768 	   45.9377%
[02/27 18:47:39     77s] Total Switching Power:       5.29941138 	   48.9133%
[02/27 18:47:39     77s] Total Leakage Power:         0.55785924 	    5.1490%
[02/27 18:47:39     77s] Total Power:                10.83428831
[02/27 18:47:39     77s] -----------------------------------------------------------------------------------------
[02/27 18:47:39     77s] Processing average sequential pin duty cycle 
[02/27 18:47:39     77s] @file 290:
[02/27 18:47:39     77s] @file 291: # The following command must be uncommented when we have the VCD MIN files.
[02/27 18:47:39     77s] @file 292: # #
[02/27 18:47:39     77s] @@file 293: read_activity_file -format VCD -scope ${DESIGNS}_tb/DUT ${PROJECT_DIR}/frontend/work/${DESIGNS}_MIN_tb.vcd -reset
[02/27 18:47:39     77s]              0V	    VSS
[02/27 18:47:39     77s]           1.32V	    VDD
[02/27 18:47:39     77s] ** WARN:  (VOLTUS_POWR-1608):   Found conflicting clock definitions for the same clock 'clk' in the SDC file.
[02/27 18:47:39     77s]   Retaining the last specified frequency of 10MHz.
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] CK: assigning clock clk to net clk
[02/27 18:47:39     77s] Parsing VCD file
[02/27 18:47:39     77s] /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/frontend/work/multiplier32FP_MIN_tb.vcd
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] Starting Reading VCD variables
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT)
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 10%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 20%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 30%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 40%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 50%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 60%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 70%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 80%
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT): 90%
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] Finished Reading VCD variables
[02/27 18:47:39     77s] 2025-Feb-27 18:47:39 (2025-Feb-27 21:47:39 GMT)
[02/27 18:47:39     77s]    With this vcd command,  86848 value changes and 4.006e-05 second
[02/27 18:47:39     77s] simulation time were counted for power consumption calculation.
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s]   Filename (activity)                    :
[02/27 18:47:39     77s] /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/frontend/work/multiplier32FP_MIN_tb.vcd
[02/27 18:47:39     77s]   Names in file that matched to design   : 6993/9973
[02/27 18:47:39     77s]   Annotation coverage for this file
[02/27 18:47:39     77s]    (Unique nets matched/Total nets)       : 1817/1847 = 98.3757%
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s]   2980 nets were found in the VCD file(s) but were not in
[02/27 18:47:39     77s]   the design.  These nets are not reported because
[02/27 18:47:39     77s]   'set_power_analysis_mode' -report_missing_nets' is set to false
[02/27 18:47:39     77s] (default).
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s]   Total annotation coverage for all files of type VCD: 1817/1847 = 98.3757%
[02/27 18:47:39     77s]   Percent of VCD annotated nets with zero toggles: 0/1847 = 0%
[02/27 18:47:39     77s] 
[02/27 18:47:39     77s] Processing average sequential pin duty cycle 
[02/27 18:47:39     77s] 'read_activity_file' finished successfully.
[02/27 18:47:39     77s] @@file 294: report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_20MHZ_VCD_MIN.rpt
[02/27 18:47:39     77s] env CDS_WORKAREA is set to /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/work
[02/27 18:47:40     77s] *



[02/27 18:47:40     77s] Total Power
[02/27 18:47:40     77s] -----------------------------------------------------------------------------------------
[02/27 18:47:40     77s] Total Internal Power:        7.16984062 	   46.6586%
[02/27 18:47:40     77s] Total Switching Power:       7.64319539 	   49.7390%
[02/27 18:47:40     77s] Total Leakage Power:         0.55356196 	    3.6024%
[02/27 18:47:40     77s] Total Power:                15.36659796
[02/27 18:47:40     77s] -----------------------------------------------------------------------------------------
[02/27 18:47:40     77s] Processing average sequential pin duty cycle 
[02/27 18:47:40     77s] @file 295:
[02/27 18:47:40     77s] @file 296:
[02/27 18:47:40     77s] @file 297: # #
[02/27 18:47:40     77s] @file 298: # read_activity_file -format VCD -scope somador_tb(verification)/DUV ${FRONTEND_DIR}/vcd/${DESIGNS}_layout_10kns.vcd
[02/27 18:47:40     77s] @file 299: # report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_10kns.rpt
[02/27 18:47:40     77s] @file 300: # #
[02/27 18:47:40     77s] @file 301: # read_activity_file -format VCD -scope somador_tb(verification)/DUV ${FRONTEND_DIR}/vcd/${DESIGNS}_layout_5kns.vcd -reset
[02/27 18:47:40     77s] @file 302: # report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_5kns.rpt
[02/27 18:47:40     77s] @file 303: # #
[02/27 18:47:40     77s] @file 304: # read_activity_file -format VCD -scope somador_tb(verification)/DUV ${FRONTEND_DIR}/vcd/${DESIGNS}_layout_10kns_minimum.vcd -reset
[02/27 18:47:40     77s] @file 305: # report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_10kns_minimum.rpt
[02/27 18:47:40     77s] @file 306: # #
[02/27 18:47:40     77s] @file 307: # read_activity_file -format VCD -scope somador_tb(verification)/DUV ${FRONTEND_DIR}/vcd/${DESIGNS}_layout_5kns_minimum.vcd -reset
[02/27 18:47:40     77s] @file 308: # report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_5kns_minimum.rpt
[02/27 18:47:40     77s] @file 309:
[02/27 18:47:40     77s] @file 310:
[02/27 18:47:40     77s] @file 311:
[02/27 18:47:40     77s] @file 312:
[02/27 18:47:40     77s] @file 313:
[02/27 18:47:40     77s] @file 314: #-----------------------------------------------------------------------------
[02/27 18:47:40     77s] @file 315: # Add metal fill
[02/27 18:47:40     77s] @file 316: #-----------------------------------------------------------------------------
[02/27 18:47:40     77s] @file 317: # graphical or command
[02/27 18:47:40     77s] @@file 318: add_metal_fill -layers {Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11} ;
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '2'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
[02/27 18:47:40     77s] **WARN: (from .metalfill_213690.conf) Unknown option '0'!
[02/27 18:47:40     77s] Layer [M0] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M0] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M1] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M1] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M2] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M2] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M3] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M3] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M4] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M4] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M5] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M5] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M6] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M6] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M7] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M7] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M8] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M8] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M9] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M9] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] Layer [M10] : Size_X changed to ( 81.800) due to window size.
[02/27 18:47:40     77s] Layer [M10] : Size_y changed to ( 80.560) due to window size.
[02/27 18:47:40     77s] ************************
[02/27 18:47:40     77s] Timing Aware on 
[02/27 18:47:40     77s] P/G Nets: 2
[02/27 18:47:40     77s] Signal Nets: 1871
[02/27 18:47:40     77s] Clock Nets: 1
[02/27 18:47:40     77s] ************************
[02/27 18:47:40     77s] Density calculation ...... Slot :   1 of   1
[02/27 18:47:40     77s] Density calculation ...... Slot :   1 of   1
[02/27 18:47:40     77s] End of Density Calculation : cpu time : 0:00:00.2, real time : 0:00:00.0, peak mem : 2343.93 megs
[02/27 18:47:40     77s] Process data during iteration   1 in region   0 of 1.
[02/27 18:47:40     78s] End metal filling: cpu:  0:00:00.3,  real:  0:00:00.0,  peak mem:  2343.93  megs.
[02/27 18:47:40     78s] @file 318: #-nets {VDD VSS}
[02/27 18:47:40     78s] @file 319:
[02/27 18:47:40     78s] @file 320:
[02/27 18:47:40     78s] @file 321:
[02/27 18:47:40     78s] @file 322: #-----------------------------------------------------------------------------
[02/27 18:47:40     78s] @file 323: # Write GDS
[02/27 18:47:40     78s] @file 324: #-----------------------------------------------------------------------------
[02/27 18:47:40     78s] @@file 325: write_stream -mode ALL -unit 2000 ${BACKEND_DIR}/layout/deliverables/${DESIGNS}.gsd
[02/27 18:47:40     78s] Parse flat map file...
[02/27 18:47:40     78s] Writing GDSII file ...
[02/27 18:47:40     78s] 	****** db unit per micron = 2000 ******
[02/27 18:47:40     78s] 	****** output gds2 file unit per micron = 2000 ******
[02/27 18:47:40     78s] 	****** unit scaling factor = 1 ******
[02/27 18:47:40     78s] Output for instance
[02/27 18:47:40     78s] Output for bump
[02/27 18:47:40     78s] Output for physical terminals
[02/27 18:47:40     78s] Output for logical terminals
[02/27 18:47:40     78s] Output for regular nets
[02/27 18:47:40     78s] Output for special nets and metal fills
[02/27 18:47:40     78s] Output for via structure generation total number 58
[02/27 18:47:40     78s] Statistics for GDS generated (version 3)
[02/27 18:47:40     78s] ----------------------------------------
[02/27 18:47:40     78s] Stream Out Layer Mapping Information:
[02/27 18:47:40     78s] GDS Layer Number          GDS Layer Name
[02/27 18:47:40     78s] ----------------------------------------
[02/27 18:47:40     78s]     233                             COMP
[02/27 18:47:40     78s]     234                          DIEAREA
[02/27 18:47:40     78s]     223                          Metal11
[02/27 18:47:40     78s]     221                          Metal11
[02/27 18:47:40     78s]     220                          Metal11
[02/27 18:47:40     78s]     219                          Metal11
[02/27 18:47:40     78s]     218                          Metal11
[02/27 18:47:40     78s]     217                            Via10
[02/27 18:47:40     78s]     216                            Via10
[02/27 18:47:40     78s]     212                            Via10
[02/27 18:47:40     78s]     202                          Metal10
[02/27 18:47:40     78s]     200                          Metal10
[02/27 18:47:40     78s]     199                          Metal10
[02/27 18:47:40     78s]     198                          Metal10
[02/27 18:47:40     78s]     197                          Metal10
[02/27 18:47:40     78s]     196                             Via9
[02/27 18:47:40     78s]     195                             Via9
[02/27 18:47:40     78s]     191                             Via9
[02/27 18:47:40     78s]     181                           Metal9
[02/27 18:47:40     78s]     179                           Metal9
[02/27 18:47:40     78s]     178                           Metal9
[02/27 18:47:40     78s]     177                           Metal9
[02/27 18:47:40     78s]     176                           Metal9
[02/27 18:47:40     78s]     175                             Via8
[02/27 18:47:40     78s]     174                             Via8
[02/27 18:47:40     78s]     170                             Via8
[02/27 18:47:40     78s]     160                           Metal8
[02/27 18:47:40     78s]     158                           Metal8
[02/27 18:47:40     78s]     157                           Metal8
[02/27 18:47:40     78s]     156                           Metal8
[02/27 18:47:40     78s]     155                           Metal8
[02/27 18:47:40     78s]     154                             Via7
[02/27 18:47:40     78s]     153                             Via7
[02/27 18:47:40     78s]     149                             Via7
[02/27 18:47:40     78s]     139                           Metal7
[02/27 18:47:40     78s]     137                           Metal7
[02/27 18:47:40     78s]     136                           Metal7
[02/27 18:47:40     78s]     135                           Metal7
[02/27 18:47:40     78s]     134                           Metal7
[02/27 18:47:40     78s]     133                             Via6
[02/27 18:47:40     78s]     132                             Via6
[02/27 18:47:40     78s]     131                             Via6
[02/27 18:47:40     78s]     130                             Via6
[02/27 18:47:40     78s]     129                             Via6
[02/27 18:47:40     78s]     128                             Via6
[02/27 18:47:40     78s]     127                             Via6
[02/27 18:47:40     78s]     122                           Metal6
[02/27 18:47:40     78s]     121                           Metal6
[02/27 18:47:40     78s]     120                           Metal6
[02/27 18:47:40     78s]     119                           Metal6
[02/27 18:47:40     78s]     118                           Metal6
[02/27 18:47:40     78s]     53                            Metal3
[02/27 18:47:40     78s]     52                            Metal3
[02/27 18:47:40     78s]     185                           Metal9
[02/27 18:47:40     78s]     48                              Via2
[02/27 18:47:40     78s]     29                            Metal2
[02/27 18:47:40     78s]     180                           Metal9
[02/27 18:47:40     78s]     47                              Via2
[02/27 18:47:40     78s]     182                           Metal9
[02/27 18:47:40     78s]     44                              Via2
[02/27 18:47:40     78s]     43                              Via2
[02/27 18:47:40     78s]     172                             Via8
[02/27 18:47:40     78s]     38                            Metal2
[02/27 18:47:40     78s]     95                            Metal5
[02/27 18:47:40     78s]     36                            Metal2
[02/27 18:47:40     78s]     93                            Metal5
[02/27 18:47:40     78s]     112                             Via5
[02/27 18:47:40     78s]     194                             Via9
[02/27 18:47:40     78s]     55                            Metal3
[02/27 18:47:40     78s]     113                           Metal6
[02/27 18:47:40     78s]     32                            Metal2
[02/27 18:47:40     78s]     54                            Metal3
[02/27 18:47:40     78s]     31                            Metal2
[02/27 18:47:40     78s]     107                             Via5
[02/27 18:47:40     78s]     30                            Metal2
[02/27 18:47:40     78s]     49                              Via2
[02/27 18:47:40     78s]     106                             Via5
[02/27 18:47:40     78s]     33                            Metal2
[02/27 18:47:40     78s]     109                             Via5
[02/27 18:47:40     78s]     10                            Metal1
[02/27 18:47:40     78s]     224                          Metal11
[02/27 18:47:40     78s]     86                              Via4
[02/27 18:47:40     78s]     50                            Metal3
[02/27 18:47:40     78s]     206                          Metal10
[02/27 18:47:40     78s]     69                              Via3
[02/27 18:47:40     78s]     143                           Metal7
[02/27 18:47:40     78s]     6                               Cont
[02/27 18:47:40     78s]     169                             Via8
[02/27 18:47:40     78s]     35                            Metal2
[02/27 18:47:40     78s]     8                             Metal1
[02/27 18:47:40     78s]     164                           Metal8
[02/27 18:47:40     78s]     27                              Via1
[02/27 18:47:40     78s]     141                           Metal7
[02/27 18:47:40     78s]     3                               Cont
[02/27 18:47:40     78s]     51                            Metal3
[02/27 18:47:40     78s]     70                              Via3
[02/27 18:47:40     78s]     7                               Cont
[02/27 18:47:40     78s]     64                              Via3
[02/27 18:47:40     78s]     173                             Via8
[02/27 18:47:40     78s]     34                            Metal2
[02/27 18:47:40     78s]     92                            Metal5
[02/27 18:47:40     78s]     111                             Via5
[02/27 18:47:40     78s]     11                            Metal1
[02/27 18:47:40     78s]     142                           Metal7
[02/27 18:47:40     78s]     4                               Cont
[02/27 18:47:40     78s]     9                             Metal1
[02/27 18:47:40     78s]     28                              Via1
[02/27 18:47:40     78s]     85                              Via4
[02/27 18:47:40     78s]     138                           Metal7
[02/27 18:47:40     78s]     5                               Cont
[02/27 18:47:40     78s]     12                            Metal1
[02/27 18:47:40     78s]     226                          Metal11
[02/27 18:47:40     78s]     88                              Via4
[02/27 18:47:40     78s]     183                           Metal9
[02/27 18:47:40     78s]     45                              Via2
[02/27 18:47:40     78s]     22                              Via1
[02/27 18:47:40     78s]     152                             Via7
[02/27 18:47:40     78s]     13                            Metal1
[02/27 18:47:40     78s]     71                            Metal4
[02/27 18:47:40     78s]     227                          Metal11
[02/27 18:47:40     78s]     90                              Via4
[02/27 18:47:40     78s]     184                           Metal9
[02/27 18:47:40     78s]     46                              Via2
[02/27 18:47:40     78s]     161                           Metal8
[02/27 18:47:40     78s]     23                              Via1
[02/27 18:47:40     78s]     171                             Via8
[02/27 18:47:40     78s]     37                            Metal2
[02/27 18:47:40     78s]     94                            Metal5
[02/27 18:47:40     78s]     148                             Via7
[02/27 18:47:40     78s]     14                            Metal1
[02/27 18:47:40     78s]     15                            Metal1
[02/27 18:47:40     78s]     72                            Metal4
[02/27 18:47:40     78s]     91                              Via4
[02/27 18:47:40     78s]     150                             Via7
[02/27 18:47:40     78s]     16                            Metal1
[02/27 18:47:40     78s]     73                            Metal4
[02/27 18:47:40     78s]     159                           Metal8
[02/27 18:47:40     78s]     26                              Via1
[02/27 18:47:40     78s]     151                             Via7
[02/27 18:47:40     78s]     17                            Metal1
[02/27 18:47:40     78s]     74                            Metal4
[02/27 18:47:40     78s]     1                               Cont
[02/27 18:47:40     78s]     162                           Metal8
[02/27 18:47:40     78s]     24                              Via1
[02/27 18:47:40     78s]     140                           Metal7
[02/27 18:47:40     78s]     2                               Cont
[02/27 18:47:40     78s]     163                           Metal8
[02/27 18:47:40     78s]     25                              Via1
[02/27 18:47:40     78s]     190                             Via9
[02/27 18:47:40     78s]     56                            Metal3
[02/27 18:47:40     78s]     57                            Metal3
[02/27 18:47:40     78s]     114                           Metal6
[02/27 18:47:40     78s]     192                             Via9
[02/27 18:47:40     78s]     58                            Metal3
[02/27 18:47:40     78s]     115                           Metal6
[02/27 18:47:40     78s]     193                             Via9
[02/27 18:47:40     78s]     59                            Metal3
[02/27 18:47:40     78s]     116                           Metal6
[02/27 18:47:40     78s]     203                          Metal10
[02/27 18:47:40     78s]     65                              Via3
[02/27 18:47:40     78s]     204                          Metal10
[02/27 18:47:40     78s]     66                              Via3
[02/27 18:47:40     78s]     205                          Metal10
[02/27 18:47:40     78s]     67                              Via3
[02/27 18:47:40     78s]     201                          Metal10
[02/27 18:47:40     78s]     68                              Via3
[02/27 18:47:40     78s]     75                            Metal4
[02/27 18:47:40     78s]     215                            Via10
[02/27 18:47:40     78s]     76                            Metal4
[02/27 18:47:40     78s]     211                            Via10
[02/27 18:47:40     78s]     77                            Metal4
[02/27 18:47:40     78s]     78                            Metal4
[02/27 18:47:40     78s]     213                            Via10
[02/27 18:47:40     78s]     79                            Metal4
[02/27 18:47:40     78s]     214                            Via10
[02/27 18:47:40     78s]     80                            Metal4
[02/27 18:47:40     78s]     225                          Metal11
[02/27 18:47:40     78s]     87                              Via4
[02/27 18:47:40     78s]     222                          Metal11
[02/27 18:47:40     78s]     89                              Via4
[02/27 18:47:40     78s]     96                            Metal5
[02/27 18:47:40     78s]     97                            Metal5
[02/27 18:47:40     78s]     98                            Metal5
[02/27 18:47:40     78s]     99                            Metal5
[02/27 18:47:40     78s]     100                           Metal5
[02/27 18:47:40     78s]     101                           Metal5
[02/27 18:47:40     78s]     108                             Via5
[02/27 18:47:40     78s]     110                             Via5
[02/27 18:47:40     78s]     117                           Metal6
[02/27 18:47:40     78s]     231                          Metal11
[02/27 18:47:40     78s]     230                          Metal11
[02/27 18:47:40     78s]     229                          Metal11
[02/27 18:47:40     78s]     228                          Metal11
[02/27 18:47:40     78s]     210                          Metal10
[02/27 18:47:40     78s]     209                          Metal10
[02/27 18:47:40     78s]     208                          Metal10
[02/27 18:47:40     78s]     207                          Metal10
[02/27 18:47:40     78s]     189                           Metal9
[02/27 18:47:40     78s]     188                           Metal9
[02/27 18:47:40     78s]     187                           Metal9
[02/27 18:47:40     78s]     186                           Metal9
[02/27 18:47:40     78s]     168                           Metal8
[02/27 18:47:40     78s]     167                           Metal8
[02/27 18:47:40     78s]     166                           Metal8
[02/27 18:47:40     78s]     165                           Metal8
[02/27 18:47:40     78s]     147                           Metal7
[02/27 18:47:40     78s]     146                           Metal7
[02/27 18:47:40     78s]     145                           Metal7
[02/27 18:47:40     78s]     144                           Metal7
[02/27 18:47:40     78s]     63                            Metal3
[02/27 18:47:40     78s]     62                            Metal3
[02/27 18:47:40     78s]     39                            Metal2
[02/27 18:47:40     78s]     105                           Metal5
[02/27 18:47:40     78s]     103                           Metal5
[02/27 18:47:40     78s]     123                           Metal6
[02/27 18:47:40     78s]     42                            Metal2
[02/27 18:47:40     78s]     41                            Metal2
[02/27 18:47:40     78s]     40                            Metal2
[02/27 18:47:40     78s]     20                            Metal1
[02/27 18:47:40     78s]     60                            Metal3
[02/27 18:47:40     78s]     18                            Metal1
[02/27 18:47:40     78s]     61                            Metal3
[02/27 18:47:40     78s]     102                           Metal5
[02/27 18:47:40     78s]     21                            Metal1
[02/27 18:47:40     78s]     19                            Metal1
[02/27 18:47:40     78s]     81                            Metal4
[02/27 18:47:40     78s]     104                           Metal5
[02/27 18:47:40     78s]     82                            Metal4
[02/27 18:47:40     78s]     83                            Metal4
[02/27 18:47:40     78s]     84                            Metal4
[02/27 18:47:40     78s]     124                           Metal6
[02/27 18:47:40     78s]     125                           Metal6
[02/27 18:47:40     78s]     126                           Metal6
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Stream Out Information Processed for GDS version 3:
[02/27 18:47:40     78s] Units: 2000 DBU
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Object                             Count
[02/27 18:47:40     78s] ----------------------------------------
[02/27 18:47:40     78s] Instances                           2864
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Ports/Pins                           104
[02/27 18:47:40     78s]     metal layer Metal2                28
[02/27 18:47:40     78s]     metal layer Metal3                49
[02/27 18:47:40     78s]     metal layer Metal4                 3
[02/27 18:47:40     78s]     metal layer Metal5                10
[02/27 18:47:40     78s]     metal layer Metal6                 1
[02/27 18:47:40     78s]     metal layer Metal7                 3
[02/27 18:47:40     78s]     metal layer Metal9                 2
[02/27 18:47:40     78s]     metal layer Metal11                8
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Nets                               16179
[02/27 18:47:40     78s]     metal layer Metal1               855
[02/27 18:47:40     78s]     metal layer Metal2              8485
[02/27 18:47:40     78s]     metal layer Metal3              5043
[02/27 18:47:40     78s]     metal layer Metal4              1450
[02/27 18:47:40     78s]     metal layer Metal5               289
[02/27 18:47:40     78s]     metal layer Metal6                14
[02/27 18:47:40     78s]     metal layer Metal7                15
[02/27 18:47:40     78s]     metal layer Metal8                10
[02/27 18:47:40     78s]     metal layer Metal9                 2
[02/27 18:47:40     78s]     metal layer Metal10                8
[02/27 18:47:40     78s]     metal layer Metal11                8
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s]     Via Instances                  10844
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Special Nets                         165
[02/27 18:47:40     78s]     metal layer Metal1               135
[02/27 18:47:40     78s]     metal layer Metal10               26
[02/27 18:47:40     78s]     metal layer Metal11                4
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s]     Via Instances                    862
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Metal Fills                         2624
[02/27 18:47:40     78s]     metal layer Metal1                14
[02/27 18:47:40     78s]     metal layer Metal2               117
[02/27 18:47:40     78s]     metal layer Metal3               183
[02/27 18:47:40     78s]     metal layer Metal4               376
[02/27 18:47:40     78s]     metal layer Metal5               280
[02/27 18:47:40     78s]     metal layer Metal6               564
[02/27 18:47:40     78s]     metal layer Metal7               158
[02/27 18:47:40     78s]     metal layer Metal8               533
[02/27 18:47:40     78s]     metal layer Metal9               162
[02/27 18:47:40     78s]     metal layer Metal10              109
[02/27 18:47:40     78s]     metal layer Metal11              128
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s]     Via Instances                      0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Metal FillOPCs                         0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s]     Via Instances                      0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Metal FillDRCs                         0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s]     Via Instances                      0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Text                                1920
[02/27 18:47:40     78s]     metal layer Metal1               116
[02/27 18:47:40     78s]     metal layer Metal2              1290
[02/27 18:47:40     78s]     metal layer Metal3               429
[02/27 18:47:40     78s]     metal layer Metal4                45
[02/27 18:47:40     78s]     metal layer Metal5                20
[02/27 18:47:40     78s]     metal layer Metal6                 1
[02/27 18:47:40     78s]     metal layer Metal7                 3
[02/27 18:47:40     78s]     metal layer Metal9                 2
[02/27 18:47:40     78s]     metal layer Metal10                2
[02/27 18:47:40     78s]     metal layer Metal11               12
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Blockages                              0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Custom Text                            0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Custom Box                             0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] Trim Metal                             0
[02/27 18:47:40     78s] 
[02/27 18:47:40     78s] ######Streamout is finished!
[02/27 18:47:40     78s] @file 326: ls streamOut.map ;
[02/27 18:47:40     78s] @file 326: # this file should be created after write_stream command run
[02/27 18:47:40     78s] @file 327:
[02/27 18:47:40     78s] @file 328:
[02/27 18:47:40     78s] @file 329: #-----------------------------------------------------------------------------
[02/27 18:47:40     78s] @file 330: # Write DEF
[02/27 18:47:40     78s] @file 331: #-----------------------------------------------------------------------------
[02/27 18:47:40     78s] @@file 332: write_def ${BACKEND_DIR}/layout/deliverables/${DESIGNS}_layout.def
[02/27 18:47:40     78s] Writing DEF file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/deliverables/multiplier32FP_layout.def', current time is Thu Feb 27 18:47:40 2025 ...
[02/27 18:47:40     78s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[02/27 18:47:40     78s] DEF file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/deliverables/multiplier32FP_layout.def' is written, current time is Thu Feb 27 18:47:40 2025 ...
[02/27 18:47:40     78s] @file 333:
[02/27 18:47:40     78s] @file 334:
[02/27 18:47:40     78s] @file 335: #-----------------------------------------------------------------------------
[02/27 18:47:40     78s] @file 336: # Save Design: 07_to-drc-lvs.enc
[02/27 18:47:40     78s] @file 337: #-----------------------------------------------------------------------------
[02/27 18:47:40     78s] @file 338: # graphical or command
[02/27 18:47:40     78s] @@file 339: write_db 07_to-drc-lvs.enc
[02/27 18:47:40     78s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:47:40     78s] The in-memory database contained RC information but was not saved. To save 
[02/27 18:47:40     78s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[02/27 18:47:40     78s] so it should only be saved when it is really desired.
[02/27 18:47:40     78s] #% Begin save design ... (date=02/27 18:47:40, mem=1962.9M)
[02/27 18:47:40     78s] % Begin Save ccopt configuration ... (date=02/27 18:47:40, mem=1962.9M)
[02/27 18:47:40     78s] % End Save ccopt configuration ... (date=02/27 18:47:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1963.2M, current mem=1963.2M)
[02/27 18:47:40     78s] % Begin Save netlist data ... (date=02/27 18:47:40, mem=1963.2M)
[02/27 18:47:40     78s] Writing Binary DB to 07_to-drc-lvs.enc/multiplier32FP.v.bin in single-threaded mode...
[02/27 18:47:40     78s] % End Save netlist data ... (date=02/27 18:47:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1963.3M, current mem=1963.3M)
[02/27 18:47:40     78s] Saving symbol-table file ...
[02/27 18:47:40     78s] Saving congestion map file 07_to-drc-lvs.enc/multiplier32FP.route.congmap.gz ...
[02/27 18:47:40     78s] % Begin Save AAE data ... (date=02/27 18:47:40, mem=1963.5M)
[02/27 18:47:40     78s] Saving AAE Data ...
[02/27 18:47:40     78s] % End Save AAE data ... (date=02/27 18:47:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1963.5M, current mem=1963.5M)
[02/27 18:47:40     78s] Saving preference file 07_to-drc-lvs.enc/gui.pref.tcl ...
[02/27 18:47:40     78s] Saving mode setting ...
[02/27 18:47:40     78s] Saving root attributes to be loaded post write_db ...
[02/27 18:47:40     78s] Saving global file ...
[02/27 18:47:40     78s] Saving root attributes to be loaded previous write_db ...
[02/27 18:47:41     78s] % Begin Save floorplan data ... (date=02/27 18:47:41, mem=1976.9M)
[02/27 18:47:41     78s] Saving floorplan file ...
[02/27 18:47:41     78s] % End Save floorplan data ... (date=02/27 18:47:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1976.9M, current mem=1976.9M)
[02/27 18:47:41     78s] Saving PG file 07_to-drc-lvs.enc/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 18:47:41 2025)
[02/27 18:47:41     78s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2325.5M) ***
[02/27 18:47:41     78s] Saving Drc markers ...
[02/27 18:47:41     78s] ... 48 markers are saved ...
[02/27 18:47:41     78s] ... 0 geometry drc markers are saved ...
[02/27 18:47:41     78s] ... 0 antenna drc markers are saved ...
[02/27 18:47:41     78s] % Begin Save placement data ... (date=02/27 18:47:41, mem=1976.9M)
[02/27 18:47:41     78s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/27 18:47:41     78s] Save Adaptive View Pruning View Names to Binary file
[02/27 18:47:41     78s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2328.5M) ***
[02/27 18:47:41     78s] % End Save placement data ... (date=02/27 18:47:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1976.9M, current mem=1976.9M)
[02/27 18:47:41     78s] % Begin Save routing data ... (date=02/27 18:47:41, mem=1976.9M)
[02/27 18:47:41     78s] Saving route file ...
[02/27 18:47:41     78s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2325.5M) ***
[02/27 18:47:41     78s] % End Save routing data ... (date=02/27 18:47:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1976.9M, current mem=1976.9M)
[02/27 18:47:41     78s] Saving property file 07_to-drc-lvs.enc/multiplier32FP.prop
[02/27 18:47:41     78s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2328.5M) ***
[02/27 18:47:41     78s] #Saving pin access data to file 07_to-drc-lvs.enc/multiplier32FP.apa ...
[02/27 18:47:41     78s] #
[02/27 18:47:41     78s] % Begin Save power constraints data ... (date=02/27 18:47:41, mem=1977.0M)
[02/27 18:47:41     78s] % End Save power constraints data ... (date=02/27 18:47:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1977.0M, current mem=1977.0M)
[02/27 18:47:42     79s] Generated self-contained design 07_to-drc-lvs.enc
[02/27 18:47:42     79s] #% End save design ... (date=02/27 18:47:42, total cpu=0:00:00.9, real=0:00:02.0, peak res=1977.0M, current mem=1974.7M)
[02/27 18:47:42     79s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/27 18:47:42     79s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 18:47:42     79s] 
[02/27 18:47:42     79s] @file 340:
[02/27 18:47:42     79s] @file 341:
[02/27 18:47:42     79s] @file 342: # gui_show
[02/27 18:47:42     79s] @file 343:
[02/27 18:47:42     79s] @file 344: #-----------------------------------------------------------------------------
[02/27 18:47:42     79s] @file 345: # DRC and LVS
[02/27 18:47:42     79s] @file 346: #-----------------------------------------------------------------------------
[02/27 18:47:42     79s] @file 347: # Virtuoso
[02/27 18:47:42     79s] @file 348:
[02/27 18:47:42     79s] @file 349:
[02/27 18:47:42     79s] #@ End verbose source: /home/cinovador/Documents/course_files/physical_synthesis/synthesis_20mhz/backend/layout/scripts/layout.tcl
[02/27 18:47:42     79s] @innovus 2> exit

[02/27 18:50:05     87s] *** Memory Usage v#1 (Current mem = 2329.480M, initial mem = 492.914M) ***
[02/27 18:50:05     87s] 
[02/27 18:50:05     87s] *** Summary of all messages that are not suppressed in this session:
[02/27 18:50:05     87s] Severity  ID               Count  Summary                                  
[02/27 18:50:05     87s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/27 18:50:05     87s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/27 18:50:05     87s] WARNING   IMPDBTCL-321        11  The attribute '%s' still works but will ...
[02/27 18:50:05     87s] WARNING   IMPEXT-6166          9  Capacitance table file(s) without the EX...
[02/27 18:50:05     87s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[02/27 18:50:05     87s] WARNING   IMPEXT-3518          2  The lower process node is set (using com...
[02/27 18:50:05     87s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/27 18:50:05     87s] WARNING   IMPPP-531          495  ViaGen Warning: Due to %s rule violation...
[02/27 18:50:05     87s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[02/27 18:50:05     87s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[02/27 18:50:05     87s] ERROR     IMPSP-365           14  Design has inst(s) with SITE '%s', but t...
[02/27 18:50:05     87s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[02/27 18:50:05     87s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[02/27 18:50:05     87s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/27 18:50:05     87s] WARNING   SDF-808              1  The software is currently operating in a...
[02/27 18:50:05     87s] WARNING   TCLCMD-1126          2  %s object '%s' converted from %s to %s m...
[02/27 18:50:05     87s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[02/27 18:50:05     87s] *** Message Summary: 556 warning(s), 14 error(s)
[02/27 18:50:05     87s] 
[02/27 18:50:05     87s] --- Ending "Innovus" (totcpu=0:01:27, real=0:03:54, mem=2329.5M) ---
