// Seed: 2408904582
macromodule module_0 (
    input wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri1 id_3
);
  wire id_5;
  module_2(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_1 (
    input supply0 id_0
    , id_6, id_7,
    input wor id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4
);
  wire id_8;
  module_0(
      id_2, id_0, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
