//
// Generated by LLVM LWPTX Back-End
//

.version 3.2
.target sm_20
.address_size 64

	// .globl	stlr_create_for_stellarcheck

.visible .func  (.param .b32 func_retval0) stlr_create_for_stellarcheck(
	.param .b64 stlr_create_for_stellarcheck_param_0,
	.param .b32 stlr_create_for_stellarcheck_param_1
)
{
	.reg .s32 	%r<2>;

	ld.param.u32 	%r1, [stlr_create_for_stellarcheck_param_1];
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	stlr_light_closures_type
.visible .func  (.param .align 8 .b8 func_retval0[80]) stlr_light_closures_type(
	.param .b64 stlr_light_closures_type_param_0,
	.param .align 8 .b8 stlr_light_closures_type_param_1[80]
)
{
	.reg .s64 	%rd<11>;

	ld.param.u64 	%rd1, [stlr_light_closures_type_param_1];
	st.param.b64	[func_retval0+0], %rd1;
	ld.param.u64 	%rd2, [stlr_light_closures_type_param_1+8];
	st.param.b64	[func_retval0+8], %rd2;
	ld.param.u64 	%rd3, [stlr_light_closures_type_param_1+16];
	st.param.b64	[func_retval0+16], %rd3;
	ld.param.u64 	%rd4, [stlr_light_closures_type_param_1+24];
	st.param.b64	[func_retval0+24], %rd4;
	ld.param.u64 	%rd5, [stlr_light_closures_type_param_1+32];
	st.param.b64	[func_retval0+32], %rd5;
	ld.param.u64 	%rd6, [stlr_light_closures_type_param_1+40];
	st.param.b64	[func_retval0+40], %rd6;
	ld.param.u64 	%rd7, [stlr_light_closures_type_param_1+48];
	st.param.b64	[func_retval0+48], %rd7;
	ld.param.u64 	%rd8, [stlr_light_closures_type_param_1+56];
	st.param.b64	[func_retval0+56], %rd8;
	ld.param.u64 	%rd9, [stlr_light_closures_type_param_1+64];
	st.param.b64	[func_retval0+64], %rd9;
	ld.param.u64 	%rd10, [stlr_light_closures_type_param_1+72];
	st.param.b64	[func_retval0+72], %rd10;
	ret;
}

	// .globl	stlr_intersect
.visible .func  (.param .align 16 .b8 func_retval0[32]) stlr_intersect(
	.param .b64 stlr_intersect_param_0,
	.param .b32 stlr_intersect_param_1,
	.param .align 16 .b8 stlr_intersect_param_2[48],
	.param .align 16 .b8 stlr_intersect_param_3[48]
)
{
	.reg .f32 	%f<3>;

	mov.f32 	%f1, 0f00000000;
	st.param.f32	[func_retval0+0], %f1;
	st.param.f32	[func_retval0+4], %f1;
	st.param.f32	[func_retval0+8], %f1;
	mov.f32 	%f2, 0f7F800000;
	st.param.f32	[func_retval0+16], %f2;
	st.param.f32	[func_retval0+20], %f1;
	st.param.f32	[func_retval0+24], %f1;
	ret;
}

	// .globl	stlr_illuminate
.visible .func  (.param .align 16 .b8 func_retval0[144]) stlr_illuminate(
	.param .b64 stlr_illuminate_param_0,
	.param .b32 stlr_illuminate_param_1,
	.param .align 16 .b8 stlr_illuminate_param_2[48],
	.param .align 8 .b8 stlr_illuminate_param_3[48]
)
{
	.reg .f32 	%f<180>;
	.reg .s32 	%r<17>;
	.reg .s64 	%rd<15>;

	ld.param.u64 	%rd1, [stlr_illuminate_param_0];
	ld.param.u32 	%r9, [stlr_illuminate_param_1];
	// inline asm
	mov.b64 {_,%r2}, %rd1;
	// inline asm
	ld.param.f32 	%f1, [stlr_illuminate_param_2+40];
	ld.param.f32 	%f2, [stlr_illuminate_param_2+24];
	ld.param.f32 	%f3, [stlr_illuminate_param_2+32];
	ld.param.f32 	%f4, [stlr_illuminate_param_2+16];
	ld.param.f32 	%f5, [stlr_illuminate_param_2+36];
	ld.param.f32 	%f6, [stlr_illuminate_param_2+20];
	ld.param.f32 	%f7, [stlr_illuminate_param_2+4];
	ld.param.f32 	%f8, [stlr_illuminate_param_2];
	ld.param.f32 	%f9, [stlr_illuminate_param_2+8];
	mov.u32 	%r7, 1;
	mov.u64 	%rd11, 0;
	// inline asm
	call (%rd2), _rt_buffer_get_id_64, (%r2, %r7, %r7, %rd11, %rd11, %rd11, %rd11);
	// inline asm
	ld.param.f32 	%f10, [stlr_illuminate_param_3+44];
	ld.param.f32 	%f11, [stlr_illuminate_param_3+40];
	ld.param.u32 	%r10, [stlr_illuminate_param_3+36];
	ld.param.u32 	%r11, [stlr_illuminate_param_3+32];
	ld.param.u32 	%r12, [stlr_illuminate_param_3+28];
	ld.param.u32 	%r13, [stlr_illuminate_param_3+24];
	ld.param.u32 	%r14, [stlr_illuminate_param_3+20];
	ld.param.u32 	%r15, [stlr_illuminate_param_3+16];
	ld.param.f32 	%f12, [stlr_illuminate_param_3+12];
	ld.param.f32 	%f13, [stlr_illuminate_param_3+8];
	ld.param.u32 	%r16, [stlr_illuminate_param_3];
	ld.u64 	%rd7, [%rd2+520];
	mul.wide.s32 	%rd13, %r9, 160;
	// inline asm
	mov.b64 {_,%r6}, %rd7;
	// inline asm
	// inline asm
	call (%rd8), _rt_buffer_get_id_64, (%r6, %r7, %r7, %rd11, %rd11, %rd11, %rd11);
	// inline asm
	add.s64 	%rd14, %rd8, %rd13;
	ld.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd14+528];
	ld.v4.f32 	{%f18, %f19, %f20, %f21}, [%rd14+544];
	ld.v4.f32 	{%f22, %f23, %f24, %f25}, [%rd14+560];
	ld.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd14+576];
	ld.f32 	%f30, [%rd14+656];
	ld.f32 	%f31, [%rd14+660];
	ld.f32 	%f32, [%rd14+664];
	mul.ftz.f32 	%f33, %f24, %f15;
	mul.ftz.f32 	%f34, %f20, %f23;
	mul.ftz.f32 	%f35, %f16, %f19;
	neg.ftz.f32 	%f36, %f35;
	fma.rn.ftz.f32 	%f37, %f15, %f20, %f36;
	neg.ftz.f32 	%f38, %f34;
	fma.rn.ftz.f32 	%f39, %f19, %f24, %f38;
	neg.ftz.f32 	%f40, %f33;
	fma.rn.ftz.f32 	%f41, %f23, %f16, %f40;
	mul.ftz.f32 	%f42, %f22, %f16;
	mul.ftz.f32 	%f43, %f18, %f24;
	mul.ftz.f32 	%f44, %f14, %f20;
	neg.ftz.f32 	%f45, %f44;
	fma.rn.ftz.f32 	%f46, %f16, %f18, %f45;
	neg.ftz.f32 	%f47, %f43;
	fma.rn.ftz.f32 	%f48, %f20, %f22, %f47;
	neg.ftz.f32 	%f49, %f42;
	fma.rn.ftz.f32 	%f50, %f24, %f14, %f49;
	mul.ftz.f32 	%f51, %f23, %f14;
	mul.ftz.f32 	%f52, %f19, %f22;
	mul.ftz.f32 	%f53, %f15, %f18;
	neg.ftz.f32 	%f54, %f53;
	fma.rn.ftz.f32 	%f55, %f14, %f19, %f54;
	neg.ftz.f32 	%f56, %f52;
	fma.rn.ftz.f32 	%f57, %f18, %f23, %f56;
	neg.ftz.f32 	%f58, %f51;
	fma.rn.ftz.f32 	%f59, %f22, %f15, %f58;
	mul.ftz.f32 	%f60, %f18, %f41;
	fma.rn.ftz.f32 	%f61, %f14, %f39, %f60;
	fma.rn.ftz.f32 	%f62, %f22, %f37, %f61;
	mov.f32 	%f63, 0f3F800000;
	div.approx.ftz.f32 	%f64, %f63, %f62;
	mul.ftz.f32 	%f65, %f37, %f64;
	mul.ftz.f32 	%f66, %f39, %f64;
	mul.ftz.f32 	%f67, %f41, %f64;
	mul.ftz.f32 	%f68, %f50, %f64;
	mul.ftz.f32 	%f69, %f48, %f64;
	mul.ftz.f32 	%f70, %f46, %f64;
	mul.ftz.f32 	%f71, %f59, %f64;
	mul.ftz.f32 	%f72, %f57, %f64;
	mul.ftz.f32 	%f73, %f55, %f64;
	sub.ftz.f32 	%f74, %f9, %f28;
	sub.ftz.f32 	%f75, %f8, %f26;
	sub.ftz.f32 	%f76, %f7, %f27;
	mul.ftz.f32 	%f77, %f76, %f70;
	mul.ftz.f32 	%f78, %f76, %f69;
	mul.ftz.f32 	%f79, %f76, %f68;
	mul.ftz.f32 	%f80, %f6, %f70;
	mul.ftz.f32 	%f81, %f6, %f69;
	mul.ftz.f32 	%f82, %f6, %f68;
	mul.ftz.f32 	%f83, %f5, %f70;
	mul.ftz.f32 	%f84, %f5, %f69;
	mul.ftz.f32 	%f85, %f5, %f68;
	fma.rn.ftz.f32 	%f86, %f75, %f67, %f79;
	fma.rn.ftz.f32 	%f87, %f75, %f66, %f78;
	fma.rn.ftz.f32 	%f88, %f75, %f65, %f77;
	fma.rn.ftz.f32 	%f89, %f4, %f67, %f82;
	fma.rn.ftz.f32 	%f90, %f4, %f66, %f81;
	fma.rn.ftz.f32 	%f91, %f4, %f65, %f80;
	fma.rn.ftz.f32 	%f92, %f3, %f67, %f85;
	fma.rn.ftz.f32 	%f93, %f3, %f66, %f84;
	fma.rn.ftz.f32 	%f94, %f3, %f65, %f83;
	fma.rn.ftz.f32 	%f95, %f74, %f73, %f88;
	fma.rn.ftz.f32 	%f96, %f74, %f72, %f87;
	fma.rn.ftz.f32 	%f97, %f74, %f71, %f86;
	fma.rn.ftz.f32 	%f98, %f2, %f73, %f91;
	fma.rn.ftz.f32 	%f99, %f2, %f72, %f90;
	fma.rn.ftz.f32 	%f100, %f2, %f71, %f89;
	fma.rn.ftz.f32 	%f101, %f1, %f73, %f94;
	fma.rn.ftz.f32 	%f102, %f1, %f72, %f93;
	fma.rn.ftz.f32 	%f103, %f1, %f71, %f92;
	mul.ftz.f32 	%f104, %f97, %f97;
	mul.ftz.f32 	%f105, %f100, %f97;
	fma.rn.ftz.f32 	%f106, %f100, %f97, %f105;
	mul.ftz.f32 	%f107, %f103, %f97;
	fma.rn.ftz.f32 	%f108, %f103, %f97, %f107;
	fma.rn.ftz.f32 	%f109, %f96, %f96, %f104;
	fma.rn.ftz.f32 	%f110, %f99, %f96, %f106;
	fma.rn.ftz.f32 	%f111, %f99, %f96, %f110;
	fma.rn.ftz.f32 	%f112, %f102, %f96, %f108;
	fma.rn.ftz.f32 	%f113, %f102, %f96, %f112;
	fma.rn.ftz.f32 	%f114, %f95, %f95, %f109;
	fma.rn.ftz.f32 	%f115, %f98, %f95, %f111;
	fma.rn.ftz.f32 	%f116, %f98, %f95, %f115;
	fma.rn.ftz.f32 	%f117, %f101, %f95, %f113;
	fma.rn.ftz.f32 	%f118, %f101, %f95, %f117;
	lg2.approx.ftz.f32 	%f119, %f114;
	mul.ftz.f32 	%f120, %f119, 0fBFC00000;
	ex2.approx.ftz.f32 	%f121, %f120;
	mul.ftz.f32 	%f122, %f121, 0fBF000000;
	rsqrt.approx.ftz.f32 	%f123, %f114;
	mul.ftz.f32 	%f124, %f122, %f116;
	mul.ftz.f32 	%f125, %f122, %f118;
	mul.ftz.f32 	%f126, %f123, %f123;
	mul.ftz.f32 	%f127, %f32, %f126;
	mul.ftz.f32 	%f128, %f31, %f126;
	mul.ftz.f32 	%f129, %f30, %f126;
	neg.ftz.f32 	%f130, %f123;
	neg.ftz.f32 	%f131, %f124;
	neg.ftz.f32 	%f132, %f125;
	mul.ftz.f32 	%f133, %f130, %f95;
	mul.ftz.f32 	%f134, %f130, %f96;
	mul.ftz.f32 	%f135, %f130, %f97;
	mul.ftz.f32 	%f136, %f97, %f131;
	mul.ftz.f32 	%f137, %f96, %f131;
	mul.ftz.f32 	%f138, %f95, %f131;
	fma.rn.ftz.f32 	%f139, %f130, %f98, %f138;
	fma.rn.ftz.f32 	%f140, %f130, %f99, %f137;
	fma.rn.ftz.f32 	%f141, %f130, %f100, %f136;
	mul.ftz.f32 	%f142, %f97, %f132;
	mul.ftz.f32 	%f143, %f96, %f132;
	mul.ftz.f32 	%f144, %f95, %f132;
	fma.rn.ftz.f32 	%f145, %f130, %f101, %f144;
	fma.rn.ftz.f32 	%f146, %f130, %f102, %f143;
	fma.rn.ftz.f32 	%f147, %f130, %f103, %f142;
	neg.ftz.f32 	%f148, %f126;
	div.approx.ftz.f32 	%f149, %f63, %f123;
	div.approx.ftz.f32 	%f150, %f124, %f148;
	div.approx.ftz.f32 	%f151, %f125, %f148;
	mul.ftz.f32 	%f152, %f20, %f135;
	mul.ftz.f32 	%f153, %f19, %f135;
	mul.ftz.f32 	%f154, %f18, %f135;
	mul.ftz.f32 	%f155, %f20, %f141;
	mul.ftz.f32 	%f156, %f19, %f141;
	mul.ftz.f32 	%f157, %f18, %f141;
	mul.ftz.f32 	%f158, %f20, %f147;
	mul.ftz.f32 	%f159, %f19, %f147;
	mul.ftz.f32 	%f160, %f18, %f147;
	fma.rn.ftz.f32 	%f161, %f14, %f134, %f154;
	fma.rn.ftz.f32 	%f162, %f15, %f134, %f153;
	fma.rn.ftz.f32 	%f163, %f16, %f134, %f152;
	fma.rn.ftz.f32 	%f164, %f14, %f140, %f157;
	fma.rn.ftz.f32 	%f165, %f15, %f140, %f156;
	fma.rn.ftz.f32 	%f166, %f16, %f140, %f155;
	fma.rn.ftz.f32 	%f167, %f14, %f146, %f160;
	fma.rn.ftz.f32 	%f168, %f15, %f146, %f159;
	fma.rn.ftz.f32 	%f169, %f16, %f146, %f158;
	fma.rn.ftz.f32 	%f170, %f24, %f133, %f163;
	fma.rn.ftz.f32 	%f171, %f23, %f133, %f162;
	fma.rn.ftz.f32 	%f172, %f22, %f133, %f161;
	fma.rn.ftz.f32 	%f173, %f24, %f139, %f166;
	fma.rn.ftz.f32 	%f174, %f23, %f139, %f165;
	fma.rn.ftz.f32 	%f175, %f22, %f139, %f164;
	fma.rn.ftz.f32 	%f176, %f24, %f145, %f169;
	fma.rn.ftz.f32 	%f177, %f23, %f145, %f168;
	fma.rn.ftz.f32 	%f178, %f22, %f145, %f167;
	st.param.f32	[func_retval0+0], %f129;
	st.param.f32	[func_retval0+4], %f128;
	st.param.f32	[func_retval0+8], %f127;
	st.param.f32	[func_retval0+16], %f172;
	st.param.f32	[func_retval0+20], %f171;
	st.param.f32	[func_retval0+24], %f170;
	st.param.f32	[func_retval0+32], %f175;
	st.param.f32	[func_retval0+36], %f174;
	st.param.f32	[func_retval0+40], %f173;
	st.param.f32	[func_retval0+48], %f178;
	st.param.f32	[func_retval0+52], %f177;
	st.param.f32	[func_retval0+56], %f176;
	st.param.f32	[func_retval0+64], %f149;
	st.param.f32	[func_retval0+68], %f150;
	st.param.f32	[func_retval0+72], %f151;
	st.param.f32	[func_retval0+76], %f63;
	mov.f32 	%f179, 0f00000000;
	st.param.f32	[func_retval0+80], %f179;
	st.param.f32	[func_retval0+84], %f179;
	st.param.b32	[func_retval0+88], %r16;
	st.param.f32	[func_retval0+96], %f13;
	st.param.f32	[func_retval0+100], %f12;
	st.param.b32	[func_retval0+104], %r15;
	st.param.b32	[func_retval0+108], %r14;
	st.param.b32	[func_retval0+112], %r13;
	st.param.b32	[func_retval0+116], %r12;
	st.param.b32	[func_retval0+120], %r11;
	st.param.b32	[func_retval0+124], %r10;
	st.param.f32	[func_retval0+128], %f11;
	st.param.f32	[func_retval0+132], %f10;
	ret;
}

	// .globl	stlr_pdf
.visible .func  (.param .align 4 .b8 func_retval0[12]) stlr_pdf(
	.param .b64 stlr_pdf_param_0,
	.param .b32 stlr_pdf_param_1,
	.param .align 16 .b8 stlr_pdf_param_2[48],
	.param .align 16 .b8 stlr_pdf_param_3[48]
)
{
	.reg .f32 	%f<2>;

	mov.f32 	%f1, 0f00000000;
	st.param.f32	[func_retval0+0], %f1;
	st.param.f32	[func_retval0+4], %f1;
	st.param.f32	[func_retval0+8], %f1;
	ret;
}

	// .globl	stlr_sample
.visible .func  (.param .align 16 .b8 func_retval0[224]) stlr_sample(
	.param .b64 stlr_sample_param_0,
	.param .b32 stlr_sample_param_1,
	.param .align 16 .b8 stlr_sample_param_2[48],
	.param .b32 stlr_sample_param_3,
	.param .align 8 .b8 stlr_sample_param_4[48]
)
{
	.reg .pred 	%p<47>;
	.reg .f32 	%f<126>;
	.reg .s32 	%r<426>;
	.reg .s64 	%rd<43>;

	ld.param.f32 	%f125, [stlr_sample_param_4+44];
	ld.param.f32 	%f124, [stlr_sample_param_4+40];
	ld.param.u32 	%r425, [stlr_sample_param_4+36];
	ld.param.u32 	%r424, [stlr_sample_param_4+32];
	ld.param.u32 	%r417, [stlr_sample_param_4+28];
	ld.param.u32 	%r416, [stlr_sample_param_4+24];
	ld.param.u32 	%r421, [stlr_sample_param_4+20];
	ld.param.u32 	%r420, [stlr_sample_param_4+16];
	ld.param.f32 	%f123, [stlr_sample_param_4+12];
	ld.param.f32 	%f122, [stlr_sample_param_4+8];
	ld.param.u32 	%r46, [stlr_sample_param_4];
	ld.param.u64 	%rd2, [stlr_sample_param_0];
	ld.param.u32 	%r61, [stlr_sample_param_1];
	// inline asm
	mov.b64 {_,%r53}, %rd2;
	// inline asm
	mov.u32 	%r60, 1;
	mov.u64 	%rd14, 0;
	// inline asm
	call (%rd4), _rt_buffer_get_id_64, (%r53, %r60, %r60, %rd14, %rd14, %rd14, %rd14);
	// inline asm
	ld.u64 	%rd9, [%rd4+520];
	mul.wide.s32 	%rd15, %r61, 160;
	// inline asm
	mov.b64 {_,%r57}, %rd9;
	// inline asm
	// inline asm
	call (%rd10), _rt_buffer_get_id_64, (%r57, %r60, %r60, %rd14, %rd14, %rd14, %rd14);
	// inline asm
	add.s64 	%rd16, %rd15, %rd10;
	ld.f32 	%f3, [%rd16+664];
	ld.f32 	%f2, [%rd16+660];
	ld.f32 	%f1, [%rd16+656];
	setp.eq.s32	%p1, %r46, 1;
	@%p1 bra 	LBB5_21;
	bra.uni 	LBB5_1;
LBB5_21:
	cvt.rn.f32.s32	%f76, %r425;
	rcp.approx.ftz.f32 	%f77, %f76;
	mul.ftz.f32 	%f35, %f77, 0f3F000000;
	cvt.rn.f32.s32	%f78, %r424;
	fma.rn.ftz.f32 	%f36, %f78, %f77, %f35;
	setp.gt.s32	%p14, %r425, 1;
	selp.u32	%r348, 1, 0, %p14;
	setp.gt.s32	%p15, %r425, 2;
	selp.b32	%r349, 2, 1, %p14;
	selp.b32	%r350, %r349, %r348, %p15;
	setp.gt.s32	%p16, %r425, 4;
	selp.u32	%r351, 1, 0, %p16;
	setp.gt.s32	%p17, %r425, 8;
	selp.u32	%r352, 1, 0, %p17;
	setp.gt.s32	%p18, %r425, 16;
	selp.u32	%r353, 1, 0, %p18;
	setp.gt.s32	%p19, %r425, 32;
	selp.u32	%r354, 1, 0, %p19;
	setp.gt.s32	%p20, %r425, 64;
	selp.u32	%r355, 1, 0, %p20;
	setp.gt.s32	%p21, %r425, 128;
	selp.u32	%r356, 1, 0, %p21;
	setp.gt.s32	%p22, %r425, 256;
	selp.u32	%r357, 1, 0, %p22;
	setp.gt.s32	%p23, %r425, 512;
	selp.u32	%r358, 1, 0, %p23;
	setp.gt.s32	%p24, %r425, 1024;
	selp.u32	%r359, 1, 0, %p24;
	setp.gt.s32	%p25, %r425, 2048;
	selp.u32	%r360, 1, 0, %p25;
	setp.gt.s32	%p26, %r425, 4096;
	selp.u32	%r361, 1, 0, %p26;
	setp.gt.s32	%p27, %r425, 8192;
	selp.u32	%r362, 1, 0, %p27;
	setp.gt.s32	%p28, %r425, 16384;
	selp.u32	%r363, 1, 0, %p28;
	setp.gt.s32	%p29, %r425, 32768;
	selp.u32	%r364, 1, 0, %p29;
	setp.gt.s32	%p30, %r425, 65536;
	selp.u32	%r365, 1, 0, %p30;
	setp.gt.s32	%p31, %r425, 131072;
	selp.u32	%r366, 1, 0, %p31;
	setp.gt.s32	%p32, %r425, 262144;
	selp.u32	%r367, 1, 0, %p32;
	setp.gt.s32	%p33, %r425, 524288;
	selp.u32	%r368, 1, 0, %p33;
	setp.gt.s32	%p34, %r425, 1048576;
	selp.u32	%r369, 1, 0, %p34;
	setp.gt.s32	%p35, %r425, 2097152;
	selp.u32	%r370, 1, 0, %p35;
	setp.gt.s32	%p36, %r425, 4194304;
	selp.u32	%r371, 1, 0, %p36;
	setp.gt.s32	%p37, %r425, 8388608;
	selp.u32	%r372, 1, 0, %p37;
	setp.gt.s32	%p38, %r425, 16777216;
	selp.u32	%r373, 1, 0, %p38;
	setp.gt.s32	%p39, %r425, 33554432;
	selp.u32	%r374, 1, 0, %p39;
	setp.gt.s32	%p40, %r425, 67108864;
	selp.u32	%r375, 1, 0, %p40;
	setp.gt.s32	%p41, %r425, 134217728;
	selp.u32	%r376, 1, 0, %p41;
	setp.gt.s32	%p42, %r425, 268435456;
	selp.u32	%r377, 1, 0, %p42;
	setp.gt.s32	%p43, %r425, 536870912;
	selp.u32	%r378, 1, 0, %p43;
	setp.gt.s32	%p44, %r425, 1073741824;
	selp.u32	%r379, 1, 0, %p44;
	add.s32 	%r380, %r352, %r351;
	add.s32 	%r381, %r380, %r353;
	add.s32 	%r382, %r381, %r354;
	add.s32 	%r383, %r382, %r355;
	add.s32 	%r384, %r383, %r356;
	add.s32 	%r385, %r384, %r357;
	add.s32 	%r386, %r385, %r358;
	add.s32 	%r387, %r386, %r359;
	add.s32 	%r388, %r387, %r360;
	add.s32 	%r389, %r388, %r361;
	add.s32 	%r390, %r389, %r362;
	add.s32 	%r391, %r390, %r363;
	add.s32 	%r392, %r391, %r364;
	add.s32 	%r393, %r392, %r365;
	add.s32 	%r394, %r393, %r366;
	add.s32 	%r395, %r394, %r367;
	add.s32 	%r396, %r395, %r368;
	add.s32 	%r397, %r396, %r369;
	add.s32 	%r398, %r397, %r370;
	add.s32 	%r399, %r398, %r371;
	add.s32 	%r400, %r399, %r372;
	add.s32 	%r401, %r400, %r373;
	add.s32 	%r402, %r401, %r374;
	add.s32 	%r403, %r402, %r375;
	add.s32 	%r404, %r403, %r376;
	add.s32 	%r405, %r404, %r377;
	add.s32 	%r406, %r405, %r378;
	add.s32 	%r407, %r406, %r379;
	add.s32 	%r408, %r407, %r350;
	mov.u32 	%r409, 0;
	max.s32 	%r418, %r408, %r409;
	mov.f32 	%f119, 0f00000000;
	setp.lt.s32	%p45, %r418, 1;
	@%p45 bra 	LBB5_31;
	mov.f32 	%f117, 0f3F800000;
	mov.u32 	%r419, %r424;
LBB5_23:
	and.b32  	%r410, %r419, 1;
	shr.u32 	%r419, %r419, 1;
	mul.ftz.f32 	%f117, %f117, 0f3F000000;
	cvt.rn.f32.s32	%f79, %r410;
	fma.rn.ftz.f32 	%f119, %f117, %f79, %f119;
	add.s32 	%r418, %r418, -1;
	setp.ne.s32	%p46, %r418, 0;
	@%p46 bra 	LBB5_23;
	bra.uni 	LBB5_24;
LBB5_1:
	setp.lt.s32	%p2, %r420, 8;
	@%p2 bra 	LBB5_3;
	bra.uni 	LBB5_2;
LBB5_3:
	mov.f32 	%f115, 0f00000000;
	setp.lt.s32	%p3, %r421, 1;
	@%p3 bra 	LBB5_26;
	and.b32  	%r187, %r420, 63;
	ld.u64 	%rd17, [%rd4+512];
	mul.wide.u32 	%rd23, %r187, 4;
	// inline asm
	mov.b64 {_,%r183}, %rd17;
	// inline asm
	// inline asm
	call (%rd18), _rt_buffer_get_id_64, (%r183, %r60, %r60, %rd14, %rd14, %rd14, %rd14);
	// inline asm
	add.s64 	%rd24, %rd23, %rd18;
	ld.u32 	%r7, [%rd24+512];
	cvt.rn.f32.s32	%f60, %r7;
	rcp.approx.ftz.f32 	%f5, %f60;
	mov.f32 	%f106, %f5;
	mov.u32 	%r411, %r421;
LBB5_5:
	setp.ne.s32	%p4, %r7, 0;
	selp.b32	%r188, %r7, %r411, %p4;
	rem.s32 	%r189, %r411, %r188;
	cvt.rn.f32.s32	%f61, %r189;
	fma.rn.ftz.f32 	%f115, %f106, %f61, %f115;
	mul.ftz.f32 	%f106, %f5, %f106;
	selp.b32	%r190, %r7, -2147483648, %p4;
	div.s32 	%r411, %r411, %r190;
	setp.gt.s32	%p5, %r411, 0;
	@%p5 bra 	LBB5_5;
	bra.uni 	LBB5_6;
LBB5_2:
	shl.b32 	%r62, %r421, 4;
	add.s32 	%r63, %r62, -1556008596;
	add.s32 	%r64, %r421, -1640531527;
	xor.b32  	%r65, %r63, %r64;
	shr.u32 	%r66, %r421, 5;
	add.s32 	%r67, %r66, -939442524;
	xor.b32  	%r68, %r65, %r67;
	add.s32 	%r69, %r68, %r420;
	shl.b32 	%r70, %r69, 4;
	add.s32 	%r71, %r70, -1383041155;
	add.s32 	%r72, %r69, -1640531527;
	xor.b32  	%r73, %r71, %r72;
	shr.u32 	%r74, %r69, 5;
	add.s32 	%r75, %r74, 2123724318;
	xor.b32  	%r76, %r73, %r75;
	add.s32 	%r77, %r76, %r421;
	shl.b32 	%r78, %r77, 4;
	add.s32 	%r79, %r78, -1556008596;
	add.s32 	%r80, %r77, 1013904242;
	xor.b32  	%r81, %r79, %r80;
	shr.u32 	%r82, %r77, 5;
	add.s32 	%r83, %r82, -939442524;
	xor.b32  	%r84, %r81, %r83;
	add.s32 	%r85, %r84, %r69;
	shl.b32 	%r86, %r85, 4;
	add.s32 	%r87, %r86, -1383041155;
	add.s32 	%r88, %r85, 1013904242;
	xor.b32  	%r89, %r87, %r88;
	shr.u32 	%r90, %r85, 5;
	add.s32 	%r91, %r90, 2123724318;
	xor.b32  	%r92, %r89, %r91;
	add.s32 	%r93, %r92, %r77;
	shl.b32 	%r94, %r93, 4;
	add.s32 	%r95, %r94, -1556008596;
	add.s32 	%r96, %r93, -626627285;
	xor.b32  	%r97, %r95, %r96;
	shr.u32 	%r98, %r93, 5;
	add.s32 	%r99, %r98, -939442524;
	xor.b32  	%r100, %r97, %r99;
	add.s32 	%r101, %r100, %r85;
	shl.b32 	%r102, %r101, 4;
	add.s32 	%r103, %r102, -1383041155;
	add.s32 	%r104, %r101, -626627285;
	xor.b32  	%r105, %r103, %r104;
	shr.u32 	%r106, %r101, 5;
	add.s32 	%r107, %r106, 2123724318;
	xor.b32  	%r108, %r105, %r107;
	add.s32 	%r109, %r108, %r93;
	shl.b32 	%r110, %r109, 4;
	add.s32 	%r111, %r110, -1556008596;
	add.s32 	%r112, %r109, 2027808484;
	xor.b32  	%r113, %r111, %r112;
	shr.u32 	%r114, %r109, 5;
	add.s32 	%r115, %r114, -939442524;
	xor.b32  	%r116, %r113, %r115;
	add.s32 	%r117, %r116, %r101;
	shl.b32 	%r118, %r117, 4;
	add.s32 	%r119, %r118, -1383041155;
	add.s32 	%r120, %r117, 2027808484;
	xor.b32  	%r121, %r119, %r120;
	shr.u32 	%r122, %r117, 5;
	add.s32 	%r123, %r122, 2123724318;
	xor.b32  	%r124, %r121, %r123;
	add.s32 	%r125, %r124, %r109;
	shl.b32 	%r126, %r125, 4;
	add.s32 	%r127, %r126, -1556008596;
	add.s32 	%r128, %r125, 387276957;
	xor.b32  	%r129, %r127, %r128;
	shr.u32 	%r130, %r125, 5;
	add.s32 	%r131, %r130, -939442524;
	xor.b32  	%r132, %r129, %r131;
	add.s32 	%r133, %r132, %r117;
	shl.b32 	%r134, %r133, 4;
	add.s32 	%r135, %r134, -1383041155;
	add.s32 	%r136, %r133, 387276957;
	xor.b32  	%r137, %r135, %r136;
	shr.u32 	%r138, %r133, 5;
	add.s32 	%r139, %r138, 2123724318;
	xor.b32  	%r140, %r137, %r139;
	add.s32 	%r141, %r140, %r125;
	shl.b32 	%r142, %r141, 4;
	add.s32 	%r143, %r142, -1556008596;
	add.s32 	%r144, %r141, -1253254570;
	xor.b32  	%r145, %r143, %r144;
	shr.u32 	%r146, %r141, 5;
	add.s32 	%r147, %r146, -939442524;
	xor.b32  	%r148, %r145, %r147;
	add.s32 	%r149, %r148, %r133;
	shl.b32 	%r150, %r149, 4;
	add.s32 	%r151, %r150, -1383041155;
	add.s32 	%r152, %r149, -1253254570;
	xor.b32  	%r153, %r151, %r152;
	shr.u32 	%r154, %r149, 5;
	add.s32 	%r155, %r154, 2123724318;
	xor.b32  	%r156, %r153, %r155;
	add.s32 	%r157, %r156, %r141;
	shl.b32 	%r158, %r157, 4;
	add.s32 	%r159, %r158, -1556008596;
	add.s32 	%r160, %r157, 1401181199;
	xor.b32  	%r161, %r159, %r160;
	shr.u32 	%r162, %r157, 5;
	add.s32 	%r163, %r162, -939442524;
	xor.b32  	%r164, %r161, %r163;
	add.s32 	%r165, %r164, %r149;
	shl.b32 	%r166, %r165, 4;
	add.s32 	%r167, %r166, -1383041155;
	add.s32 	%r168, %r165, 1401181199;
	xor.b32  	%r169, %r167, %r168;
	shr.u32 	%r170, %r165, 5;
	add.s32 	%r171, %r170, 2123724318;
	xor.b32  	%r172, %r169, %r171;
	add.s32 	%r173, %r172, %r157;
	shl.b32 	%r174, %r173, 4;
	add.s32 	%r175, %r174, 591475052;
	add.s32 	%r176, %r173, 1908133320;
	xor.b32  	%r177, %r175, %r176;
	shr.u32 	%r178, %r173, 5;
	add.s32 	%r179, %r178, 1208041124;
	xor.b32  	%r180, %r177, %r179;
	add.s32 	%r181, %r180, %r165;
	and.b32  	%r182, %r181, 2147483647;
	cvt.rn.f32.s32	%f58, %r182;
	mul.ftz.f32 	%f115, %f58, 0f30000000;
	bra.uni 	LBB5_11;
LBB5_31:
LBB5_24:
	add.ftz.f32 	%f80, %f35, %f119;
	add.ftz.f32 	%f81, %f125, %f80;
	add.ftz.f32 	%f82, %f124, %f36;
	cvt.rmi.ftz.f32.f32	%f83, %f82;
	cvt.rmi.ftz.f32.f32	%f84, %f81;
	sub.ftz.f32 	%f85, %f81, %f84;
	sub.ftz.f32 	%f86, %f82, %f83;
	mov.f32 	%f87, 0f3727C5AC;
	max.ftz.f32 	%f88, %f86, %f87;
	mov.f32 	%f89, 0f3F7FFF58;
	min.ftz.f32 	%f115, %f88, %f89;
	max.ftz.f32 	%f90, %f85, %f87;
	min.ftz.f32 	%f116, %f90, %f89;
	bra.uni 	LBB5_25;
LBB5_26:
LBB5_6:
	setp.eq.s32	%p6, %r420, 1;
	@%p6 bra 	LBB5_9;
	bra.uni 	LBB5_7;
LBB5_9:
	mul.wide.s32 	%rd25, %r417, -2032597691;
	shr.u64 	%rd26, %rd25, 32;
	cvt.u32.u64	%r191, %rd26;
	add.s32 	%r192, %r191, %r417;
	shr.u32 	%r193, %r192, 31;
	shr.s32 	%r194, %r192, 7;
	add.s32 	%r195, %r194, %r193;
	mul.lo.s32 	%r196, %r195, 243;
	sub.s32 	%r197, %r417, %r196;
	cvt.rn.f32.s32	%f62, %r197;
	neg.ftz.f32 	%f63, %f62;
	fma.rn.ftz.f32 	%f115, %f115, 0f43730000, %f63;
	bra.uni 	LBB5_10;
LBB5_7:
	setp.ne.s32	%p7, %r420, 0;
	@%p7 bra 	LBB5_27;
	shr.s32 	%r198, %r416, 31;
	shr.u32 	%r199, %r198, 24;
	add.s32 	%r200, %r416, %r199;
	and.b32  	%r201, %r200, -256;
	sub.s32 	%r202, %r416, %r201;
	cvt.rn.f32.s32	%f64, %r202;
	neg.ftz.f32 	%f65, %f64;
	fma.rn.ftz.f32 	%f115, %f115, 0f43800000, %f65;
LBB5_10:
	add.s32 	%r414, %r420, 1;
	bra.uni 	LBB5_13;
LBB5_27:
LBB5_11:
	add.s32 	%r414, %r420, 1;
	setp.lt.s32	%p8, %r414, 8;
	@%p8 bra 	LBB5_28;
	bra.uni 	LBB5_12;
LBB5_28:
LBB5_13:
	mov.f32 	%f116, 0f00000000;
	setp.lt.s32	%p9, %r421, 1;
	@%p9 bra 	LBB5_29;
	and.b32  	%r332, %r414, 63;
	// inline asm
	mov.b64 {_,%r324}, %rd2;
	// inline asm
	// inline asm
	call (%rd28), _rt_buffer_get_id_64, (%r324, %r60, %r60, %rd14, %rd14, %rd14, %rd14);
	// inline asm
	ld.u64 	%rd33, [%rd28+512];
	mul.wide.u32 	%rd39, %r332, 4;
	// inline asm
	mov.b64 {_,%r328}, %rd33;
	// inline asm
	// inline asm
	call (%rd34), _rt_buffer_get_id_64, (%r328, %r60, %r60, %rd14, %rd14, %rd14, %rd14);
	// inline asm
	add.s64 	%rd40, %rd39, %rd34;
	ld.u32 	%r19, [%rd40+512];
	cvt.rn.f32.s32	%f68, %r19;
	rcp.approx.ftz.f32 	%f17, %f68;
	mov.f32 	%f112, %f17;
	mov.u32 	%r415, %r421;
LBB5_15:
	setp.ne.s32	%p10, %r19, 0;
	selp.b32	%r333, %r19, %r415, %p10;
	rem.s32 	%r334, %r415, %r333;
	cvt.rn.f32.s32	%f69, %r334;
	fma.rn.ftz.f32 	%f116, %f112, %f69, %f116;
	mul.ftz.f32 	%f112, %f17, %f112;
	selp.b32	%r335, %r19, -2147483648, %p10;
	div.s32 	%r415, %r415, %r335;
	setp.gt.s32	%p11, %r415, 0;
	@%p11 bra 	LBB5_15;
	bra.uni 	LBB5_16;
LBB5_12:
	shl.b32 	%r203, %r421, 4;
	add.s32 	%r204, %r203, -1556008596;
	add.s32 	%r205, %r421, -1640531527;
	xor.b32  	%r206, %r204, %r205;
	shr.u32 	%r207, %r421, 5;
	add.s32 	%r208, %r207, -939442524;
	xor.b32  	%r209, %r206, %r208;
	add.s32 	%r210, %r209, %r414;
	shl.b32 	%r211, %r210, 4;
	add.s32 	%r212, %r211, -1383041155;
	add.s32 	%r213, %r210, -1640531527;
	xor.b32  	%r214, %r212, %r213;
	shr.u32 	%r215, %r210, 5;
	add.s32 	%r216, %r215, 2123724318;
	xor.b32  	%r217, %r214, %r216;
	add.s32 	%r218, %r217, %r421;
	shl.b32 	%r219, %r218, 4;
	add.s32 	%r220, %r219, -1556008596;
	add.s32 	%r221, %r218, 1013904242;
	xor.b32  	%r222, %r220, %r221;
	shr.u32 	%r223, %r218, 5;
	add.s32 	%r224, %r223, -939442524;
	xor.b32  	%r225, %r222, %r224;
	add.s32 	%r226, %r225, %r210;
	shl.b32 	%r227, %r226, 4;
	add.s32 	%r228, %r227, -1383041155;
	add.s32 	%r229, %r226, 1013904242;
	xor.b32  	%r230, %r228, %r229;
	shr.u32 	%r231, %r226, 5;
	add.s32 	%r232, %r231, 2123724318;
	xor.b32  	%r233, %r230, %r232;
	add.s32 	%r234, %r233, %r218;
	shl.b32 	%r235, %r234, 4;
	add.s32 	%r236, %r235, -1556008596;
	add.s32 	%r237, %r234, -626627285;
	xor.b32  	%r238, %r236, %r237;
	shr.u32 	%r239, %r234, 5;
	add.s32 	%r240, %r239, -939442524;
	xor.b32  	%r241, %r238, %r240;
	add.s32 	%r242, %r241, %r226;
	shl.b32 	%r243, %r242, 4;
	add.s32 	%r244, %r243, -1383041155;
	add.s32 	%r245, %r242, -626627285;
	xor.b32  	%r246, %r244, %r245;
	shr.u32 	%r247, %r242, 5;
	add.s32 	%r248, %r247, 2123724318;
	xor.b32  	%r249, %r246, %r248;
	add.s32 	%r250, %r249, %r234;
	shl.b32 	%r251, %r250, 4;
	add.s32 	%r252, %r251, -1556008596;
	add.s32 	%r253, %r250, 2027808484;
	xor.b32  	%r254, %r252, %r253;
	shr.u32 	%r255, %r250, 5;
	add.s32 	%r256, %r255, -939442524;
	xor.b32  	%r257, %r254, %r256;
	add.s32 	%r258, %r257, %r242;
	shl.b32 	%r259, %r258, 4;
	add.s32 	%r260, %r259, -1383041155;
	add.s32 	%r261, %r258, 2027808484;
	xor.b32  	%r262, %r260, %r261;
	shr.u32 	%r263, %r258, 5;
	add.s32 	%r264, %r263, 2123724318;
	xor.b32  	%r265, %r262, %r264;
	add.s32 	%r266, %r265, %r250;
	shl.b32 	%r267, %r266, 4;
	add.s32 	%r268, %r267, -1556008596;
	add.s32 	%r269, %r266, 387276957;
	xor.b32  	%r270, %r268, %r269;
	shr.u32 	%r271, %r266, 5;
	add.s32 	%r272, %r271, -939442524;
	xor.b32  	%r273, %r270, %r272;
	add.s32 	%r274, %r273, %r258;
	shl.b32 	%r275, %r274, 4;
	add.s32 	%r276, %r275, -1383041155;
	add.s32 	%r277, %r274, 387276957;
	xor.b32  	%r278, %r276, %r277;
	shr.u32 	%r279, %r274, 5;
	add.s32 	%r280, %r279, 2123724318;
	xor.b32  	%r281, %r278, %r280;
	add.s32 	%r282, %r281, %r266;
	shl.b32 	%r283, %r282, 4;
	add.s32 	%r284, %r283, -1556008596;
	add.s32 	%r285, %r282, -1253254570;
	xor.b32  	%r286, %r284, %r285;
	shr.u32 	%r287, %r282, 5;
	add.s32 	%r288, %r287, -939442524;
	xor.b32  	%r289, %r286, %r288;
	add.s32 	%r290, %r289, %r274;
	shl.b32 	%r291, %r290, 4;
	add.s32 	%r292, %r291, -1383041155;
	add.s32 	%r293, %r290, -1253254570;
	xor.b32  	%r294, %r292, %r293;
	shr.u32 	%r295, %r290, 5;
	add.s32 	%r296, %r295, 2123724318;
	xor.b32  	%r297, %r294, %r296;
	add.s32 	%r298, %r297, %r282;
	shl.b32 	%r299, %r298, 4;
	add.s32 	%r300, %r299, -1556008596;
	add.s32 	%r301, %r298, 1401181199;
	xor.b32  	%r302, %r300, %r301;
	shr.u32 	%r303, %r298, 5;
	add.s32 	%r304, %r303, -939442524;
	xor.b32  	%r305, %r302, %r304;
	add.s32 	%r306, %r305, %r290;
	shl.b32 	%r307, %r306, 4;
	add.s32 	%r308, %r307, -1383041155;
	add.s32 	%r309, %r306, 1401181199;
	xor.b32  	%r310, %r308, %r309;
	shr.u32 	%r311, %r306, 5;
	add.s32 	%r312, %r311, 2123724318;
	xor.b32  	%r313, %r310, %r312;
	add.s32 	%r314, %r313, %r298;
	shl.b32 	%r315, %r314, 4;
	add.s32 	%r316, %r315, 591475052;
	add.s32 	%r317, %r314, 1908133320;
	xor.b32  	%r318, %r316, %r317;
	shr.u32 	%r319, %r314, 5;
	add.s32 	%r320, %r319, 1208041124;
	xor.b32  	%r321, %r318, %r320;
	add.s32 	%r322, %r321, %r306;
	and.b32  	%r323, %r322, 2147483647;
	cvt.rn.f32.s32	%f66, %r323;
	mul.ftz.f32 	%f116, %f66, 0f30000000;
	bra.uni 	LBB5_20;
LBB5_29:
LBB5_16:
	setp.ne.s32	%p12, %r414, 0;
	@%p12 bra 	LBB5_18;
	bra.uni 	LBB5_17;
LBB5_18:
	setp.ne.s32	%p13, %r420, 0;
	@%p13 bra 	LBB5_30;
	bra.uni 	LBB5_19;
LBB5_30:
	bra.uni 	LBB5_20;
LBB5_17:
	shr.s32 	%r343, %r416, 31;
	shr.u32 	%r344, %r343, 24;
	add.s32 	%r345, %r416, %r344;
	and.b32  	%r346, %r345, -256;
	sub.s32 	%r347, %r416, %r346;
	cvt.rn.f32.s32	%f72, %r347;
	neg.ftz.f32 	%f73, %f72;
	fma.rn.ftz.f32 	%f116, %f116, 0f43800000, %f73;
	bra.uni 	LBB5_20;
LBB5_19:
	mul.wide.s32 	%rd41, %r417, -2032597691;
	shr.u64 	%rd42, %rd41, 32;
	cvt.u32.u64	%r336, %rd42;
	add.s32 	%r337, %r336, %r417;
	shr.u32 	%r338, %r337, 31;
	shr.s32 	%r339, %r337, 7;
	add.s32 	%r340, %r339, %r338;
	mul.lo.s32 	%r341, %r340, 243;
	sub.s32 	%r342, %r417, %r341;
	cvt.rn.f32.s32	%f70, %r342;
	neg.ftz.f32 	%f71, %f70;
	fma.rn.ftz.f32 	%f116, %f116, 0f43730000, %f71;
LBB5_20:
	add.s32 	%r420, %r420, 2;
LBB5_25:
	mov.f32 	%f91, 0f3F800000;
	sub.ftz.f32 	%f92, %f91, %f116;
	mul.ftz.f32 	%f93, %f116, %f92;
	sqrt.approx.ftz.f32 	%f94, %f93;
	neg.ftz.f32 	%f95, %f116;
	fma.rn.ftz.f32 	%f96, %f95, 0f40000000, 0f3F800000;
	mul.ftz.f32 	%f97, %f115, 0f40C90FDB;
	cos.approx.ftz.f32 	%f98, %f97;
	sin.approx.ftz.f32 	%f99, %f97;
	add.ftz.f32 	%f100, %f98, %f98;
	mul.ftz.f32 	%f101, %f94, %f100;
	add.ftz.f32 	%f102, %f99, %f99;
	mul.ftz.f32 	%f103, %f94, %f102;
	st.param.f32	[func_retval0+0], %f1;
	st.param.f32	[func_retval0+4], %f2;
	st.param.f32	[func_retval0+8], %f3;
	mov.f32 	%f104, 0f00000000;
	st.param.f32	[func_retval0+16], %f104;
	st.param.f32	[func_retval0+20], %f104;
	st.param.f32	[func_retval0+24], %f104;
	st.param.f32	[func_retval0+32], %f104;
	st.param.f32	[func_retval0+36], %f104;
	st.param.f32	[func_retval0+40], %f104;
	st.param.f32	[func_retval0+48], %f104;
	st.param.f32	[func_retval0+52], %f104;
	st.param.f32	[func_retval0+56], %f104;
	st.param.f32	[func_retval0+64], %f101;
	st.param.f32	[func_retval0+68], %f103;
	st.param.f32	[func_retval0+72], %f96;
	st.param.f32	[func_retval0+80], %f104;
	st.param.f32	[func_retval0+84], %f104;
	st.param.f32	[func_retval0+88], %f104;
	st.param.f32	[func_retval0+96], %f104;
	st.param.f32	[func_retval0+100], %f104;
	st.param.f32	[func_retval0+104], %f104;
	st.param.f32	[func_retval0+112], %f101;
	st.param.f32	[func_retval0+116], %f103;
	st.param.f32	[func_retval0+120], %f96;
	st.param.f32	[func_retval0+128], %f104;
	st.param.f32	[func_retval0+132], %f104;
	st.param.f32	[func_retval0+136], %f104;
	st.param.f32	[func_retval0+144], %f104;
	st.param.f32	[func_retval0+148], %f104;
	st.param.f32	[func_retval0+152], %f104;
	mov.f32 	%f105, 0f3DA2F983;
	st.param.f32	[func_retval0+160], %f105;
	st.param.f32	[func_retval0+164], %f104;
	st.param.f32	[func_retval0+168], %f104;
	st.param.b32	[func_retval0+176], %r46;
	st.param.f32	[func_retval0+184], %f122;
	st.param.f32	[func_retval0+188], %f123;
	st.param.b32	[func_retval0+192], %r420;
	st.param.b32	[func_retval0+196], %r421;
	st.param.b32	[func_retval0+200], %r416;
	st.param.b32	[func_retval0+204], %r417;
	st.param.b32	[func_retval0+208], %r424;
	st.param.b32	[func_retval0+212], %r425;
	st.param.f32	[func_retval0+216], %f124;
	st.param.f32	[func_retval0+220], %f125;
	ret;
}

	// .globl	stlr_power
.visible .func  (.param .align 16 .b8 func_retval0[16]) stlr_power(
	.param .b64 stlr_power_param_0,
	.param .b32 stlr_power_param_1,
	.param .b32 stlr_power_param_2
)
{
	.reg .f32 	%f<8>;
	.reg .s32 	%r<10>;
	.reg .s64 	%rd<15>;

	ld.param.u64 	%rd1, [stlr_power_param_0];
	ld.param.u32 	%r9, [stlr_power_param_1];
	// inline asm
	mov.b64 {_,%r2}, %rd1;
	// inline asm
	mov.u32 	%r7, 1;
	mov.u64 	%rd11, 0;
	// inline asm
	call (%rd2), _rt_buffer_get_id_64, (%r2, %r7, %r7, %rd11, %rd11, %rd11, %rd11);
	// inline asm
	ld.u64 	%rd7, [%rd2+520];
	mul.wide.s32 	%rd13, %r9, 160;
	// inline asm
	mov.b64 {_,%r6}, %rd7;
	// inline asm
	// inline asm
	call (%rd8), _rt_buffer_get_id_64, (%r6, %r7, %r7, %rd11, %rd11, %rd11, %rd11);
	// inline asm
	add.s64 	%rd14, %rd13, %rd8;
	ld.f32 	%f1, [%rd14+656];
	ld.f32 	%f2, [%rd14+660];
	ld.f32 	%f3, [%rd14+664];
	mul.ftz.f32 	%f4, %f3, 0f41490FDB;
	mul.ftz.f32 	%f5, %f2, 0f41490FDB;
	mul.ftz.f32 	%f6, %f1, 0f41490FDB;
	st.param.v4.f32	[func_retval0+0], {%f6, %f5, %f4, %f7};
	ret;
}


