<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>Block_arrayctor_loop</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.702</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>5208384</Best-caseLatency>
<Average-caseLatency>63686580</Average-caseLatency>
<Worst-caseLatency>234279252</Worst-caseLatency>
<Best-caseRealTimeLatency>52.084 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.637 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.343 sec</Worst-caseRealTimeLatency>
<Interval-min>5208384</Interval-min>
<Interval-max>234279252</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<conv1_yy_reuse>
<TripCount>162</TripCount>
<Latency>
<range>
<min>214326</min>
<max>27235278</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1323</min>
<max>168119</max>
</range>
</IterationLatency>
<conv1_pad_1>
<TripCount>322</TripCount>
<Latency>675</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>34</PipelineDepth>
</conv1_pad_1>
<conv1_xx_reuse>
<TripCount>322</TripCount>
<Latency>
<range>
<min>644</min>
<max>167440</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>520</max>
</range>
</IterationLatency>
<conv1_line_buffer_0>
<TripCount>3</TripCount>
<Latency>3</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv1_line_buffer_0>
<conv1_ff>
<TripCount>16</TripCount>
<Latency>
<range>
<min>32</min>
<max>512</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>32</max>
</range>
</IterationLatency>
<conv1_ry_conv1_rx_conv1_rc>
<TripCount>27</TripCount>
<Latency>29</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</conv1_ry_conv1_rx_conv1_rc>
</conv1_ff>
</conv1_xx_reuse>
</conv1_yy_reuse>
<relu1_args0_relu1_args1_relu1_args2>
<TripCount>819200</TripCount>
<Latency>819202</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</relu1_args0_relu1_args1_relu1_args2>
<pool1_h>
<TripCount>80</TripCount>
<Latency>1638800</Latency>
<IterationLatency>20485</IterationLatency>
<pool1_line_row_pool1_line_col>
<TripCount>640</TripCount>
<Latency>10240</Latency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</pool1_line_row_pool1_line_col>
<pool1_block_pool1_c>
<TripCount>2560</TripCount>
<Latency>10240</Latency>
<PipelineII>4</PipelineII>
<PipelineDepth>5</PipelineDepth>
</pool1_block_pool1_c>
</pool1_h>
<conv2_yy_reuse1>
<TripCount>82</TripCount>
<Latency>
<range>
<min>239440</min>
<max>63829948</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2920</min>
<max>778414</max>
</range>
</IterationLatency>
<conv2_pad_1>
<TripCount>162</TripCount>
<Latency>2592</Latency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</conv2_pad_1>
<conv2_xx_reuse1>
<TripCount>162</TripCount>
<Latency>
<range>
<min>324</min>
<max>775818</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>4789</max>
</range>
</IterationLatency>
<conv2_line_buffer_0>
<TripCount>16</TripCount>
<Latency>16</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv2_line_buffer_0>
<conv2_ff1>
<TripCount>32</TripCount>
<Latency>
<range>
<min>64</min>
<max>4768</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>149</max>
</range>
</IterationLatency>
<conv2_ry1_conv2_rx1_conv2_rc1>
<TripCount>144</TripCount>
<Latency>146</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</conv2_ry1_conv2_rx1_conv2_rc1>
</conv2_ff1>
</conv2_xx_reuse1>
</conv2_yy_reuse1>
<relu2_args01_relu2_args11_relu2_args21>
<TripCount>409600</TripCount>
<Latency>409602</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</relu2_args01_relu2_args11_relu2_args21>
<pool2_h1>
<TripCount>40</TripCount>
<Latency>819400</Latency>
<IterationLatency>20485</IterationLatency>
<pool2_line_row_pool2_line_col>
<TripCount>320</TripCount>
<Latency>10240</Latency>
<PipelineII>32</PipelineII>
<PipelineDepth>33</PipelineDepth>
</pool2_line_row_pool2_line_col>
<pool2_block_pool2_c>
<TripCount>2560</TripCount>
<Latency>10240</Latency>
<PipelineII>4</PipelineII>
<PipelineDepth>5</PipelineDepth>
</pool2_block_pool2_c>
</pool2_h1>
<conv3_yy_reuse2>
<TripCount>42</TripCount>
<Latency>
<range>
<min>117264</min>
<max>64819692</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2792</min>
<max>1543326</max>
</range>
</IterationLatency>
<conv3_pad_1>
<TripCount>82</TripCount>
<Latency>2624</Latency>
<PipelineII>32</PipelineII>
<PipelineDepth>33</PipelineDepth>
</conv3_pad_1>
<conv3_xx_reuse2>
<TripCount>82</TripCount>
<Latency>
<range>
<min>164</min>
<max>1540698</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>18789</max>
</range>
</IterationLatency>
<conv3_line_buffer_0>
<TripCount>32</TripCount>
<Latency>32</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv3_line_buffer_0>
<conv3_ff2>
<TripCount>64</TripCount>
<Latency>
<range>
<min>128</min>
<max>18752</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>293</max>
</range>
</IterationLatency>
<conv3_ry2_conv3_rx2_conv3_rc2>
<TripCount>288</TripCount>
<Latency>290</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</conv3_ry2_conv3_rx2_conv3_rc2>
</conv3_ff2>
</conv3_xx_reuse2>
</conv3_yy_reuse2>
<relu3_args02_relu3_args12_relu3_args22>
<TripCount>204800</TripCount>
<Latency>204802</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</relu3_args02_relu3_args12_relu3_args22>
<pool3_h2>
<TripCount>20</TripCount>
<Latency>409700</Latency>
<IterationLatency>20485</IterationLatency>
<pool3_line_row_pool3_line_col>
<TripCount>160</TripCount>
<Latency>10240</Latency>
<PipelineII>64</PipelineII>
<PipelineDepth>65</PipelineDepth>
</pool3_line_row_pool3_line_col>
<pool3_block_pool3_c>
<TripCount>2560</TripCount>
<Latency>10240</Latency>
<PipelineII>4</PipelineII>
<PipelineDepth>5</PipelineDepth>
</pool3_block_pool3_c>
</pool3_h2>
<conv4_yy_reuse3>
<TripCount>22</TripCount>
<Latency>
<range>
<min>61072</min>
<max>34480996</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2776</min>
<max>1567318</max>
</range>
</IterationLatency>
<conv4_pad_1>
<TripCount>42</TripCount>
<Latency>2688</Latency>
<PipelineII>64</PipelineII>
<PipelineDepth>65</PipelineDepth>
</conv4_pad_1>
<conv4_xx_reuse3>
<TripCount>42</TripCount>
<Latency>
<range>
<min>84</min>
<max>1564626</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>37253</max>
</range>
</IterationLatency>
<conv4_line_buffer_0>
<TripCount>64</TripCount>
<Latency>64</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv4_line_buffer_0>
<conv4_ff3>
<TripCount>64</TripCount>
<Latency>
<range>
<min>128</min>
<max>37184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>581</max>
</range>
</IterationLatency>
<conv4_ry3_conv4_rx3_conv4_rc3>
<TripCount>576</TripCount>
<Latency>578</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</conv4_ry3_conv4_rx3_conv4_rc3>
</conv4_ff3>
</conv4_xx_reuse3>
</conv4_yy_reuse3>
<relu4_args03_relu4_args13_relu4_args23>
<TripCount>51200</TripCount>
<Latency>51202</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</relu4_args03_relu4_args13_relu4_args23>
<pool4_h3>
<TripCount>10</TripCount>
<Latency>102450</Latency>
<IterationLatency>10245</IterationLatency>
<pool4_line_row_pool4_line_col>
<TripCount>80</TripCount>
<Latency>5120</Latency>
<PipelineII>64</PipelineII>
<PipelineDepth>65</PipelineDepth>
</pool4_line_row_pool4_line_col>
<pool4_block_pool4_c>
<TripCount>1280</TripCount>
<Latency>5120</Latency>
<PipelineII>4</PipelineII>
<PipelineDepth>5</PipelineDepth>
</pool4_block_pool4_c>
</pool4_h3>
<conv5_yy_reuse4>
<TripCount>12</TripCount>
<Latency>
<range>
<min>17472</min>
<max>9851736</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1456</min>
<max>820978</max>
</range>
</IterationLatency>
<conv5_pad_1>
<TripCount>22</TripCount>
<Latency>1408</Latency>
<PipelineII>64</PipelineII>
<PipelineDepth>65</PipelineDepth>
</conv5_pad_1>
<conv5_xx_reuse4>
<TripCount>22</TripCount>
<Latency>
<range>
<min>44</min>
<max>819566</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>37253</max>
</range>
</IterationLatency>
<conv5_line_buffer_0>
<TripCount>64</TripCount>
<Latency>64</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv5_line_buffer_0>
<conv5_ff4>
<TripCount>64</TripCount>
<Latency>
<range>
<min>128</min>
<max>37184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>581</max>
</range>
</IterationLatency>
<conv5_ry4_conv5_rx4_conv5_rc4>
<TripCount>576</TripCount>
<Latency>578</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</conv5_ry4_conv5_rx4_conv5_rc4>
</conv5_ff4>
</conv5_xx_reuse4>
</conv5_yy_reuse4>
<relu5_args04_relu5_args14_relu5_args24>
<TripCount>12800</TripCount>
<Latency>12802</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</relu5_args04_relu5_args14_relu5_args24>
<conv6_yy_reuse5>
<TripCount>12</TripCount>
<Latency>
<range>
<min>17472</min>
<max>9851736</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1456</min>
<max>820978</max>
</range>
</IterationLatency>
<conv6_pad_1>
<TripCount>22</TripCount>
<Latency>1408</Latency>
<PipelineII>64</PipelineII>
<PipelineDepth>65</PipelineDepth>
</conv6_pad_1>
<conv6_xx_reuse5>
<TripCount>22</TripCount>
<Latency>
<range>
<min>44</min>
<max>819566</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>37253</max>
</range>
</IterationLatency>
<conv6_line_buffer_0>
<TripCount>64</TripCount>
<Latency>64</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv6_line_buffer_0>
<conv6_ff5>
<TripCount>64</TripCount>
<Latency>
<range>
<min>128</min>
<max>37184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>581</max>
</range>
</IterationLatency>
<conv6_ry5_conv6_rx5_conv6_rc5>
<TripCount>576</TripCount>
<Latency>578</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</conv6_ry5_conv6_rx5_conv6_rc5>
</conv6_ff5>
</conv6_xx_reuse5>
</conv6_yy_reuse5>
<relu6_args05_relu6_args15_relu6_args25>
<TripCount>12800</TripCount>
<Latency>12802</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</relu6_args05_relu6_args15_relu6_args25>
<conv7_yy_reuse6>
<TripCount>12</TripCount>
<Latency>
<range>
<min>17472</min>
<max>9851736</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1456</min>
<max>820978</max>
</range>
</IterationLatency>
<conv7_pad_1>
<TripCount>22</TripCount>
<Latency>1408</Latency>
<PipelineII>64</PipelineII>
<PipelineDepth>65</PipelineDepth>
</conv7_pad_1>
<conv7_xx_reuse6>
<TripCount>22</TripCount>
<Latency>
<range>
<min>44</min>
<max>819566</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>37253</max>
</range>
</IterationLatency>
<conv7_line_buffer_0>
<TripCount>64</TripCount>
<Latency>64</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv7_line_buffer_0>
<conv7_ff6>
<TripCount>64</TripCount>
<Latency>
<range>
<min>128</min>
<max>37184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>581</max>
</range>
</IterationLatency>
<conv7_ry6_conv7_rx6_conv7_rc6>
<TripCount>576</TripCount>
<Latency>578</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</conv7_ry6_conv7_rx6_conv7_rc6>
</conv7_ff6>
</conv7_xx_reuse6>
</conv7_yy_reuse6>
<relu7_args06_relu7_args16_relu7_args26>
<TripCount>12800</TripCount>
<Latency>12802</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</relu7_args06_relu7_args16_relu7_args26>
<conv8_yy_reuse7>
<TripCount>12</TripCount>
<Latency>
<range>
<min>17472</min>
<max>9851736</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1456</min>
<max>820978</max>
</range>
</IterationLatency>
<conv8_pad_1>
<TripCount>22</TripCount>
<Latency>1408</Latency>
<PipelineII>64</PipelineII>
<PipelineDepth>65</PipelineDepth>
</conv8_pad_1>
<conv8_xx_reuse7>
<TripCount>22</TripCount>
<Latency>
<range>
<min>44</min>
<max>819566</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>37253</max>
</range>
</IterationLatency>
<conv8_line_buffer_0>
<TripCount>64</TripCount>
<Latency>64</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</conv8_line_buffer_0>
<conv8_ff7>
<TripCount>64</TripCount>
<Latency>
<range>
<min>128</min>
<max>37184</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>581</max>
</range>
</IterationLatency>
<conv8_ry7_conv8_rx7_conv8_rc7>
<TripCount>576</TripCount>
<Latency>578</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</conv8_ry7_conv8_rx7_conv8_rc7>
</conv8_ff7>
</conv8_xx_reuse7>
</conv8_yy_reuse7>
<result_args07_result_args17_result_args27>
<TripCount>12800</TripCount>
<Latency>12802</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</result_args07_result_args17_result_args27>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>48</BRAM_18K>
<DSP48E>17</DSP48E>
<FF>28411</FF>
<LUT>51741</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Block_arrayctor.loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Block_arrayctor.loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Block_arrayctor.loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Block_arrayctor.loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>Block_arrayctor.loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Block_arrayctor.loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Block_arrayctor.loop</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_image_V_address0</name>
<Object>input_image_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_image_V_ce0</name>
<Object>input_image_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_image_V_q0</name>
<Object>input_image_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_image_V_address1</name>
<Object>input_image_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_image_V_ce1</name>
<Object>input_image_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_image_V_q1</name>
<Object>input_image_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv1_V_address0</name>
<Object>weight_conv1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv1_V_ce0</name>
<Object>weight_conv1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv1_V_q0</name>
<Object>weight_conv1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm1_V_address0</name>
<Object>a_batchnorm1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm1_V_ce0</name>
<Object>a_batchnorm1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm1_V_q0</name>
<Object>a_batchnorm1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm1_V_address0</name>
<Object>b_batchnorm1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm1_V_ce0</name>
<Object>b_batchnorm1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm1_V_q0</name>
<Object>b_batchnorm1_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv2_V_address0</name>
<Object>weight_conv2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv2_V_ce0</name>
<Object>weight_conv2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv2_V_q0</name>
<Object>weight_conv2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm2_V_address0</name>
<Object>a_batchnorm2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm2_V_ce0</name>
<Object>a_batchnorm2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm2_V_q0</name>
<Object>a_batchnorm2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm2_V_address0</name>
<Object>b_batchnorm2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm2_V_ce0</name>
<Object>b_batchnorm2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm2_V_q0</name>
<Object>b_batchnorm2_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv3_V_address0</name>
<Object>weight_conv3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv3_V_ce0</name>
<Object>weight_conv3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv3_V_q0</name>
<Object>weight_conv3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm3_V_address0</name>
<Object>a_batchnorm3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm3_V_ce0</name>
<Object>a_batchnorm3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm3_V_q0</name>
<Object>a_batchnorm3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm3_V_address0</name>
<Object>b_batchnorm3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm3_V_ce0</name>
<Object>b_batchnorm3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm3_V_q0</name>
<Object>b_batchnorm3_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv4_V_address0</name>
<Object>weight_conv4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv4_V_ce0</name>
<Object>weight_conv4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv4_V_q0</name>
<Object>weight_conv4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm4_V_address0</name>
<Object>a_batchnorm4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm4_V_ce0</name>
<Object>a_batchnorm4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm4_V_q0</name>
<Object>a_batchnorm4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm4_V_address0</name>
<Object>b_batchnorm4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm4_V_ce0</name>
<Object>b_batchnorm4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm4_V_q0</name>
<Object>b_batchnorm4_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv5_V_address0</name>
<Object>weight_conv5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv5_V_ce0</name>
<Object>weight_conv5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv5_V_q0</name>
<Object>weight_conv5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm5_V_address0</name>
<Object>a_batchnorm5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm5_V_ce0</name>
<Object>a_batchnorm5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm5_V_q0</name>
<Object>a_batchnorm5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm5_V_address0</name>
<Object>b_batchnorm5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm5_V_ce0</name>
<Object>b_batchnorm5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm5_V_q0</name>
<Object>b_batchnorm5_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv6_V_address0</name>
<Object>weight_conv6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv6_V_ce0</name>
<Object>weight_conv6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv6_V_q0</name>
<Object>weight_conv6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm6_V_address0</name>
<Object>a_batchnorm6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm6_V_ce0</name>
<Object>a_batchnorm6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm6_V_q0</name>
<Object>a_batchnorm6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm6_V_address0</name>
<Object>b_batchnorm6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm6_V_ce0</name>
<Object>b_batchnorm6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm6_V_q0</name>
<Object>b_batchnorm6_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv7_V_address0</name>
<Object>weight_conv7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv7_V_ce0</name>
<Object>weight_conv7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv7_V_q0</name>
<Object>weight_conv7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm7_V_address0</name>
<Object>a_batchnorm7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm7_V_ce0</name>
<Object>a_batchnorm7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm7_V_q0</name>
<Object>a_batchnorm7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm7_V_address0</name>
<Object>b_batchnorm7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm7_V_ce0</name>
<Object>b_batchnorm7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm7_V_q0</name>
<Object>b_batchnorm7_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv8_V_address0</name>
<Object>weight_conv8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv8_V_ce0</name>
<Object>weight_conv8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>weight_conv8_V_q0</name>
<Object>weight_conv8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>result_V_address0</name>
<Object>result_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>result_V_ce0</name>
<Object>result_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>result_V_we0</name>
<Object>result_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>result_V_d0</name>
<Object>result_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm8_V_address0</name>
<Object>a_batchnorm8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm8_V_ce0</name>
<Object>a_batchnorm8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_batchnorm8_V_q0</name>
<Object>a_batchnorm8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm8_V_address0</name>
<Object>b_batchnorm8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm8_V_ce0</name>
<Object>b_batchnorm8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_batchnorm8_V_q0</name>
<Object>b_batchnorm8_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>26</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
