- name: GICC_AIAR
  long_name: "CPU Interface Aliased Interrupt Acknowledge Register"
  purpose: |
       "
       Provides the INTID of the signaled Group 1 interrupt. A read of this
       register by the PE acts as an acknowledge for the interrupt.
       "
  size: 32
  arch: armv8a
  component: gic_cpu_interface
  execution_state: None

  access_mechanisms:
      - name: ldr
        is_read: True
        offset: 0x20

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: INTID
            lsb: 0
            msb: 23

          - name: 0
            lsb: 24
            msb: 31
            reserved0: True
