
StopWatch.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001cb8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00001cb8  00001d4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000007  00800068  00800068  00001d54  2**0
                  ALLOC
  3 .stab         00000e70  00000000  00000000  00001d54  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000080f  00000000  00000000  00002bc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  000033d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00003533  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  000036c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  00005707  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  00006808  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000778c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000790c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  00007bce  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000845c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 4f 06 	jmp	0xc9e	; 0xc9e <__vector_1>
       8:	0c 94 6b 06 	jmp	0xcd6	; 0xcd6 <__vector_2>
       c:	0c 94 8c 06 	jmp	0xd18	; 0xd18 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 ad 06 	jmp	0xd5a	; 0xd5a <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	af 36       	cpi	r26, 0x6F	; 111
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e8 eb       	ldi	r30, 0xB8	; 184
      78:	fc e1       	ldi	r31, 0x1C	; 28
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 c2 06 	call	0xd84	; 0xd84 <main>
      8a:	0c 94 5a 0e 	jmp	0x1cb4	; 0x1cb4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 23 0e 	jmp	0x1c46	; 0x1c46 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 3f 0e 	jmp	0x1c7e	; 0x1c7e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 2f 0e 	jmp	0x1c5e	; 0x1c5e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 4b 0e 	jmp	0x1c96	; 0x1c96 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 2f 0e 	jmp	0x1c5e	; 0x1c5e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 4b 0e 	jmp	0x1c96	; 0x1c96 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 23 0e 	jmp	0x1c46	; 0x1c46 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 3f 0e 	jmp	0x1c7e	; 0x1c7e <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 2b 0e 	jmp	0x1c56	; 0x1c56 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 47 0e 	jmp	0x1c8e	; 0x1c8e <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 2f 0e 	jmp	0x1c5e	; 0x1c5e <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 4b 0e 	jmp	0x1c96	; 0x1c96 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 2f 0e 	jmp	0x1c5e	; 0x1c5e <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 4b 0e 	jmp	0x1c96	; 0x1c96 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 2f 0e 	jmp	0x1c5e	; 0x1c5e <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 4b 0e 	jmp	0x1c96	; 0x1c96 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 33 0e 	jmp	0x1c66	; 0x1c66 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 4f 0e 	jmp	0x1c9e	; 0x1c9e <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <__vector_1>:



/* External INT0 Interrupt Service Routine */
ISR(INT0_vect)
{
     c9e:	1f 92       	push	r1
     ca0:	0f 92       	push	r0
     ca2:	0f b6       	in	r0, 0x3f	; 63
     ca4:	0f 92       	push	r0
     ca6:	11 24       	eor	r1, r1
     ca8:	df 93       	push	r29
     caa:	cf 93       	push	r28
     cac:	cd b7       	in	r28, 0x3d	; 61
     cae:	de b7       	in	r29, 0x3e	; 62
	/* Reset All Counters */
	SEC1 = 0;
     cb0:	10 92 68 00 	sts	0x0068, r1
	SEC2 = 0;
     cb4:	10 92 69 00 	sts	0x0069, r1
	MIN1 = 0;
     cb8:	10 92 6a 00 	sts	0x006A, r1
	MIN2 = 0;
     cbc:	10 92 6b 00 	sts	0x006B, r1
	HOUR1 = 0;
     cc0:	10 92 6c 00 	sts	0x006C, r1
	HOUR2 = 0;
     cc4:	10 92 6d 00 	sts	0x006D, r1
}
     cc8:	cf 91       	pop	r28
     cca:	df 91       	pop	r29
     ccc:	0f 90       	pop	r0
     cce:	0f be       	out	0x3f, r0	; 63
     cd0:	0f 90       	pop	r0
     cd2:	1f 90       	pop	r1
     cd4:	18 95       	reti

00000cd6 <__vector_2>:

/* External INT1 Interrupt Service Routine */
ISR(INT1_vect)
{
     cd6:	1f 92       	push	r1
     cd8:	0f 92       	push	r0
     cda:	0f b6       	in	r0, 0x3f	; 63
     cdc:	0f 92       	push	r0
     cde:	11 24       	eor	r1, r1
     ce0:	8f 93       	push	r24
     ce2:	af 93       	push	r26
     ce4:	bf 93       	push	r27
     ce6:	ef 93       	push	r30
     ce8:	ff 93       	push	r31
     cea:	df 93       	push	r29
     cec:	cf 93       	push	r28
     cee:	cd b7       	in	r28, 0x3d	; 61
     cf0:	de b7       	in	r29, 0x3e	; 62
	/* Clear bits CS12, CS11 and CS10 to stop the timer (No Clock Source) */

	TCCR1B &= ~(1<<CS12) & ~(1<<CS11) & ~(1<<CS10);
     cf2:	ae e4       	ldi	r26, 0x4E	; 78
     cf4:	b0 e0       	ldi	r27, 0x00	; 0
     cf6:	ee e4       	ldi	r30, 0x4E	; 78
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	88 7f       	andi	r24, 0xF8	; 248
     cfe:	8c 93       	st	X, r24
}
     d00:	cf 91       	pop	r28
     d02:	df 91       	pop	r29
     d04:	ff 91       	pop	r31
     d06:	ef 91       	pop	r30
     d08:	bf 91       	pop	r27
     d0a:	af 91       	pop	r26
     d0c:	8f 91       	pop	r24
     d0e:	0f 90       	pop	r0
     d10:	0f be       	out	0x3f, r0	; 63
     d12:	0f 90       	pop	r0
     d14:	1f 90       	pop	r1
     d16:	18 95       	reti

00000d18 <__vector_3>:

/* External INT2 Interrupt Service Routine */
ISR(INT2_vect)
{
     d18:	1f 92       	push	r1
     d1a:	0f 92       	push	r0
     d1c:	0f b6       	in	r0, 0x3f	; 63
     d1e:	0f 92       	push	r0
     d20:	11 24       	eor	r1, r1
     d22:	8f 93       	push	r24
     d24:	af 93       	push	r26
     d26:	bf 93       	push	r27
     d28:	ef 93       	push	r30
     d2a:	ff 93       	push	r31
     d2c:	df 93       	push	r29
     d2e:	cf 93       	push	r28
     d30:	cd b7       	in	r28, 0x3d	; 61
     d32:	de b7       	in	r29, 0x3e	; 62
	/*Enable Clock Source again at prescaler 1024
	Set Bits CS12, CS10*/

	TCCR1B |= (1<<CS12) | (1<<CS10);
     d34:	ae e4       	ldi	r26, 0x4E	; 78
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	ee e4       	ldi	r30, 0x4E	; 78
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	85 60       	ori	r24, 0x05	; 5
     d40:	8c 93       	st	X, r24

}
     d42:	cf 91       	pop	r28
     d44:	df 91       	pop	r29
     d46:	ff 91       	pop	r31
     d48:	ef 91       	pop	r30
     d4a:	bf 91       	pop	r27
     d4c:	af 91       	pop	r26
     d4e:	8f 91       	pop	r24
     d50:	0f 90       	pop	r0
     d52:	0f be       	out	0x3f, r0	; 63
     d54:	0f 90       	pop	r0
     d56:	1f 90       	pop	r1
     d58:	18 95       	reti

00000d5a <__vector_7>:

/* Interrupt Service Routine for timer0 compare mode */
ISR(TIMER1_COMPA_vect)
{
     d5a:	1f 92       	push	r1
     d5c:	0f 92       	push	r0
     d5e:	0f b6       	in	r0, 0x3f	; 63
     d60:	0f 92       	push	r0
     d62:	11 24       	eor	r1, r1
     d64:	8f 93       	push	r24
     d66:	df 93       	push	r29
     d68:	cf 93       	push	r28
     d6a:	cd b7       	in	r28, 0x3d	; 61
     d6c:	de b7       	in	r29, 0x3e	; 62
	/* set the interrupt flag to indicate that INT occurred */

	Timer1_INT_Flag = 1;
     d6e:	81 e0       	ldi	r24, 0x01	; 1
     d70:	80 93 6e 00 	sts	0x006E, r24
}
     d74:	cf 91       	pop	r28
     d76:	df 91       	pop	r29
     d78:	8f 91       	pop	r24
     d7a:	0f 90       	pop	r0
     d7c:	0f be       	out	0x3f, r0	; 63
     d7e:	0f 90       	pop	r0
     d80:	1f 90       	pop	r1
     d82:	18 95       	reti

00000d84 <main>:




int main (void)
{
     d84:	0f 93       	push	r16
     d86:	1f 93       	push	r17
     d88:	df 93       	push	r29
     d8a:	cf 93       	push	r28
     d8c:	cd b7       	in	r28, 0x3d	; 61
     d8e:	de b7       	in	r29, 0x3e	; 62
     d90:	c2 59       	subi	r28, 0x92	; 146
     d92:	d0 40       	sbci	r29, 0x00	; 0
     d94:	0f b6       	in	r0, 0x3f	; 63
     d96:	f8 94       	cli
     d98:	de bf       	out	0x3e, r29	; 62
     d9a:	0f be       	out	0x3f, r0	; 63
     d9c:	cd bf       	out	0x3d, r28	; 61
	unsigned short i ;					// index for looping
	DDRC |= 0x0F; 						// use first 4 pins of C as output to MCU (into decoder)
     d9e:	a4 e3       	ldi	r26, 0x34	; 52
     da0:	b0 e0       	ldi	r27, 0x00	; 0
     da2:	e4 e3       	ldi	r30, 0x34	; 52
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	80 81       	ld	r24, Z
     da8:	8f 60       	ori	r24, 0x0F	; 15
     daa:	8c 93       	st	X, r24
	PORTC &= 0xF0;						// 7-segment display zero at the beginning.
     dac:	a5 e3       	ldi	r26, 0x35	; 53
     dae:	b0 e0       	ldi	r27, 0x00	; 0
     db0:	e5 e3       	ldi	r30, 0x35	; 53
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	80 7f       	andi	r24, 0xF0	; 240
     db8:	8c 93       	st	X, r24

	DDRA |= 0x3F;						// use first 6-pins in PORTA as output for enabling or disabling the 6 7-Segments
     dba:	aa e3       	ldi	r26, 0x3A	; 58
     dbc:	b0 e0       	ldi	r27, 0x00	; 0
     dbe:	ea e3       	ldi	r30, 0x3A	; 58
     dc0:	f0 e0       	ldi	r31, 0x00	; 0
     dc2:	80 81       	ld	r24, Z
     dc4:	8f 63       	ori	r24, 0x3F	; 63
     dc6:	8c 93       	st	X, r24

	INT0_Init();						// Enable external INT0
     dc8:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <INT0_Init>
	INT1_Init();						// Enable external INT1
     dcc:	0e 94 d6 0d 	call	0x1bac	; 0x1bac <INT1_Init>
	INT2_Init();						// Enable external INT2
     dd0:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <INT2_Init>

	Timer1_CTC_MODE_Init();				// Start the timer.
     dd4:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <Timer1_CTC_MODE_Init>



	while(1)
	{
		if(Timer1_INT_Flag == 1){
     dd8:	80 91 6e 00 	lds	r24, 0x006E
     ddc:	81 30       	cpi	r24, 0x01	; 1
     dde:	09 f0       	breq	.+2      	; 0xde2 <main+0x5e>
     de0:	4a c0       	rjmp	.+148    	; 0xe76 <main+0xf2>

			if(SEC1 < 9)
     de2:	80 91 68 00 	lds	r24, 0x0068
     de6:	89 30       	cpi	r24, 0x09	; 9
     de8:	30 f4       	brcc	.+12     	; 0xdf6 <main+0x72>
			{
				SEC1++;
     dea:	80 91 68 00 	lds	r24, 0x0068
     dee:	8f 5f       	subi	r24, 0xFF	; 255
     df0:	80 93 68 00 	sts	0x0068, r24
     df4:	3e c0       	rjmp	.+124    	; 0xe72 <main+0xee>
			}
			else
			{
				SEC1 = 0;
     df6:	10 92 68 00 	sts	0x0068, r1
				if(SEC2 < 5)
     dfa:	80 91 69 00 	lds	r24, 0x0069
     dfe:	85 30       	cpi	r24, 0x05	; 5
     e00:	30 f4       	brcc	.+12     	; 0xe0e <main+0x8a>
				{
					SEC2++;
     e02:	80 91 69 00 	lds	r24, 0x0069
     e06:	8f 5f       	subi	r24, 0xFF	; 255
     e08:	80 93 69 00 	sts	0x0069, r24
     e0c:	32 c0       	rjmp	.+100    	; 0xe72 <main+0xee>
				}
				else
				{
					SEC2=0;
     e0e:	10 92 69 00 	sts	0x0069, r1
					if(MIN1 < 9)
     e12:	80 91 6a 00 	lds	r24, 0x006A
     e16:	89 30       	cpi	r24, 0x09	; 9
     e18:	30 f4       	brcc	.+12     	; 0xe26 <main+0xa2>
					{
						MIN1++;
     e1a:	80 91 6a 00 	lds	r24, 0x006A
     e1e:	8f 5f       	subi	r24, 0xFF	; 255
     e20:	80 93 6a 00 	sts	0x006A, r24
     e24:	26 c0       	rjmp	.+76     	; 0xe72 <main+0xee>
					}
					else
					{
						MIN1 = 0;
     e26:	10 92 6a 00 	sts	0x006A, r1
						if(MIN2 < 5)
     e2a:	80 91 6b 00 	lds	r24, 0x006B
     e2e:	85 30       	cpi	r24, 0x05	; 5
     e30:	30 f4       	brcc	.+12     	; 0xe3e <main+0xba>
						{
							MIN2++;
     e32:	80 91 6b 00 	lds	r24, 0x006B
     e36:	8f 5f       	subi	r24, 0xFF	; 255
     e38:	80 93 6b 00 	sts	0x006B, r24
     e3c:	1a c0       	rjmp	.+52     	; 0xe72 <main+0xee>
						}
						else
						{
							MIN2 = 0;
     e3e:	10 92 6b 00 	sts	0x006B, r1
							if(HOUR1 < 9)
     e42:	80 91 6c 00 	lds	r24, 0x006C
     e46:	89 30       	cpi	r24, 0x09	; 9
     e48:	30 f4       	brcc	.+12     	; 0xe56 <main+0xd2>
							{
								HOUR1++;
     e4a:	80 91 6c 00 	lds	r24, 0x006C
     e4e:	8f 5f       	subi	r24, 0xFF	; 255
     e50:	80 93 6c 00 	sts	0x006C, r24
     e54:	0e c0       	rjmp	.+28     	; 0xe72 <main+0xee>
							}
							else
							{
								HOUR1 = 0;
     e56:	10 92 6c 00 	sts	0x006C, r1
								if(HOUR2 < 9)
     e5a:	80 91 6d 00 	lds	r24, 0x006D
     e5e:	89 30       	cpi	r24, 0x09	; 9
     e60:	30 f4       	brcc	.+12     	; 0xe6e <main+0xea>
								{
									HOUR2++;
     e62:	80 91 6d 00 	lds	r24, 0x006D
     e66:	8f 5f       	subi	r24, 0xFF	; 255
     e68:	80 93 6d 00 	sts	0x006D, r24
     e6c:	02 c0       	rjmp	.+4      	; 0xe72 <main+0xee>
								}
								else
								{
									HOUR2 = 0;
     e6e:	10 92 6d 00 	sts	0x006D, r1
					}

				}
			}
			// reset the interrupt event flag
			Timer1_INT_Flag = 0;
     e72:	10 92 6e 00 	sts	0x006E, r1
		}


			PORTA = (PORTA & 0xC0) | (1<<PA0);
     e76:	ab e3       	ldi	r26, 0x3B	; 59
     e78:	b0 e0       	ldi	r27, 0x00	; 0
     e7a:	eb e3       	ldi	r30, 0x3B	; 59
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	80 7c       	andi	r24, 0xC0	; 192
     e82:	81 60       	ori	r24, 0x01	; 1
     e84:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (SEC1 & 0x0F);
     e86:	a5 e3       	ldi	r26, 0x35	; 53
     e88:	b0 e0       	ldi	r27, 0x00	; 0
     e8a:	e5 e3       	ldi	r30, 0x35	; 53
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	80 81       	ld	r24, Z
     e90:	98 2f       	mov	r25, r24
     e92:	90 7f       	andi	r25, 0xF0	; 240
     e94:	80 91 68 00 	lds	r24, 0x0068
     e98:	8f 70       	andi	r24, 0x0F	; 15
     e9a:	89 2b       	or	r24, r25
     e9c:	8c 93       	st	X, r24
     e9e:	fe 01       	movw	r30, r28
     ea0:	e3 57       	subi	r30, 0x73	; 115
     ea2:	ff 4f       	sbci	r31, 0xFF	; 255
     ea4:	87 e1       	ldi	r24, 0x17	; 23
     ea6:	97 eb       	ldi	r25, 0xB7	; 183
     ea8:	a1 ed       	ldi	r26, 0xD1	; 209
     eaa:	b8 e3       	ldi	r27, 0x38	; 56
     eac:	80 83       	st	Z, r24
     eae:	91 83       	std	Z+1, r25	; 0x01
     eb0:	a2 83       	std	Z+2, r26	; 0x02
     eb2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
     eb4:	8e 01       	movw	r16, r28
     eb6:	07 57       	subi	r16, 0x77	; 119
     eb8:	1f 4f       	sbci	r17, 0xFF	; 255
     eba:	fe 01       	movw	r30, r28
     ebc:	e3 57       	subi	r30, 0x73	; 115
     ebe:	ff 4f       	sbci	r31, 0xFF	; 255
     ec0:	60 81       	ld	r22, Z
     ec2:	71 81       	ldd	r23, Z+1	; 0x01
     ec4:	82 81       	ldd	r24, Z+2	; 0x02
     ec6:	93 81       	ldd	r25, Z+3	; 0x03
     ec8:	2b ea       	ldi	r18, 0xAB	; 171
     eca:	3a ea       	ldi	r19, 0xAA	; 170
     ecc:	4a ea       	ldi	r20, 0xAA	; 170
     ece:	5e e3       	ldi	r21, 0x3E	; 62
     ed0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ed4:	dc 01       	movw	r26, r24
     ed6:	cb 01       	movw	r24, r22
     ed8:	f8 01       	movw	r30, r16
     eda:	80 83       	st	Z, r24
     edc:	91 83       	std	Z+1, r25	; 0x01
     ede:	a2 83       	std	Z+2, r26	; 0x02
     ee0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     ee2:	fe 01       	movw	r30, r28
     ee4:	e7 57       	subi	r30, 0x77	; 119
     ee6:	ff 4f       	sbci	r31, 0xFF	; 255
     ee8:	60 81       	ld	r22, Z
     eea:	71 81       	ldd	r23, Z+1	; 0x01
     eec:	82 81       	ldd	r24, Z+2	; 0x02
     eee:	93 81       	ldd	r25, Z+3	; 0x03
     ef0:	20 e0       	ldi	r18, 0x00	; 0
     ef2:	30 e0       	ldi	r19, 0x00	; 0
     ef4:	40 e8       	ldi	r20, 0x80	; 128
     ef6:	5f e3       	ldi	r21, 0x3F	; 63
     ef8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     efc:	88 23       	and	r24, r24
     efe:	34 f4       	brge	.+12     	; 0xf0c <main+0x188>
		__ticks = 1;
     f00:	fe 01       	movw	r30, r28
     f02:	e8 57       	subi	r30, 0x78	; 120
     f04:	ff 4f       	sbci	r31, 0xFF	; 255
     f06:	81 e0       	ldi	r24, 0x01	; 1
     f08:	80 83       	st	Z, r24
     f0a:	e0 c0       	rjmp	.+448    	; 0x10cc <main+0x348>
	else if (__tmp > 255)
     f0c:	fe 01       	movw	r30, r28
     f0e:	e7 57       	subi	r30, 0x77	; 119
     f10:	ff 4f       	sbci	r31, 0xFF	; 255
     f12:	60 81       	ld	r22, Z
     f14:	71 81       	ldd	r23, Z+1	; 0x01
     f16:	82 81       	ldd	r24, Z+2	; 0x02
     f18:	93 81       	ldd	r25, Z+3	; 0x03
     f1a:	20 e0       	ldi	r18, 0x00	; 0
     f1c:	30 e0       	ldi	r19, 0x00	; 0
     f1e:	4f e7       	ldi	r20, 0x7F	; 127
     f20:	53 e4       	ldi	r21, 0x43	; 67
     f22:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     f26:	18 16       	cp	r1, r24
     f28:	0c f0       	brlt	.+2      	; 0xf2c <main+0x1a8>
     f2a:	c0 c0       	rjmp	.+384    	; 0x10ac <main+0x328>
	{
		_delay_ms(__us / 1000.0);
     f2c:	fe 01       	movw	r30, r28
     f2e:	e3 57       	subi	r30, 0x73	; 115
     f30:	ff 4f       	sbci	r31, 0xFF	; 255
     f32:	60 81       	ld	r22, Z
     f34:	71 81       	ldd	r23, Z+1	; 0x01
     f36:	82 81       	ldd	r24, Z+2	; 0x02
     f38:	93 81       	ldd	r25, Z+3	; 0x03
     f3a:	20 e0       	ldi	r18, 0x00	; 0
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	4a e7       	ldi	r20, 0x7A	; 122
     f40:	54 e4       	ldi	r21, 0x44	; 68
     f42:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
     f46:	dc 01       	movw	r26, r24
     f48:	cb 01       	movw	r24, r22
     f4a:	fe 01       	movw	r30, r28
     f4c:	ec 57       	subi	r30, 0x7C	; 124
     f4e:	ff 4f       	sbci	r31, 0xFF	; 255
     f50:	80 83       	st	Z, r24
     f52:	91 83       	std	Z+1, r25	; 0x01
     f54:	a2 83       	std	Z+2, r26	; 0x02
     f56:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f58:	8e 01       	movw	r16, r28
     f5a:	00 58       	subi	r16, 0x80	; 128
     f5c:	1f 4f       	sbci	r17, 0xFF	; 255
     f5e:	fe 01       	movw	r30, r28
     f60:	ec 57       	subi	r30, 0x7C	; 124
     f62:	ff 4f       	sbci	r31, 0xFF	; 255
     f64:	60 81       	ld	r22, Z
     f66:	71 81       	ldd	r23, Z+1	; 0x01
     f68:	82 81       	ldd	r24, Z+2	; 0x02
     f6a:	93 81       	ldd	r25, Z+3	; 0x03
     f6c:	20 e0       	ldi	r18, 0x00	; 0
     f6e:	30 e0       	ldi	r19, 0x00	; 0
     f70:	4a e7       	ldi	r20, 0x7A	; 122
     f72:	53 e4       	ldi	r21, 0x43	; 67
     f74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f78:	dc 01       	movw	r26, r24
     f7a:	cb 01       	movw	r24, r22
     f7c:	f8 01       	movw	r30, r16
     f7e:	80 83       	st	Z, r24
     f80:	91 83       	std	Z+1, r25	; 0x01
     f82:	a2 83       	std	Z+2, r26	; 0x02
     f84:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     f86:	fe 01       	movw	r30, r28
     f88:	e0 58       	subi	r30, 0x80	; 128
     f8a:	ff 4f       	sbci	r31, 0xFF	; 255
     f8c:	60 81       	ld	r22, Z
     f8e:	71 81       	ldd	r23, Z+1	; 0x01
     f90:	82 81       	ldd	r24, Z+2	; 0x02
     f92:	93 81       	ldd	r25, Z+3	; 0x03
     f94:	20 e0       	ldi	r18, 0x00	; 0
     f96:	30 e0       	ldi	r19, 0x00	; 0
     f98:	40 e8       	ldi	r20, 0x80	; 128
     f9a:	5f e3       	ldi	r21, 0x3F	; 63
     f9c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     fa0:	88 23       	and	r24, r24
     fa2:	44 f4       	brge	.+16     	; 0xfb4 <main+0x230>
		__ticks = 1;
     fa4:	fe 01       	movw	r30, r28
     fa6:	e2 58       	subi	r30, 0x82	; 130
     fa8:	ff 4f       	sbci	r31, 0xFF	; 255
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	91 83       	std	Z+1, r25	; 0x01
     fb0:	80 83       	st	Z, r24
     fb2:	64 c0       	rjmp	.+200    	; 0x107c <main+0x2f8>
	else if (__tmp > 65535)
     fb4:	fe 01       	movw	r30, r28
     fb6:	e0 58       	subi	r30, 0x80	; 128
     fb8:	ff 4f       	sbci	r31, 0xFF	; 255
     fba:	60 81       	ld	r22, Z
     fbc:	71 81       	ldd	r23, Z+1	; 0x01
     fbe:	82 81       	ldd	r24, Z+2	; 0x02
     fc0:	93 81       	ldd	r25, Z+3	; 0x03
     fc2:	20 e0       	ldi	r18, 0x00	; 0
     fc4:	3f ef       	ldi	r19, 0xFF	; 255
     fc6:	4f e7       	ldi	r20, 0x7F	; 127
     fc8:	57 e4       	ldi	r21, 0x47	; 71
     fca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     fce:	18 16       	cp	r1, r24
     fd0:	0c f0       	brlt	.+2      	; 0xfd4 <main+0x250>
     fd2:	43 c0       	rjmp	.+134    	; 0x105a <main+0x2d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fd4:	fe 01       	movw	r30, r28
     fd6:	ec 57       	subi	r30, 0x7C	; 124
     fd8:	ff 4f       	sbci	r31, 0xFF	; 255
     fda:	60 81       	ld	r22, Z
     fdc:	71 81       	ldd	r23, Z+1	; 0x01
     fde:	82 81       	ldd	r24, Z+2	; 0x02
     fe0:	93 81       	ldd	r25, Z+3	; 0x03
     fe2:	20 e0       	ldi	r18, 0x00	; 0
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	40 e2       	ldi	r20, 0x20	; 32
     fe8:	51 e4       	ldi	r21, 0x41	; 65
     fea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fee:	dc 01       	movw	r26, r24
     ff0:	cb 01       	movw	r24, r22
     ff2:	8e 01       	movw	r16, r28
     ff4:	02 58       	subi	r16, 0x82	; 130
     ff6:	1f 4f       	sbci	r17, 0xFF	; 255
     ff8:	bc 01       	movw	r22, r24
     ffa:	cd 01       	movw	r24, r26
     ffc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1000:	dc 01       	movw	r26, r24
    1002:	cb 01       	movw	r24, r22
    1004:	f8 01       	movw	r30, r16
    1006:	91 83       	std	Z+1, r25	; 0x01
    1008:	80 83       	st	Z, r24
    100a:	1f c0       	rjmp	.+62     	; 0x104a <main+0x2c6>
    100c:	fe 01       	movw	r30, r28
    100e:	e4 58       	subi	r30, 0x84	; 132
    1010:	ff 4f       	sbci	r31, 0xFF	; 255
    1012:	89 e1       	ldi	r24, 0x19	; 25
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	91 83       	std	Z+1, r25	; 0x01
    1018:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    101a:	fe 01       	movw	r30, r28
    101c:	e4 58       	subi	r30, 0x84	; 132
    101e:	ff 4f       	sbci	r31, 0xFF	; 255
    1020:	80 81       	ld	r24, Z
    1022:	91 81       	ldd	r25, Z+1	; 0x01
    1024:	01 97       	sbiw	r24, 0x01	; 1
    1026:	f1 f7       	brne	.-4      	; 0x1024 <main+0x2a0>
    1028:	fe 01       	movw	r30, r28
    102a:	e4 58       	subi	r30, 0x84	; 132
    102c:	ff 4f       	sbci	r31, 0xFF	; 255
    102e:	91 83       	std	Z+1, r25	; 0x01
    1030:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1032:	de 01       	movw	r26, r28
    1034:	a2 58       	subi	r26, 0x82	; 130
    1036:	bf 4f       	sbci	r27, 0xFF	; 255
    1038:	fe 01       	movw	r30, r28
    103a:	e2 58       	subi	r30, 0x82	; 130
    103c:	ff 4f       	sbci	r31, 0xFF	; 255
    103e:	80 81       	ld	r24, Z
    1040:	91 81       	ldd	r25, Z+1	; 0x01
    1042:	01 97       	sbiw	r24, 0x01	; 1
    1044:	11 96       	adiw	r26, 0x01	; 1
    1046:	9c 93       	st	X, r25
    1048:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    104a:	fe 01       	movw	r30, r28
    104c:	e2 58       	subi	r30, 0x82	; 130
    104e:	ff 4f       	sbci	r31, 0xFF	; 255
    1050:	80 81       	ld	r24, Z
    1052:	91 81       	ldd	r25, Z+1	; 0x01
    1054:	00 97       	sbiw	r24, 0x00	; 0
    1056:	d1 f6       	brne	.-76     	; 0x100c <main+0x288>
    1058:	4b c0       	rjmp	.+150    	; 0x10f0 <main+0x36c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    105a:	8e 01       	movw	r16, r28
    105c:	02 58       	subi	r16, 0x82	; 130
    105e:	1f 4f       	sbci	r17, 0xFF	; 255
    1060:	fe 01       	movw	r30, r28
    1062:	e0 58       	subi	r30, 0x80	; 128
    1064:	ff 4f       	sbci	r31, 0xFF	; 255
    1066:	60 81       	ld	r22, Z
    1068:	71 81       	ldd	r23, Z+1	; 0x01
    106a:	82 81       	ldd	r24, Z+2	; 0x02
    106c:	93 81       	ldd	r25, Z+3	; 0x03
    106e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1072:	dc 01       	movw	r26, r24
    1074:	cb 01       	movw	r24, r22
    1076:	f8 01       	movw	r30, r16
    1078:	91 83       	std	Z+1, r25	; 0x01
    107a:	80 83       	st	Z, r24
    107c:	de 01       	movw	r26, r28
    107e:	a6 58       	subi	r26, 0x86	; 134
    1080:	bf 4f       	sbci	r27, 0xFF	; 255
    1082:	fe 01       	movw	r30, r28
    1084:	e2 58       	subi	r30, 0x82	; 130
    1086:	ff 4f       	sbci	r31, 0xFF	; 255
    1088:	80 81       	ld	r24, Z
    108a:	91 81       	ldd	r25, Z+1	; 0x01
    108c:	11 96       	adiw	r26, 0x01	; 1
    108e:	9c 93       	st	X, r25
    1090:	8e 93       	st	-X, r24
    1092:	fe 01       	movw	r30, r28
    1094:	e6 58       	subi	r30, 0x86	; 134
    1096:	ff 4f       	sbci	r31, 0xFF	; 255
    1098:	80 81       	ld	r24, Z
    109a:	91 81       	ldd	r25, Z+1	; 0x01
    109c:	01 97       	sbiw	r24, 0x01	; 1
    109e:	f1 f7       	brne	.-4      	; 0x109c <main+0x318>
    10a0:	fe 01       	movw	r30, r28
    10a2:	e6 58       	subi	r30, 0x86	; 134
    10a4:	ff 4f       	sbci	r31, 0xFF	; 255
    10a6:	91 83       	std	Z+1, r25	; 0x01
    10a8:	80 83       	st	Z, r24
    10aa:	22 c0       	rjmp	.+68     	; 0x10f0 <main+0x36c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    10ac:	8e 01       	movw	r16, r28
    10ae:	08 57       	subi	r16, 0x78	; 120
    10b0:	1f 4f       	sbci	r17, 0xFF	; 255
    10b2:	fe 01       	movw	r30, r28
    10b4:	e7 57       	subi	r30, 0x77	; 119
    10b6:	ff 4f       	sbci	r31, 0xFF	; 255
    10b8:	60 81       	ld	r22, Z
    10ba:	71 81       	ldd	r23, Z+1	; 0x01
    10bc:	82 81       	ldd	r24, Z+2	; 0x02
    10be:	93 81       	ldd	r25, Z+3	; 0x03
    10c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10c4:	dc 01       	movw	r26, r24
    10c6:	cb 01       	movw	r24, r22
    10c8:	f8 01       	movw	r30, r16
    10ca:	80 83       	st	Z, r24
    10cc:	de 01       	movw	r26, r28
    10ce:	a7 58       	subi	r26, 0x87	; 135
    10d0:	bf 4f       	sbci	r27, 0xFF	; 255
    10d2:	fe 01       	movw	r30, r28
    10d4:	e8 57       	subi	r30, 0x78	; 120
    10d6:	ff 4f       	sbci	r31, 0xFF	; 255
    10d8:	80 81       	ld	r24, Z
    10da:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    10dc:	fe 01       	movw	r30, r28
    10de:	e7 58       	subi	r30, 0x87	; 135
    10e0:	ff 4f       	sbci	r31, 0xFF	; 255
    10e2:	80 81       	ld	r24, Z
    10e4:	8a 95       	dec	r24
    10e6:	f1 f7       	brne	.-4      	; 0x10e4 <main+0x360>
    10e8:	fe 01       	movw	r30, r28
    10ea:	e7 58       	subi	r30, 0x87	; 135
    10ec:	ff 4f       	sbci	r31, 0xFF	; 255
    10ee:	80 83       	st	Z, r24
			_delay_us(0.0001);
			PORTA = (PORTA & 0xC0) | (1<<PA1);
    10f0:	ab e3       	ldi	r26, 0x3B	; 59
    10f2:	b0 e0       	ldi	r27, 0x00	; 0
    10f4:	eb e3       	ldi	r30, 0x3B	; 59
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	80 7c       	andi	r24, 0xC0	; 192
    10fc:	82 60       	ori	r24, 0x02	; 2
    10fe:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (SEC2 & 0x0F);
    1100:	a5 e3       	ldi	r26, 0x35	; 53
    1102:	b0 e0       	ldi	r27, 0x00	; 0
    1104:	e5 e3       	ldi	r30, 0x35	; 53
    1106:	f0 e0       	ldi	r31, 0x00	; 0
    1108:	80 81       	ld	r24, Z
    110a:	98 2f       	mov	r25, r24
    110c:	90 7f       	andi	r25, 0xF0	; 240
    110e:	80 91 69 00 	lds	r24, 0x0069
    1112:	8f 70       	andi	r24, 0x0F	; 15
    1114:	89 2b       	or	r24, r25
    1116:	8c 93       	st	X, r24
    1118:	fe 01       	movw	r30, r28
    111a:	eb 58       	subi	r30, 0x8B	; 139
    111c:	ff 4f       	sbci	r31, 0xFF	; 255
    111e:	87 e1       	ldi	r24, 0x17	; 23
    1120:	97 eb       	ldi	r25, 0xB7	; 183
    1122:	a1 ed       	ldi	r26, 0xD1	; 209
    1124:	b8 e3       	ldi	r27, 0x38	; 56
    1126:	80 83       	st	Z, r24
    1128:	91 83       	std	Z+1, r25	; 0x01
    112a:	a2 83       	std	Z+2, r26	; 0x02
    112c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    112e:	8e 01       	movw	r16, r28
    1130:	0f 58       	subi	r16, 0x8F	; 143
    1132:	1f 4f       	sbci	r17, 0xFF	; 255
    1134:	fe 01       	movw	r30, r28
    1136:	eb 58       	subi	r30, 0x8B	; 139
    1138:	ff 4f       	sbci	r31, 0xFF	; 255
    113a:	60 81       	ld	r22, Z
    113c:	71 81       	ldd	r23, Z+1	; 0x01
    113e:	82 81       	ldd	r24, Z+2	; 0x02
    1140:	93 81       	ldd	r25, Z+3	; 0x03
    1142:	2b ea       	ldi	r18, 0xAB	; 171
    1144:	3a ea       	ldi	r19, 0xAA	; 170
    1146:	4a ea       	ldi	r20, 0xAA	; 170
    1148:	5e e3       	ldi	r21, 0x3E	; 62
    114a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    114e:	dc 01       	movw	r26, r24
    1150:	cb 01       	movw	r24, r22
    1152:	f8 01       	movw	r30, r16
    1154:	80 83       	st	Z, r24
    1156:	91 83       	std	Z+1, r25	; 0x01
    1158:	a2 83       	std	Z+2, r26	; 0x02
    115a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    115c:	fe 01       	movw	r30, r28
    115e:	ef 58       	subi	r30, 0x8F	; 143
    1160:	ff 4f       	sbci	r31, 0xFF	; 255
    1162:	60 81       	ld	r22, Z
    1164:	71 81       	ldd	r23, Z+1	; 0x01
    1166:	82 81       	ldd	r24, Z+2	; 0x02
    1168:	93 81       	ldd	r25, Z+3	; 0x03
    116a:	20 e0       	ldi	r18, 0x00	; 0
    116c:	30 e0       	ldi	r19, 0x00	; 0
    116e:	40 e8       	ldi	r20, 0x80	; 128
    1170:	5f e3       	ldi	r21, 0x3F	; 63
    1172:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1176:	88 23       	and	r24, r24
    1178:	34 f4       	brge	.+12     	; 0x1186 <main+0x402>
		__ticks = 1;
    117a:	fe 01       	movw	r30, r28
    117c:	e0 59       	subi	r30, 0x90	; 144
    117e:	ff 4f       	sbci	r31, 0xFF	; 255
    1180:	81 e0       	ldi	r24, 0x01	; 1
    1182:	80 83       	st	Z, r24
    1184:	e0 c0       	rjmp	.+448    	; 0x1346 <main+0x5c2>
	else if (__tmp > 255)
    1186:	fe 01       	movw	r30, r28
    1188:	ef 58       	subi	r30, 0x8F	; 143
    118a:	ff 4f       	sbci	r31, 0xFF	; 255
    118c:	60 81       	ld	r22, Z
    118e:	71 81       	ldd	r23, Z+1	; 0x01
    1190:	82 81       	ldd	r24, Z+2	; 0x02
    1192:	93 81       	ldd	r25, Z+3	; 0x03
    1194:	20 e0       	ldi	r18, 0x00	; 0
    1196:	30 e0       	ldi	r19, 0x00	; 0
    1198:	4f e7       	ldi	r20, 0x7F	; 127
    119a:	53 e4       	ldi	r21, 0x43	; 67
    119c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    11a0:	18 16       	cp	r1, r24
    11a2:	0c f0       	brlt	.+2      	; 0x11a6 <main+0x422>
    11a4:	c0 c0       	rjmp	.+384    	; 0x1326 <main+0x5a2>
	{
		_delay_ms(__us / 1000.0);
    11a6:	fe 01       	movw	r30, r28
    11a8:	eb 58       	subi	r30, 0x8B	; 139
    11aa:	ff 4f       	sbci	r31, 0xFF	; 255
    11ac:	60 81       	ld	r22, Z
    11ae:	71 81       	ldd	r23, Z+1	; 0x01
    11b0:	82 81       	ldd	r24, Z+2	; 0x02
    11b2:	93 81       	ldd	r25, Z+3	; 0x03
    11b4:	20 e0       	ldi	r18, 0x00	; 0
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	4a e7       	ldi	r20, 0x7A	; 122
    11ba:	54 e4       	ldi	r21, 0x44	; 68
    11bc:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    11c0:	dc 01       	movw	r26, r24
    11c2:	cb 01       	movw	r24, r22
    11c4:	fe 01       	movw	r30, r28
    11c6:	e4 59       	subi	r30, 0x94	; 148
    11c8:	ff 4f       	sbci	r31, 0xFF	; 255
    11ca:	80 83       	st	Z, r24
    11cc:	91 83       	std	Z+1, r25	; 0x01
    11ce:	a2 83       	std	Z+2, r26	; 0x02
    11d0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11d2:	8e 01       	movw	r16, r28
    11d4:	08 59       	subi	r16, 0x98	; 152
    11d6:	1f 4f       	sbci	r17, 0xFF	; 255
    11d8:	fe 01       	movw	r30, r28
    11da:	e4 59       	subi	r30, 0x94	; 148
    11dc:	ff 4f       	sbci	r31, 0xFF	; 255
    11de:	60 81       	ld	r22, Z
    11e0:	71 81       	ldd	r23, Z+1	; 0x01
    11e2:	82 81       	ldd	r24, Z+2	; 0x02
    11e4:	93 81       	ldd	r25, Z+3	; 0x03
    11e6:	20 e0       	ldi	r18, 0x00	; 0
    11e8:	30 e0       	ldi	r19, 0x00	; 0
    11ea:	4a e7       	ldi	r20, 0x7A	; 122
    11ec:	53 e4       	ldi	r21, 0x43	; 67
    11ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11f2:	dc 01       	movw	r26, r24
    11f4:	cb 01       	movw	r24, r22
    11f6:	f8 01       	movw	r30, r16
    11f8:	80 83       	st	Z, r24
    11fa:	91 83       	std	Z+1, r25	; 0x01
    11fc:	a2 83       	std	Z+2, r26	; 0x02
    11fe:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1200:	fe 01       	movw	r30, r28
    1202:	e8 59       	subi	r30, 0x98	; 152
    1204:	ff 4f       	sbci	r31, 0xFF	; 255
    1206:	60 81       	ld	r22, Z
    1208:	71 81       	ldd	r23, Z+1	; 0x01
    120a:	82 81       	ldd	r24, Z+2	; 0x02
    120c:	93 81       	ldd	r25, Z+3	; 0x03
    120e:	20 e0       	ldi	r18, 0x00	; 0
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	40 e8       	ldi	r20, 0x80	; 128
    1214:	5f e3       	ldi	r21, 0x3F	; 63
    1216:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    121a:	88 23       	and	r24, r24
    121c:	44 f4       	brge	.+16     	; 0x122e <main+0x4aa>
		__ticks = 1;
    121e:	fe 01       	movw	r30, r28
    1220:	ea 59       	subi	r30, 0x9A	; 154
    1222:	ff 4f       	sbci	r31, 0xFF	; 255
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	91 83       	std	Z+1, r25	; 0x01
    122a:	80 83       	st	Z, r24
    122c:	64 c0       	rjmp	.+200    	; 0x12f6 <main+0x572>
	else if (__tmp > 65535)
    122e:	fe 01       	movw	r30, r28
    1230:	e8 59       	subi	r30, 0x98	; 152
    1232:	ff 4f       	sbci	r31, 0xFF	; 255
    1234:	60 81       	ld	r22, Z
    1236:	71 81       	ldd	r23, Z+1	; 0x01
    1238:	82 81       	ldd	r24, Z+2	; 0x02
    123a:	93 81       	ldd	r25, Z+3	; 0x03
    123c:	20 e0       	ldi	r18, 0x00	; 0
    123e:	3f ef       	ldi	r19, 0xFF	; 255
    1240:	4f e7       	ldi	r20, 0x7F	; 127
    1242:	57 e4       	ldi	r21, 0x47	; 71
    1244:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1248:	18 16       	cp	r1, r24
    124a:	0c f0       	brlt	.+2      	; 0x124e <main+0x4ca>
    124c:	43 c0       	rjmp	.+134    	; 0x12d4 <main+0x550>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    124e:	fe 01       	movw	r30, r28
    1250:	e4 59       	subi	r30, 0x94	; 148
    1252:	ff 4f       	sbci	r31, 0xFF	; 255
    1254:	60 81       	ld	r22, Z
    1256:	71 81       	ldd	r23, Z+1	; 0x01
    1258:	82 81       	ldd	r24, Z+2	; 0x02
    125a:	93 81       	ldd	r25, Z+3	; 0x03
    125c:	20 e0       	ldi	r18, 0x00	; 0
    125e:	30 e0       	ldi	r19, 0x00	; 0
    1260:	40 e2       	ldi	r20, 0x20	; 32
    1262:	51 e4       	ldi	r21, 0x41	; 65
    1264:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1268:	dc 01       	movw	r26, r24
    126a:	cb 01       	movw	r24, r22
    126c:	8e 01       	movw	r16, r28
    126e:	0a 59       	subi	r16, 0x9A	; 154
    1270:	1f 4f       	sbci	r17, 0xFF	; 255
    1272:	bc 01       	movw	r22, r24
    1274:	cd 01       	movw	r24, r26
    1276:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    127a:	dc 01       	movw	r26, r24
    127c:	cb 01       	movw	r24, r22
    127e:	f8 01       	movw	r30, r16
    1280:	91 83       	std	Z+1, r25	; 0x01
    1282:	80 83       	st	Z, r24
    1284:	1f c0       	rjmp	.+62     	; 0x12c4 <main+0x540>
    1286:	fe 01       	movw	r30, r28
    1288:	ec 59       	subi	r30, 0x9C	; 156
    128a:	ff 4f       	sbci	r31, 0xFF	; 255
    128c:	89 e1       	ldi	r24, 0x19	; 25
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	91 83       	std	Z+1, r25	; 0x01
    1292:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1294:	fe 01       	movw	r30, r28
    1296:	ec 59       	subi	r30, 0x9C	; 156
    1298:	ff 4f       	sbci	r31, 0xFF	; 255
    129a:	80 81       	ld	r24, Z
    129c:	91 81       	ldd	r25, Z+1	; 0x01
    129e:	01 97       	sbiw	r24, 0x01	; 1
    12a0:	f1 f7       	brne	.-4      	; 0x129e <main+0x51a>
    12a2:	fe 01       	movw	r30, r28
    12a4:	ec 59       	subi	r30, 0x9C	; 156
    12a6:	ff 4f       	sbci	r31, 0xFF	; 255
    12a8:	91 83       	std	Z+1, r25	; 0x01
    12aa:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12ac:	de 01       	movw	r26, r28
    12ae:	aa 59       	subi	r26, 0x9A	; 154
    12b0:	bf 4f       	sbci	r27, 0xFF	; 255
    12b2:	fe 01       	movw	r30, r28
    12b4:	ea 59       	subi	r30, 0x9A	; 154
    12b6:	ff 4f       	sbci	r31, 0xFF	; 255
    12b8:	80 81       	ld	r24, Z
    12ba:	91 81       	ldd	r25, Z+1	; 0x01
    12bc:	01 97       	sbiw	r24, 0x01	; 1
    12be:	11 96       	adiw	r26, 0x01	; 1
    12c0:	9c 93       	st	X, r25
    12c2:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12c4:	fe 01       	movw	r30, r28
    12c6:	ea 59       	subi	r30, 0x9A	; 154
    12c8:	ff 4f       	sbci	r31, 0xFF	; 255
    12ca:	80 81       	ld	r24, Z
    12cc:	91 81       	ldd	r25, Z+1	; 0x01
    12ce:	00 97       	sbiw	r24, 0x00	; 0
    12d0:	d1 f6       	brne	.-76     	; 0x1286 <main+0x502>
    12d2:	4b c0       	rjmp	.+150    	; 0x136a <main+0x5e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12d4:	8e 01       	movw	r16, r28
    12d6:	0a 59       	subi	r16, 0x9A	; 154
    12d8:	1f 4f       	sbci	r17, 0xFF	; 255
    12da:	fe 01       	movw	r30, r28
    12dc:	e8 59       	subi	r30, 0x98	; 152
    12de:	ff 4f       	sbci	r31, 0xFF	; 255
    12e0:	60 81       	ld	r22, Z
    12e2:	71 81       	ldd	r23, Z+1	; 0x01
    12e4:	82 81       	ldd	r24, Z+2	; 0x02
    12e6:	93 81       	ldd	r25, Z+3	; 0x03
    12e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12ec:	dc 01       	movw	r26, r24
    12ee:	cb 01       	movw	r24, r22
    12f0:	f8 01       	movw	r30, r16
    12f2:	91 83       	std	Z+1, r25	; 0x01
    12f4:	80 83       	st	Z, r24
    12f6:	de 01       	movw	r26, r28
    12f8:	ae 59       	subi	r26, 0x9E	; 158
    12fa:	bf 4f       	sbci	r27, 0xFF	; 255
    12fc:	fe 01       	movw	r30, r28
    12fe:	ea 59       	subi	r30, 0x9A	; 154
    1300:	ff 4f       	sbci	r31, 0xFF	; 255
    1302:	80 81       	ld	r24, Z
    1304:	91 81       	ldd	r25, Z+1	; 0x01
    1306:	11 96       	adiw	r26, 0x01	; 1
    1308:	9c 93       	st	X, r25
    130a:	8e 93       	st	-X, r24
    130c:	fe 01       	movw	r30, r28
    130e:	ee 59       	subi	r30, 0x9E	; 158
    1310:	ff 4f       	sbci	r31, 0xFF	; 255
    1312:	80 81       	ld	r24, Z
    1314:	91 81       	ldd	r25, Z+1	; 0x01
    1316:	01 97       	sbiw	r24, 0x01	; 1
    1318:	f1 f7       	brne	.-4      	; 0x1316 <main+0x592>
    131a:	fe 01       	movw	r30, r28
    131c:	ee 59       	subi	r30, 0x9E	; 158
    131e:	ff 4f       	sbci	r31, 0xFF	; 255
    1320:	91 83       	std	Z+1, r25	; 0x01
    1322:	80 83       	st	Z, r24
    1324:	22 c0       	rjmp	.+68     	; 0x136a <main+0x5e6>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1326:	8e 01       	movw	r16, r28
    1328:	00 59       	subi	r16, 0x90	; 144
    132a:	1f 4f       	sbci	r17, 0xFF	; 255
    132c:	fe 01       	movw	r30, r28
    132e:	ef 58       	subi	r30, 0x8F	; 143
    1330:	ff 4f       	sbci	r31, 0xFF	; 255
    1332:	60 81       	ld	r22, Z
    1334:	71 81       	ldd	r23, Z+1	; 0x01
    1336:	82 81       	ldd	r24, Z+2	; 0x02
    1338:	93 81       	ldd	r25, Z+3	; 0x03
    133a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    133e:	dc 01       	movw	r26, r24
    1340:	cb 01       	movw	r24, r22
    1342:	f8 01       	movw	r30, r16
    1344:	80 83       	st	Z, r24
    1346:	de 01       	movw	r26, r28
    1348:	af 59       	subi	r26, 0x9F	; 159
    134a:	bf 4f       	sbci	r27, 0xFF	; 255
    134c:	fe 01       	movw	r30, r28
    134e:	e0 59       	subi	r30, 0x90	; 144
    1350:	ff 4f       	sbci	r31, 0xFF	; 255
    1352:	80 81       	ld	r24, Z
    1354:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1356:	fe 01       	movw	r30, r28
    1358:	ef 59       	subi	r30, 0x9F	; 159
    135a:	ff 4f       	sbci	r31, 0xFF	; 255
    135c:	80 81       	ld	r24, Z
    135e:	8a 95       	dec	r24
    1360:	f1 f7       	brne	.-4      	; 0x135e <main+0x5da>
    1362:	fe 01       	movw	r30, r28
    1364:	ef 59       	subi	r30, 0x9F	; 159
    1366:	ff 4f       	sbci	r31, 0xFF	; 255
    1368:	80 83       	st	Z, r24
			_delay_us(0.0001);
			PORTA = (PORTA & 0xC0) | (1<<PA2);
    136a:	ab e3       	ldi	r26, 0x3B	; 59
    136c:	b0 e0       	ldi	r27, 0x00	; 0
    136e:	eb e3       	ldi	r30, 0x3B	; 59
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	80 81       	ld	r24, Z
    1374:	80 7c       	andi	r24, 0xC0	; 192
    1376:	84 60       	ori	r24, 0x04	; 4
    1378:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (MIN1 & 0x0F);
    137a:	a5 e3       	ldi	r26, 0x35	; 53
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	e5 e3       	ldi	r30, 0x35	; 53
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	98 2f       	mov	r25, r24
    1386:	90 7f       	andi	r25, 0xF0	; 240
    1388:	80 91 6a 00 	lds	r24, 0x006A
    138c:	8f 70       	andi	r24, 0x0F	; 15
    138e:	89 2b       	or	r24, r25
    1390:	8c 93       	st	X, r24
    1392:	fe 01       	movw	r30, r28
    1394:	e3 5a       	subi	r30, 0xA3	; 163
    1396:	ff 4f       	sbci	r31, 0xFF	; 255
    1398:	87 e1       	ldi	r24, 0x17	; 23
    139a:	97 eb       	ldi	r25, 0xB7	; 183
    139c:	a1 ed       	ldi	r26, 0xD1	; 209
    139e:	b8 e3       	ldi	r27, 0x38	; 56
    13a0:	80 83       	st	Z, r24
    13a2:	91 83       	std	Z+1, r25	; 0x01
    13a4:	a2 83       	std	Z+2, r26	; 0x02
    13a6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    13a8:	8e 01       	movw	r16, r28
    13aa:	07 5a       	subi	r16, 0xA7	; 167
    13ac:	1f 4f       	sbci	r17, 0xFF	; 255
    13ae:	fe 01       	movw	r30, r28
    13b0:	e3 5a       	subi	r30, 0xA3	; 163
    13b2:	ff 4f       	sbci	r31, 0xFF	; 255
    13b4:	60 81       	ld	r22, Z
    13b6:	71 81       	ldd	r23, Z+1	; 0x01
    13b8:	82 81       	ldd	r24, Z+2	; 0x02
    13ba:	93 81       	ldd	r25, Z+3	; 0x03
    13bc:	2b ea       	ldi	r18, 0xAB	; 171
    13be:	3a ea       	ldi	r19, 0xAA	; 170
    13c0:	4a ea       	ldi	r20, 0xAA	; 170
    13c2:	5e e3       	ldi	r21, 0x3E	; 62
    13c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13c8:	dc 01       	movw	r26, r24
    13ca:	cb 01       	movw	r24, r22
    13cc:	f8 01       	movw	r30, r16
    13ce:	80 83       	st	Z, r24
    13d0:	91 83       	std	Z+1, r25	; 0x01
    13d2:	a2 83       	std	Z+2, r26	; 0x02
    13d4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    13d6:	fe 01       	movw	r30, r28
    13d8:	e7 5a       	subi	r30, 0xA7	; 167
    13da:	ff 4f       	sbci	r31, 0xFF	; 255
    13dc:	60 81       	ld	r22, Z
    13de:	71 81       	ldd	r23, Z+1	; 0x01
    13e0:	82 81       	ldd	r24, Z+2	; 0x02
    13e2:	93 81       	ldd	r25, Z+3	; 0x03
    13e4:	20 e0       	ldi	r18, 0x00	; 0
    13e6:	30 e0       	ldi	r19, 0x00	; 0
    13e8:	40 e8       	ldi	r20, 0x80	; 128
    13ea:	5f e3       	ldi	r21, 0x3F	; 63
    13ec:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    13f0:	88 23       	and	r24, r24
    13f2:	34 f4       	brge	.+12     	; 0x1400 <main+0x67c>
		__ticks = 1;
    13f4:	fe 01       	movw	r30, r28
    13f6:	e8 5a       	subi	r30, 0xA8	; 168
    13f8:	ff 4f       	sbci	r31, 0xFF	; 255
    13fa:	81 e0       	ldi	r24, 0x01	; 1
    13fc:	80 83       	st	Z, r24
    13fe:	e0 c0       	rjmp	.+448    	; 0x15c0 <main+0x83c>
	else if (__tmp > 255)
    1400:	fe 01       	movw	r30, r28
    1402:	e7 5a       	subi	r30, 0xA7	; 167
    1404:	ff 4f       	sbci	r31, 0xFF	; 255
    1406:	60 81       	ld	r22, Z
    1408:	71 81       	ldd	r23, Z+1	; 0x01
    140a:	82 81       	ldd	r24, Z+2	; 0x02
    140c:	93 81       	ldd	r25, Z+3	; 0x03
    140e:	20 e0       	ldi	r18, 0x00	; 0
    1410:	30 e0       	ldi	r19, 0x00	; 0
    1412:	4f e7       	ldi	r20, 0x7F	; 127
    1414:	53 e4       	ldi	r21, 0x43	; 67
    1416:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    141a:	18 16       	cp	r1, r24
    141c:	0c f0       	brlt	.+2      	; 0x1420 <main+0x69c>
    141e:	c0 c0       	rjmp	.+384    	; 0x15a0 <main+0x81c>
	{
		_delay_ms(__us / 1000.0);
    1420:	fe 01       	movw	r30, r28
    1422:	e3 5a       	subi	r30, 0xA3	; 163
    1424:	ff 4f       	sbci	r31, 0xFF	; 255
    1426:	60 81       	ld	r22, Z
    1428:	71 81       	ldd	r23, Z+1	; 0x01
    142a:	82 81       	ldd	r24, Z+2	; 0x02
    142c:	93 81       	ldd	r25, Z+3	; 0x03
    142e:	20 e0       	ldi	r18, 0x00	; 0
    1430:	30 e0       	ldi	r19, 0x00	; 0
    1432:	4a e7       	ldi	r20, 0x7A	; 122
    1434:	54 e4       	ldi	r21, 0x44	; 68
    1436:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    143a:	dc 01       	movw	r26, r24
    143c:	cb 01       	movw	r24, r22
    143e:	fe 01       	movw	r30, r28
    1440:	ec 5a       	subi	r30, 0xAC	; 172
    1442:	ff 4f       	sbci	r31, 0xFF	; 255
    1444:	80 83       	st	Z, r24
    1446:	91 83       	std	Z+1, r25	; 0x01
    1448:	a2 83       	std	Z+2, r26	; 0x02
    144a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    144c:	8e 01       	movw	r16, r28
    144e:	00 5b       	subi	r16, 0xB0	; 176
    1450:	1f 4f       	sbci	r17, 0xFF	; 255
    1452:	fe 01       	movw	r30, r28
    1454:	ec 5a       	subi	r30, 0xAC	; 172
    1456:	ff 4f       	sbci	r31, 0xFF	; 255
    1458:	60 81       	ld	r22, Z
    145a:	71 81       	ldd	r23, Z+1	; 0x01
    145c:	82 81       	ldd	r24, Z+2	; 0x02
    145e:	93 81       	ldd	r25, Z+3	; 0x03
    1460:	20 e0       	ldi	r18, 0x00	; 0
    1462:	30 e0       	ldi	r19, 0x00	; 0
    1464:	4a e7       	ldi	r20, 0x7A	; 122
    1466:	53 e4       	ldi	r21, 0x43	; 67
    1468:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    146c:	dc 01       	movw	r26, r24
    146e:	cb 01       	movw	r24, r22
    1470:	f8 01       	movw	r30, r16
    1472:	80 83       	st	Z, r24
    1474:	91 83       	std	Z+1, r25	; 0x01
    1476:	a2 83       	std	Z+2, r26	; 0x02
    1478:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    147a:	fe 01       	movw	r30, r28
    147c:	e0 5b       	subi	r30, 0xB0	; 176
    147e:	ff 4f       	sbci	r31, 0xFF	; 255
    1480:	60 81       	ld	r22, Z
    1482:	71 81       	ldd	r23, Z+1	; 0x01
    1484:	82 81       	ldd	r24, Z+2	; 0x02
    1486:	93 81       	ldd	r25, Z+3	; 0x03
    1488:	20 e0       	ldi	r18, 0x00	; 0
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	40 e8       	ldi	r20, 0x80	; 128
    148e:	5f e3       	ldi	r21, 0x3F	; 63
    1490:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1494:	88 23       	and	r24, r24
    1496:	44 f4       	brge	.+16     	; 0x14a8 <main+0x724>
		__ticks = 1;
    1498:	fe 01       	movw	r30, r28
    149a:	e2 5b       	subi	r30, 0xB2	; 178
    149c:	ff 4f       	sbci	r31, 0xFF	; 255
    149e:	81 e0       	ldi	r24, 0x01	; 1
    14a0:	90 e0       	ldi	r25, 0x00	; 0
    14a2:	91 83       	std	Z+1, r25	; 0x01
    14a4:	80 83       	st	Z, r24
    14a6:	64 c0       	rjmp	.+200    	; 0x1570 <main+0x7ec>
	else if (__tmp > 65535)
    14a8:	fe 01       	movw	r30, r28
    14aa:	e0 5b       	subi	r30, 0xB0	; 176
    14ac:	ff 4f       	sbci	r31, 0xFF	; 255
    14ae:	60 81       	ld	r22, Z
    14b0:	71 81       	ldd	r23, Z+1	; 0x01
    14b2:	82 81       	ldd	r24, Z+2	; 0x02
    14b4:	93 81       	ldd	r25, Z+3	; 0x03
    14b6:	20 e0       	ldi	r18, 0x00	; 0
    14b8:	3f ef       	ldi	r19, 0xFF	; 255
    14ba:	4f e7       	ldi	r20, 0x7F	; 127
    14bc:	57 e4       	ldi	r21, 0x47	; 71
    14be:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    14c2:	18 16       	cp	r1, r24
    14c4:	0c f0       	brlt	.+2      	; 0x14c8 <main+0x744>
    14c6:	43 c0       	rjmp	.+134    	; 0x154e <main+0x7ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14c8:	fe 01       	movw	r30, r28
    14ca:	ec 5a       	subi	r30, 0xAC	; 172
    14cc:	ff 4f       	sbci	r31, 0xFF	; 255
    14ce:	60 81       	ld	r22, Z
    14d0:	71 81       	ldd	r23, Z+1	; 0x01
    14d2:	82 81       	ldd	r24, Z+2	; 0x02
    14d4:	93 81       	ldd	r25, Z+3	; 0x03
    14d6:	20 e0       	ldi	r18, 0x00	; 0
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	40 e2       	ldi	r20, 0x20	; 32
    14dc:	51 e4       	ldi	r21, 0x41	; 65
    14de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14e2:	dc 01       	movw	r26, r24
    14e4:	cb 01       	movw	r24, r22
    14e6:	8e 01       	movw	r16, r28
    14e8:	02 5b       	subi	r16, 0xB2	; 178
    14ea:	1f 4f       	sbci	r17, 0xFF	; 255
    14ec:	bc 01       	movw	r22, r24
    14ee:	cd 01       	movw	r24, r26
    14f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14f4:	dc 01       	movw	r26, r24
    14f6:	cb 01       	movw	r24, r22
    14f8:	f8 01       	movw	r30, r16
    14fa:	91 83       	std	Z+1, r25	; 0x01
    14fc:	80 83       	st	Z, r24
    14fe:	1f c0       	rjmp	.+62     	; 0x153e <main+0x7ba>
    1500:	fe 01       	movw	r30, r28
    1502:	e4 5b       	subi	r30, 0xB4	; 180
    1504:	ff 4f       	sbci	r31, 0xFF	; 255
    1506:	89 e1       	ldi	r24, 0x19	; 25
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	91 83       	std	Z+1, r25	; 0x01
    150c:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    150e:	fe 01       	movw	r30, r28
    1510:	e4 5b       	subi	r30, 0xB4	; 180
    1512:	ff 4f       	sbci	r31, 0xFF	; 255
    1514:	80 81       	ld	r24, Z
    1516:	91 81       	ldd	r25, Z+1	; 0x01
    1518:	01 97       	sbiw	r24, 0x01	; 1
    151a:	f1 f7       	brne	.-4      	; 0x1518 <main+0x794>
    151c:	fe 01       	movw	r30, r28
    151e:	e4 5b       	subi	r30, 0xB4	; 180
    1520:	ff 4f       	sbci	r31, 0xFF	; 255
    1522:	91 83       	std	Z+1, r25	; 0x01
    1524:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1526:	de 01       	movw	r26, r28
    1528:	a2 5b       	subi	r26, 0xB2	; 178
    152a:	bf 4f       	sbci	r27, 0xFF	; 255
    152c:	fe 01       	movw	r30, r28
    152e:	e2 5b       	subi	r30, 0xB2	; 178
    1530:	ff 4f       	sbci	r31, 0xFF	; 255
    1532:	80 81       	ld	r24, Z
    1534:	91 81       	ldd	r25, Z+1	; 0x01
    1536:	01 97       	sbiw	r24, 0x01	; 1
    1538:	11 96       	adiw	r26, 0x01	; 1
    153a:	9c 93       	st	X, r25
    153c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    153e:	fe 01       	movw	r30, r28
    1540:	e2 5b       	subi	r30, 0xB2	; 178
    1542:	ff 4f       	sbci	r31, 0xFF	; 255
    1544:	80 81       	ld	r24, Z
    1546:	91 81       	ldd	r25, Z+1	; 0x01
    1548:	00 97       	sbiw	r24, 0x00	; 0
    154a:	d1 f6       	brne	.-76     	; 0x1500 <main+0x77c>
    154c:	4b c0       	rjmp	.+150    	; 0x15e4 <main+0x860>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    154e:	8e 01       	movw	r16, r28
    1550:	02 5b       	subi	r16, 0xB2	; 178
    1552:	1f 4f       	sbci	r17, 0xFF	; 255
    1554:	fe 01       	movw	r30, r28
    1556:	e0 5b       	subi	r30, 0xB0	; 176
    1558:	ff 4f       	sbci	r31, 0xFF	; 255
    155a:	60 81       	ld	r22, Z
    155c:	71 81       	ldd	r23, Z+1	; 0x01
    155e:	82 81       	ldd	r24, Z+2	; 0x02
    1560:	93 81       	ldd	r25, Z+3	; 0x03
    1562:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1566:	dc 01       	movw	r26, r24
    1568:	cb 01       	movw	r24, r22
    156a:	f8 01       	movw	r30, r16
    156c:	91 83       	std	Z+1, r25	; 0x01
    156e:	80 83       	st	Z, r24
    1570:	de 01       	movw	r26, r28
    1572:	a6 5b       	subi	r26, 0xB6	; 182
    1574:	bf 4f       	sbci	r27, 0xFF	; 255
    1576:	fe 01       	movw	r30, r28
    1578:	e2 5b       	subi	r30, 0xB2	; 178
    157a:	ff 4f       	sbci	r31, 0xFF	; 255
    157c:	80 81       	ld	r24, Z
    157e:	91 81       	ldd	r25, Z+1	; 0x01
    1580:	11 96       	adiw	r26, 0x01	; 1
    1582:	9c 93       	st	X, r25
    1584:	8e 93       	st	-X, r24
    1586:	fe 01       	movw	r30, r28
    1588:	e6 5b       	subi	r30, 0xB6	; 182
    158a:	ff 4f       	sbci	r31, 0xFF	; 255
    158c:	80 81       	ld	r24, Z
    158e:	91 81       	ldd	r25, Z+1	; 0x01
    1590:	01 97       	sbiw	r24, 0x01	; 1
    1592:	f1 f7       	brne	.-4      	; 0x1590 <main+0x80c>
    1594:	fe 01       	movw	r30, r28
    1596:	e6 5b       	subi	r30, 0xB6	; 182
    1598:	ff 4f       	sbci	r31, 0xFF	; 255
    159a:	91 83       	std	Z+1, r25	; 0x01
    159c:	80 83       	st	Z, r24
    159e:	22 c0       	rjmp	.+68     	; 0x15e4 <main+0x860>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    15a0:	8e 01       	movw	r16, r28
    15a2:	08 5a       	subi	r16, 0xA8	; 168
    15a4:	1f 4f       	sbci	r17, 0xFF	; 255
    15a6:	fe 01       	movw	r30, r28
    15a8:	e7 5a       	subi	r30, 0xA7	; 167
    15aa:	ff 4f       	sbci	r31, 0xFF	; 255
    15ac:	60 81       	ld	r22, Z
    15ae:	71 81       	ldd	r23, Z+1	; 0x01
    15b0:	82 81       	ldd	r24, Z+2	; 0x02
    15b2:	93 81       	ldd	r25, Z+3	; 0x03
    15b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15b8:	dc 01       	movw	r26, r24
    15ba:	cb 01       	movw	r24, r22
    15bc:	f8 01       	movw	r30, r16
    15be:	80 83       	st	Z, r24
    15c0:	de 01       	movw	r26, r28
    15c2:	a7 5b       	subi	r26, 0xB7	; 183
    15c4:	bf 4f       	sbci	r27, 0xFF	; 255
    15c6:	fe 01       	movw	r30, r28
    15c8:	e8 5a       	subi	r30, 0xA8	; 168
    15ca:	ff 4f       	sbci	r31, 0xFF	; 255
    15cc:	80 81       	ld	r24, Z
    15ce:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    15d0:	fe 01       	movw	r30, r28
    15d2:	e7 5b       	subi	r30, 0xB7	; 183
    15d4:	ff 4f       	sbci	r31, 0xFF	; 255
    15d6:	80 81       	ld	r24, Z
    15d8:	8a 95       	dec	r24
    15da:	f1 f7       	brne	.-4      	; 0x15d8 <main+0x854>
    15dc:	fe 01       	movw	r30, r28
    15de:	e7 5b       	subi	r30, 0xB7	; 183
    15e0:	ff 4f       	sbci	r31, 0xFF	; 255
    15e2:	80 83       	st	Z, r24
			_delay_us(0.0001);
			PORTA = (PORTA & 0xC0) | (1<<PA3);
    15e4:	ab e3       	ldi	r26, 0x3B	; 59
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	eb e3       	ldi	r30, 0x3B	; 59
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	80 7c       	andi	r24, 0xC0	; 192
    15f0:	88 60       	ori	r24, 0x08	; 8
    15f2:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (MIN2 & 0x0F);
    15f4:	a5 e3       	ldi	r26, 0x35	; 53
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	e5 e3       	ldi	r30, 0x35	; 53
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	98 2f       	mov	r25, r24
    1600:	90 7f       	andi	r25, 0xF0	; 240
    1602:	80 91 6b 00 	lds	r24, 0x006B
    1606:	8f 70       	andi	r24, 0x0F	; 15
    1608:	89 2b       	or	r24, r25
    160a:	8c 93       	st	X, r24
    160c:	fe 01       	movw	r30, r28
    160e:	eb 5b       	subi	r30, 0xBB	; 187
    1610:	ff 4f       	sbci	r31, 0xFF	; 255
    1612:	87 e1       	ldi	r24, 0x17	; 23
    1614:	97 eb       	ldi	r25, 0xB7	; 183
    1616:	a1 ed       	ldi	r26, 0xD1	; 209
    1618:	b8 e3       	ldi	r27, 0x38	; 56
    161a:	80 83       	st	Z, r24
    161c:	91 83       	std	Z+1, r25	; 0x01
    161e:	a2 83       	std	Z+2, r26	; 0x02
    1620:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1622:	8e 01       	movw	r16, r28
    1624:	0f 5b       	subi	r16, 0xBF	; 191
    1626:	1f 4f       	sbci	r17, 0xFF	; 255
    1628:	fe 01       	movw	r30, r28
    162a:	eb 5b       	subi	r30, 0xBB	; 187
    162c:	ff 4f       	sbci	r31, 0xFF	; 255
    162e:	60 81       	ld	r22, Z
    1630:	71 81       	ldd	r23, Z+1	; 0x01
    1632:	82 81       	ldd	r24, Z+2	; 0x02
    1634:	93 81       	ldd	r25, Z+3	; 0x03
    1636:	2b ea       	ldi	r18, 0xAB	; 171
    1638:	3a ea       	ldi	r19, 0xAA	; 170
    163a:	4a ea       	ldi	r20, 0xAA	; 170
    163c:	5e e3       	ldi	r21, 0x3E	; 62
    163e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1642:	dc 01       	movw	r26, r24
    1644:	cb 01       	movw	r24, r22
    1646:	f8 01       	movw	r30, r16
    1648:	80 83       	st	Z, r24
    164a:	91 83       	std	Z+1, r25	; 0x01
    164c:	a2 83       	std	Z+2, r26	; 0x02
    164e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1650:	fe 01       	movw	r30, r28
    1652:	ef 5b       	subi	r30, 0xBF	; 191
    1654:	ff 4f       	sbci	r31, 0xFF	; 255
    1656:	60 81       	ld	r22, Z
    1658:	71 81       	ldd	r23, Z+1	; 0x01
    165a:	82 81       	ldd	r24, Z+2	; 0x02
    165c:	93 81       	ldd	r25, Z+3	; 0x03
    165e:	20 e0       	ldi	r18, 0x00	; 0
    1660:	30 e0       	ldi	r19, 0x00	; 0
    1662:	40 e8       	ldi	r20, 0x80	; 128
    1664:	5f e3       	ldi	r21, 0x3F	; 63
    1666:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    166a:	88 23       	and	r24, r24
    166c:	34 f4       	brge	.+12     	; 0x167a <main+0x8f6>
		__ticks = 1;
    166e:	81 e0       	ldi	r24, 0x01	; 1
    1670:	fe 01       	movw	r30, r28
    1672:	e0 5c       	subi	r30, 0xC0	; 192
    1674:	ff 4f       	sbci	r31, 0xFF	; 255
    1676:	80 83       	st	Z, r24
    1678:	9d c0       	rjmp	.+314    	; 0x17b4 <main+0xa30>
	else if (__tmp > 255)
    167a:	fe 01       	movw	r30, r28
    167c:	ef 5b       	subi	r30, 0xBF	; 191
    167e:	ff 4f       	sbci	r31, 0xFF	; 255
    1680:	60 81       	ld	r22, Z
    1682:	71 81       	ldd	r23, Z+1	; 0x01
    1684:	82 81       	ldd	r24, Z+2	; 0x02
    1686:	93 81       	ldd	r25, Z+3	; 0x03
    1688:	20 e0       	ldi	r18, 0x00	; 0
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	4f e7       	ldi	r20, 0x7F	; 127
    168e:	53 e4       	ldi	r21, 0x43	; 67
    1690:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1694:	18 16       	cp	r1, r24
    1696:	0c f0       	brlt	.+2      	; 0x169a <main+0x916>
    1698:	7e c0       	rjmp	.+252    	; 0x1796 <main+0xa12>
	{
		_delay_ms(__us / 1000.0);
    169a:	fe 01       	movw	r30, r28
    169c:	eb 5b       	subi	r30, 0xBB	; 187
    169e:	ff 4f       	sbci	r31, 0xFF	; 255
    16a0:	60 81       	ld	r22, Z
    16a2:	71 81       	ldd	r23, Z+1	; 0x01
    16a4:	82 81       	ldd	r24, Z+2	; 0x02
    16a6:	93 81       	ldd	r25, Z+3	; 0x03
    16a8:	20 e0       	ldi	r18, 0x00	; 0
    16aa:	30 e0       	ldi	r19, 0x00	; 0
    16ac:	4a e7       	ldi	r20, 0x7A	; 122
    16ae:	54 e4       	ldi	r21, 0x44	; 68
    16b0:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    16b4:	dc 01       	movw	r26, r24
    16b6:	cb 01       	movw	r24, r22
    16b8:	8c af       	std	Y+60, r24	; 0x3c
    16ba:	9d af       	std	Y+61, r25	; 0x3d
    16bc:	ae af       	std	Y+62, r26	; 0x3e
    16be:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16c0:	6c ad       	ldd	r22, Y+60	; 0x3c
    16c2:	7d ad       	ldd	r23, Y+61	; 0x3d
    16c4:	8e ad       	ldd	r24, Y+62	; 0x3e
    16c6:	9f ad       	ldd	r25, Y+63	; 0x3f
    16c8:	20 e0       	ldi	r18, 0x00	; 0
    16ca:	30 e0       	ldi	r19, 0x00	; 0
    16cc:	4a e7       	ldi	r20, 0x7A	; 122
    16ce:	53 e4       	ldi	r21, 0x43	; 67
    16d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16d4:	dc 01       	movw	r26, r24
    16d6:	cb 01       	movw	r24, r22
    16d8:	88 af       	std	Y+56, r24	; 0x38
    16da:	99 af       	std	Y+57, r25	; 0x39
    16dc:	aa af       	std	Y+58, r26	; 0x3a
    16de:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    16e0:	68 ad       	ldd	r22, Y+56	; 0x38
    16e2:	79 ad       	ldd	r23, Y+57	; 0x39
    16e4:	8a ad       	ldd	r24, Y+58	; 0x3a
    16e6:	9b ad       	ldd	r25, Y+59	; 0x3b
    16e8:	20 e0       	ldi	r18, 0x00	; 0
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	40 e8       	ldi	r20, 0x80	; 128
    16ee:	5f e3       	ldi	r21, 0x3F	; 63
    16f0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    16f4:	88 23       	and	r24, r24
    16f6:	2c f4       	brge	.+10     	; 0x1702 <main+0x97e>
		__ticks = 1;
    16f8:	81 e0       	ldi	r24, 0x01	; 1
    16fa:	90 e0       	ldi	r25, 0x00	; 0
    16fc:	9f ab       	std	Y+55, r25	; 0x37
    16fe:	8e ab       	std	Y+54, r24	; 0x36
    1700:	3f c0       	rjmp	.+126    	; 0x1780 <main+0x9fc>
	else if (__tmp > 65535)
    1702:	68 ad       	ldd	r22, Y+56	; 0x38
    1704:	79 ad       	ldd	r23, Y+57	; 0x39
    1706:	8a ad       	ldd	r24, Y+58	; 0x3a
    1708:	9b ad       	ldd	r25, Y+59	; 0x3b
    170a:	20 e0       	ldi	r18, 0x00	; 0
    170c:	3f ef       	ldi	r19, 0xFF	; 255
    170e:	4f e7       	ldi	r20, 0x7F	; 127
    1710:	57 e4       	ldi	r21, 0x47	; 71
    1712:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1716:	18 16       	cp	r1, r24
    1718:	4c f5       	brge	.+82     	; 0x176c <main+0x9e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    171a:	6c ad       	ldd	r22, Y+60	; 0x3c
    171c:	7d ad       	ldd	r23, Y+61	; 0x3d
    171e:	8e ad       	ldd	r24, Y+62	; 0x3e
    1720:	9f ad       	ldd	r25, Y+63	; 0x3f
    1722:	20 e0       	ldi	r18, 0x00	; 0
    1724:	30 e0       	ldi	r19, 0x00	; 0
    1726:	40 e2       	ldi	r20, 0x20	; 32
    1728:	51 e4       	ldi	r21, 0x41	; 65
    172a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    172e:	dc 01       	movw	r26, r24
    1730:	cb 01       	movw	r24, r22
    1732:	bc 01       	movw	r22, r24
    1734:	cd 01       	movw	r24, r26
    1736:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    173a:	dc 01       	movw	r26, r24
    173c:	cb 01       	movw	r24, r22
    173e:	9f ab       	std	Y+55, r25	; 0x37
    1740:	8e ab       	std	Y+54, r24	; 0x36
    1742:	0f c0       	rjmp	.+30     	; 0x1762 <main+0x9de>
    1744:	89 e1       	ldi	r24, 0x19	; 25
    1746:	90 e0       	ldi	r25, 0x00	; 0
    1748:	9d ab       	std	Y+53, r25	; 0x35
    174a:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    174c:	8c a9       	ldd	r24, Y+52	; 0x34
    174e:	9d a9       	ldd	r25, Y+53	; 0x35
    1750:	01 97       	sbiw	r24, 0x01	; 1
    1752:	f1 f7       	brne	.-4      	; 0x1750 <main+0x9cc>
    1754:	9d ab       	std	Y+53, r25	; 0x35
    1756:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1758:	8e a9       	ldd	r24, Y+54	; 0x36
    175a:	9f a9       	ldd	r25, Y+55	; 0x37
    175c:	01 97       	sbiw	r24, 0x01	; 1
    175e:	9f ab       	std	Y+55, r25	; 0x37
    1760:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1762:	8e a9       	ldd	r24, Y+54	; 0x36
    1764:	9f a9       	ldd	r25, Y+55	; 0x37
    1766:	00 97       	sbiw	r24, 0x00	; 0
    1768:	69 f7       	brne	.-38     	; 0x1744 <main+0x9c0>
    176a:	2d c0       	rjmp	.+90     	; 0x17c6 <main+0xa42>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    176c:	68 ad       	ldd	r22, Y+56	; 0x38
    176e:	79 ad       	ldd	r23, Y+57	; 0x39
    1770:	8a ad       	ldd	r24, Y+58	; 0x3a
    1772:	9b ad       	ldd	r25, Y+59	; 0x3b
    1774:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1778:	dc 01       	movw	r26, r24
    177a:	cb 01       	movw	r24, r22
    177c:	9f ab       	std	Y+55, r25	; 0x37
    177e:	8e ab       	std	Y+54, r24	; 0x36
    1780:	8e a9       	ldd	r24, Y+54	; 0x36
    1782:	9f a9       	ldd	r25, Y+55	; 0x37
    1784:	9b ab       	std	Y+51, r25	; 0x33
    1786:	8a ab       	std	Y+50, r24	; 0x32
    1788:	8a a9       	ldd	r24, Y+50	; 0x32
    178a:	9b a9       	ldd	r25, Y+51	; 0x33
    178c:	01 97       	sbiw	r24, 0x01	; 1
    178e:	f1 f7       	brne	.-4      	; 0x178c <main+0xa08>
    1790:	9b ab       	std	Y+51, r25	; 0x33
    1792:	8a ab       	std	Y+50, r24	; 0x32
    1794:	18 c0       	rjmp	.+48     	; 0x17c6 <main+0xa42>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1796:	fe 01       	movw	r30, r28
    1798:	ef 5b       	subi	r30, 0xBF	; 191
    179a:	ff 4f       	sbci	r31, 0xFF	; 255
    179c:	60 81       	ld	r22, Z
    179e:	71 81       	ldd	r23, Z+1	; 0x01
    17a0:	82 81       	ldd	r24, Z+2	; 0x02
    17a2:	93 81       	ldd	r25, Z+3	; 0x03
    17a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17a8:	dc 01       	movw	r26, r24
    17aa:	cb 01       	movw	r24, r22
    17ac:	fe 01       	movw	r30, r28
    17ae:	e0 5c       	subi	r30, 0xC0	; 192
    17b0:	ff 4f       	sbci	r31, 0xFF	; 255
    17b2:	80 83       	st	Z, r24
    17b4:	fe 01       	movw	r30, r28
    17b6:	e0 5c       	subi	r30, 0xC0	; 192
    17b8:	ff 4f       	sbci	r31, 0xFF	; 255
    17ba:	80 81       	ld	r24, Z
    17bc:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    17be:	89 a9       	ldd	r24, Y+49	; 0x31
    17c0:	8a 95       	dec	r24
    17c2:	f1 f7       	brne	.-4      	; 0x17c0 <main+0xa3c>
    17c4:	89 ab       	std	Y+49, r24	; 0x31
			_delay_us(0.0001);
			PORTA = (PORTA & 0xC0) | (1<<PA4);
    17c6:	ab e3       	ldi	r26, 0x3B	; 59
    17c8:	b0 e0       	ldi	r27, 0x00	; 0
    17ca:	eb e3       	ldi	r30, 0x3B	; 59
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	80 81       	ld	r24, Z
    17d0:	80 7c       	andi	r24, 0xC0	; 192
    17d2:	80 61       	ori	r24, 0x10	; 16
    17d4:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (HOUR1 & 0x0F);
    17d6:	a5 e3       	ldi	r26, 0x35	; 53
    17d8:	b0 e0       	ldi	r27, 0x00	; 0
    17da:	e5 e3       	ldi	r30, 0x35	; 53
    17dc:	f0 e0       	ldi	r31, 0x00	; 0
    17de:	80 81       	ld	r24, Z
    17e0:	98 2f       	mov	r25, r24
    17e2:	90 7f       	andi	r25, 0xF0	; 240
    17e4:	80 91 6c 00 	lds	r24, 0x006C
    17e8:	8f 70       	andi	r24, 0x0F	; 15
    17ea:	89 2b       	or	r24, r25
    17ec:	8c 93       	st	X, r24
    17ee:	87 e1       	ldi	r24, 0x17	; 23
    17f0:	97 eb       	ldi	r25, 0xB7	; 183
    17f2:	a1 ed       	ldi	r26, 0xD1	; 209
    17f4:	b8 e3       	ldi	r27, 0x38	; 56
    17f6:	8d a7       	std	Y+45, r24	; 0x2d
    17f8:	9e a7       	std	Y+46, r25	; 0x2e
    17fa:	af a7       	std	Y+47, r26	; 0x2f
    17fc:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    17fe:	6d a5       	ldd	r22, Y+45	; 0x2d
    1800:	7e a5       	ldd	r23, Y+46	; 0x2e
    1802:	8f a5       	ldd	r24, Y+47	; 0x2f
    1804:	98 a9       	ldd	r25, Y+48	; 0x30
    1806:	2b ea       	ldi	r18, 0xAB	; 171
    1808:	3a ea       	ldi	r19, 0xAA	; 170
    180a:	4a ea       	ldi	r20, 0xAA	; 170
    180c:	5e e3       	ldi	r21, 0x3E	; 62
    180e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1812:	dc 01       	movw	r26, r24
    1814:	cb 01       	movw	r24, r22
    1816:	89 a7       	std	Y+41, r24	; 0x29
    1818:	9a a7       	std	Y+42, r25	; 0x2a
    181a:	ab a7       	std	Y+43, r26	; 0x2b
    181c:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    181e:	69 a5       	ldd	r22, Y+41	; 0x29
    1820:	7a a5       	ldd	r23, Y+42	; 0x2a
    1822:	8b a5       	ldd	r24, Y+43	; 0x2b
    1824:	9c a5       	ldd	r25, Y+44	; 0x2c
    1826:	20 e0       	ldi	r18, 0x00	; 0
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	40 e8       	ldi	r20, 0x80	; 128
    182c:	5f e3       	ldi	r21, 0x3F	; 63
    182e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1832:	88 23       	and	r24, r24
    1834:	1c f4       	brge	.+6      	; 0x183c <main+0xab8>
		__ticks = 1;
    1836:	81 e0       	ldi	r24, 0x01	; 1
    1838:	88 a7       	std	Y+40, r24	; 0x28
    183a:	91 c0       	rjmp	.+290    	; 0x195e <main+0xbda>
	else if (__tmp > 255)
    183c:	69 a5       	ldd	r22, Y+41	; 0x29
    183e:	7a a5       	ldd	r23, Y+42	; 0x2a
    1840:	8b a5       	ldd	r24, Y+43	; 0x2b
    1842:	9c a5       	ldd	r25, Y+44	; 0x2c
    1844:	20 e0       	ldi	r18, 0x00	; 0
    1846:	30 e0       	ldi	r19, 0x00	; 0
    1848:	4f e7       	ldi	r20, 0x7F	; 127
    184a:	53 e4       	ldi	r21, 0x43	; 67
    184c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1850:	18 16       	cp	r1, r24
    1852:	0c f0       	brlt	.+2      	; 0x1856 <main+0xad2>
    1854:	7b c0       	rjmp	.+246    	; 0x194c <main+0xbc8>
	{
		_delay_ms(__us / 1000.0);
    1856:	6d a5       	ldd	r22, Y+45	; 0x2d
    1858:	7e a5       	ldd	r23, Y+46	; 0x2e
    185a:	8f a5       	ldd	r24, Y+47	; 0x2f
    185c:	98 a9       	ldd	r25, Y+48	; 0x30
    185e:	20 e0       	ldi	r18, 0x00	; 0
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	4a e7       	ldi	r20, 0x7A	; 122
    1864:	54 e4       	ldi	r21, 0x44	; 68
    1866:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    186a:	dc 01       	movw	r26, r24
    186c:	cb 01       	movw	r24, r22
    186e:	8c a3       	std	Y+36, r24	; 0x24
    1870:	9d a3       	std	Y+37, r25	; 0x25
    1872:	ae a3       	std	Y+38, r26	; 0x26
    1874:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1876:	6c a1       	ldd	r22, Y+36	; 0x24
    1878:	7d a1       	ldd	r23, Y+37	; 0x25
    187a:	8e a1       	ldd	r24, Y+38	; 0x26
    187c:	9f a1       	ldd	r25, Y+39	; 0x27
    187e:	20 e0       	ldi	r18, 0x00	; 0
    1880:	30 e0       	ldi	r19, 0x00	; 0
    1882:	4a e7       	ldi	r20, 0x7A	; 122
    1884:	53 e4       	ldi	r21, 0x43	; 67
    1886:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    188a:	dc 01       	movw	r26, r24
    188c:	cb 01       	movw	r24, r22
    188e:	88 a3       	std	Y+32, r24	; 0x20
    1890:	99 a3       	std	Y+33, r25	; 0x21
    1892:	aa a3       	std	Y+34, r26	; 0x22
    1894:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    1896:	68 a1       	ldd	r22, Y+32	; 0x20
    1898:	79 a1       	ldd	r23, Y+33	; 0x21
    189a:	8a a1       	ldd	r24, Y+34	; 0x22
    189c:	9b a1       	ldd	r25, Y+35	; 0x23
    189e:	20 e0       	ldi	r18, 0x00	; 0
    18a0:	30 e0       	ldi	r19, 0x00	; 0
    18a2:	40 e8       	ldi	r20, 0x80	; 128
    18a4:	5f e3       	ldi	r21, 0x3F	; 63
    18a6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    18aa:	88 23       	and	r24, r24
    18ac:	2c f4       	brge	.+10     	; 0x18b8 <main+0xb34>
		__ticks = 1;
    18ae:	81 e0       	ldi	r24, 0x01	; 1
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	9f 8f       	std	Y+31, r25	; 0x1f
    18b4:	8e 8f       	std	Y+30, r24	; 0x1e
    18b6:	3f c0       	rjmp	.+126    	; 0x1936 <main+0xbb2>
	else if (__tmp > 65535)
    18b8:	68 a1       	ldd	r22, Y+32	; 0x20
    18ba:	79 a1       	ldd	r23, Y+33	; 0x21
    18bc:	8a a1       	ldd	r24, Y+34	; 0x22
    18be:	9b a1       	ldd	r25, Y+35	; 0x23
    18c0:	20 e0       	ldi	r18, 0x00	; 0
    18c2:	3f ef       	ldi	r19, 0xFF	; 255
    18c4:	4f e7       	ldi	r20, 0x7F	; 127
    18c6:	57 e4       	ldi	r21, 0x47	; 71
    18c8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    18cc:	18 16       	cp	r1, r24
    18ce:	4c f5       	brge	.+82     	; 0x1922 <main+0xb9e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18d0:	6c a1       	ldd	r22, Y+36	; 0x24
    18d2:	7d a1       	ldd	r23, Y+37	; 0x25
    18d4:	8e a1       	ldd	r24, Y+38	; 0x26
    18d6:	9f a1       	ldd	r25, Y+39	; 0x27
    18d8:	20 e0       	ldi	r18, 0x00	; 0
    18da:	30 e0       	ldi	r19, 0x00	; 0
    18dc:	40 e2       	ldi	r20, 0x20	; 32
    18de:	51 e4       	ldi	r21, 0x41	; 65
    18e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18e4:	dc 01       	movw	r26, r24
    18e6:	cb 01       	movw	r24, r22
    18e8:	bc 01       	movw	r22, r24
    18ea:	cd 01       	movw	r24, r26
    18ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18f0:	dc 01       	movw	r26, r24
    18f2:	cb 01       	movw	r24, r22
    18f4:	9f 8f       	std	Y+31, r25	; 0x1f
    18f6:	8e 8f       	std	Y+30, r24	; 0x1e
    18f8:	0f c0       	rjmp	.+30     	; 0x1918 <main+0xb94>
    18fa:	89 e1       	ldi	r24, 0x19	; 25
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	9d 8f       	std	Y+29, r25	; 0x1d
    1900:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1902:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1904:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1906:	01 97       	sbiw	r24, 0x01	; 1
    1908:	f1 f7       	brne	.-4      	; 0x1906 <main+0xb82>
    190a:	9d 8f       	std	Y+29, r25	; 0x1d
    190c:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    190e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1910:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1912:	01 97       	sbiw	r24, 0x01	; 1
    1914:	9f 8f       	std	Y+31, r25	; 0x1f
    1916:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1918:	8e 8d       	ldd	r24, Y+30	; 0x1e
    191a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    191c:	00 97       	sbiw	r24, 0x00	; 0
    191e:	69 f7       	brne	.-38     	; 0x18fa <main+0xb76>
    1920:	24 c0       	rjmp	.+72     	; 0x196a <main+0xbe6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1922:	68 a1       	ldd	r22, Y+32	; 0x20
    1924:	79 a1       	ldd	r23, Y+33	; 0x21
    1926:	8a a1       	ldd	r24, Y+34	; 0x22
    1928:	9b a1       	ldd	r25, Y+35	; 0x23
    192a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    192e:	dc 01       	movw	r26, r24
    1930:	cb 01       	movw	r24, r22
    1932:	9f 8f       	std	Y+31, r25	; 0x1f
    1934:	8e 8f       	std	Y+30, r24	; 0x1e
    1936:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1938:	9f 8d       	ldd	r25, Y+31	; 0x1f
    193a:	9b 8f       	std	Y+27, r25	; 0x1b
    193c:	8a 8f       	std	Y+26, r24	; 0x1a
    193e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1940:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1942:	01 97       	sbiw	r24, 0x01	; 1
    1944:	f1 f7       	brne	.-4      	; 0x1942 <main+0xbbe>
    1946:	9b 8f       	std	Y+27, r25	; 0x1b
    1948:	8a 8f       	std	Y+26, r24	; 0x1a
    194a:	0f c0       	rjmp	.+30     	; 0x196a <main+0xbe6>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    194c:	69 a5       	ldd	r22, Y+41	; 0x29
    194e:	7a a5       	ldd	r23, Y+42	; 0x2a
    1950:	8b a5       	ldd	r24, Y+43	; 0x2b
    1952:	9c a5       	ldd	r25, Y+44	; 0x2c
    1954:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1958:	dc 01       	movw	r26, r24
    195a:	cb 01       	movw	r24, r22
    195c:	88 a7       	std	Y+40, r24	; 0x28
    195e:	88 a5       	ldd	r24, Y+40	; 0x28
    1960:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1962:	89 8d       	ldd	r24, Y+25	; 0x19
    1964:	8a 95       	dec	r24
    1966:	f1 f7       	brne	.-4      	; 0x1964 <main+0xbe0>
    1968:	89 8f       	std	Y+25, r24	; 0x19
			_delay_us(0.0001);
			PORTA = (PORTA & 0xC0) | (1<<PA5);
    196a:	ab e3       	ldi	r26, 0x3B	; 59
    196c:	b0 e0       	ldi	r27, 0x00	; 0
    196e:	eb e3       	ldi	r30, 0x3B	; 59
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	80 81       	ld	r24, Z
    1974:	80 7c       	andi	r24, 0xC0	; 192
    1976:	80 62       	ori	r24, 0x20	; 32
    1978:	8c 93       	st	X, r24
			PORTC = (PORTC & 0xF0) | (HOUR2 & 0x0F);
    197a:	a5 e3       	ldi	r26, 0x35	; 53
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	e5 e3       	ldi	r30, 0x35	; 53
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	98 2f       	mov	r25, r24
    1986:	90 7f       	andi	r25, 0xF0	; 240
    1988:	80 91 6d 00 	lds	r24, 0x006D
    198c:	8f 70       	andi	r24, 0x0F	; 15
    198e:	89 2b       	or	r24, r25
    1990:	8c 93       	st	X, r24
    1992:	87 e1       	ldi	r24, 0x17	; 23
    1994:	97 eb       	ldi	r25, 0xB7	; 183
    1996:	a1 ed       	ldi	r26, 0xD1	; 209
    1998:	b8 e3       	ldi	r27, 0x38	; 56
    199a:	8d 8b       	std	Y+21, r24	; 0x15
    199c:	9e 8b       	std	Y+22, r25	; 0x16
    199e:	af 8b       	std	Y+23, r26	; 0x17
    19a0:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    19a2:	6d 89       	ldd	r22, Y+21	; 0x15
    19a4:	7e 89       	ldd	r23, Y+22	; 0x16
    19a6:	8f 89       	ldd	r24, Y+23	; 0x17
    19a8:	98 8d       	ldd	r25, Y+24	; 0x18
    19aa:	2b ea       	ldi	r18, 0xAB	; 171
    19ac:	3a ea       	ldi	r19, 0xAA	; 170
    19ae:	4a ea       	ldi	r20, 0xAA	; 170
    19b0:	5e e3       	ldi	r21, 0x3E	; 62
    19b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19b6:	dc 01       	movw	r26, r24
    19b8:	cb 01       	movw	r24, r22
    19ba:	89 8b       	std	Y+17, r24	; 0x11
    19bc:	9a 8b       	std	Y+18, r25	; 0x12
    19be:	ab 8b       	std	Y+19, r26	; 0x13
    19c0:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    19c2:	69 89       	ldd	r22, Y+17	; 0x11
    19c4:	7a 89       	ldd	r23, Y+18	; 0x12
    19c6:	8b 89       	ldd	r24, Y+19	; 0x13
    19c8:	9c 89       	ldd	r25, Y+20	; 0x14
    19ca:	20 e0       	ldi	r18, 0x00	; 0
    19cc:	30 e0       	ldi	r19, 0x00	; 0
    19ce:	40 e8       	ldi	r20, 0x80	; 128
    19d0:	5f e3       	ldi	r21, 0x3F	; 63
    19d2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    19d6:	88 23       	and	r24, r24
    19d8:	1c f4       	brge	.+6      	; 0x19e0 <main+0xc5c>
		__ticks = 1;
    19da:	81 e0       	ldi	r24, 0x01	; 1
    19dc:	88 8b       	std	Y+16, r24	; 0x10
    19de:	91 c0       	rjmp	.+290    	; 0x1b02 <main+0xd7e>
	else if (__tmp > 255)
    19e0:	69 89       	ldd	r22, Y+17	; 0x11
    19e2:	7a 89       	ldd	r23, Y+18	; 0x12
    19e4:	8b 89       	ldd	r24, Y+19	; 0x13
    19e6:	9c 89       	ldd	r25, Y+20	; 0x14
    19e8:	20 e0       	ldi	r18, 0x00	; 0
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	4f e7       	ldi	r20, 0x7F	; 127
    19ee:	53 e4       	ldi	r21, 0x43	; 67
    19f0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    19f4:	18 16       	cp	r1, r24
    19f6:	0c f0       	brlt	.+2      	; 0x19fa <main+0xc76>
    19f8:	7b c0       	rjmp	.+246    	; 0x1af0 <main+0xd6c>
	{
		_delay_ms(__us / 1000.0);
    19fa:	6d 89       	ldd	r22, Y+21	; 0x15
    19fc:	7e 89       	ldd	r23, Y+22	; 0x16
    19fe:	8f 89       	ldd	r24, Y+23	; 0x17
    1a00:	98 8d       	ldd	r25, Y+24	; 0x18
    1a02:	20 e0       	ldi	r18, 0x00	; 0
    1a04:	30 e0       	ldi	r19, 0x00	; 0
    1a06:	4a e7       	ldi	r20, 0x7A	; 122
    1a08:	54 e4       	ldi	r21, 0x44	; 68
    1a0a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1a0e:	dc 01       	movw	r26, r24
    1a10:	cb 01       	movw	r24, r22
    1a12:	8c 87       	std	Y+12, r24	; 0x0c
    1a14:	9d 87       	std	Y+13, r25	; 0x0d
    1a16:	ae 87       	std	Y+14, r26	; 0x0e
    1a18:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a1a:	6c 85       	ldd	r22, Y+12	; 0x0c
    1a1c:	7d 85       	ldd	r23, Y+13	; 0x0d
    1a1e:	8e 85       	ldd	r24, Y+14	; 0x0e
    1a20:	9f 85       	ldd	r25, Y+15	; 0x0f
    1a22:	20 e0       	ldi	r18, 0x00	; 0
    1a24:	30 e0       	ldi	r19, 0x00	; 0
    1a26:	4a e7       	ldi	r20, 0x7A	; 122
    1a28:	53 e4       	ldi	r21, 0x43	; 67
    1a2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a2e:	dc 01       	movw	r26, r24
    1a30:	cb 01       	movw	r24, r22
    1a32:	88 87       	std	Y+8, r24	; 0x08
    1a34:	99 87       	std	Y+9, r25	; 0x09
    1a36:	aa 87       	std	Y+10, r26	; 0x0a
    1a38:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1a3a:	68 85       	ldd	r22, Y+8	; 0x08
    1a3c:	79 85       	ldd	r23, Y+9	; 0x09
    1a3e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a40:	9b 85       	ldd	r25, Y+11	; 0x0b
    1a42:	20 e0       	ldi	r18, 0x00	; 0
    1a44:	30 e0       	ldi	r19, 0x00	; 0
    1a46:	40 e8       	ldi	r20, 0x80	; 128
    1a48:	5f e3       	ldi	r21, 0x3F	; 63
    1a4a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a4e:	88 23       	and	r24, r24
    1a50:	2c f4       	brge	.+10     	; 0x1a5c <main+0xcd8>
		__ticks = 1;
    1a52:	81 e0       	ldi	r24, 0x01	; 1
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	9f 83       	std	Y+7, r25	; 0x07
    1a58:	8e 83       	std	Y+6, r24	; 0x06
    1a5a:	3f c0       	rjmp	.+126    	; 0x1ada <main+0xd56>
	else if (__tmp > 65535)
    1a5c:	68 85       	ldd	r22, Y+8	; 0x08
    1a5e:	79 85       	ldd	r23, Y+9	; 0x09
    1a60:	8a 85       	ldd	r24, Y+10	; 0x0a
    1a62:	9b 85       	ldd	r25, Y+11	; 0x0b
    1a64:	20 e0       	ldi	r18, 0x00	; 0
    1a66:	3f ef       	ldi	r19, 0xFF	; 255
    1a68:	4f e7       	ldi	r20, 0x7F	; 127
    1a6a:	57 e4       	ldi	r21, 0x47	; 71
    1a6c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a70:	18 16       	cp	r1, r24
    1a72:	4c f5       	brge	.+82     	; 0x1ac6 <main+0xd42>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a74:	6c 85       	ldd	r22, Y+12	; 0x0c
    1a76:	7d 85       	ldd	r23, Y+13	; 0x0d
    1a78:	8e 85       	ldd	r24, Y+14	; 0x0e
    1a7a:	9f 85       	ldd	r25, Y+15	; 0x0f
    1a7c:	20 e0       	ldi	r18, 0x00	; 0
    1a7e:	30 e0       	ldi	r19, 0x00	; 0
    1a80:	40 e2       	ldi	r20, 0x20	; 32
    1a82:	51 e4       	ldi	r21, 0x41	; 65
    1a84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a88:	dc 01       	movw	r26, r24
    1a8a:	cb 01       	movw	r24, r22
    1a8c:	bc 01       	movw	r22, r24
    1a8e:	cd 01       	movw	r24, r26
    1a90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a94:	dc 01       	movw	r26, r24
    1a96:	cb 01       	movw	r24, r22
    1a98:	9f 83       	std	Y+7, r25	; 0x07
    1a9a:	8e 83       	std	Y+6, r24	; 0x06
    1a9c:	0f c0       	rjmp	.+30     	; 0x1abc <main+0xd38>
    1a9e:	89 e1       	ldi	r24, 0x19	; 25
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	9d 83       	std	Y+5, r25	; 0x05
    1aa4:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1aa6:	8c 81       	ldd	r24, Y+4	; 0x04
    1aa8:	9d 81       	ldd	r25, Y+5	; 0x05
    1aaa:	01 97       	sbiw	r24, 0x01	; 1
    1aac:	f1 f7       	brne	.-4      	; 0x1aaa <main+0xd26>
    1aae:	9d 83       	std	Y+5, r25	; 0x05
    1ab0:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ab2:	8e 81       	ldd	r24, Y+6	; 0x06
    1ab4:	9f 81       	ldd	r25, Y+7	; 0x07
    1ab6:	01 97       	sbiw	r24, 0x01	; 1
    1ab8:	9f 83       	std	Y+7, r25	; 0x07
    1aba:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1abc:	8e 81       	ldd	r24, Y+6	; 0x06
    1abe:	9f 81       	ldd	r25, Y+7	; 0x07
    1ac0:	00 97       	sbiw	r24, 0x00	; 0
    1ac2:	69 f7       	brne	.-38     	; 0x1a9e <main+0xd1a>
    1ac4:	89 c9       	rjmp	.-3310   	; 0xdd8 <main+0x54>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ac6:	68 85       	ldd	r22, Y+8	; 0x08
    1ac8:	79 85       	ldd	r23, Y+9	; 0x09
    1aca:	8a 85       	ldd	r24, Y+10	; 0x0a
    1acc:	9b 85       	ldd	r25, Y+11	; 0x0b
    1ace:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ad2:	dc 01       	movw	r26, r24
    1ad4:	cb 01       	movw	r24, r22
    1ad6:	9f 83       	std	Y+7, r25	; 0x07
    1ad8:	8e 83       	std	Y+6, r24	; 0x06
    1ada:	8e 81       	ldd	r24, Y+6	; 0x06
    1adc:	9f 81       	ldd	r25, Y+7	; 0x07
    1ade:	9b 83       	std	Y+3, r25	; 0x03
    1ae0:	8a 83       	std	Y+2, r24	; 0x02
    1ae2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae4:	9b 81       	ldd	r25, Y+3	; 0x03
    1ae6:	01 97       	sbiw	r24, 0x01	; 1
    1ae8:	f1 f7       	brne	.-4      	; 0x1ae6 <main+0xd62>
    1aea:	9b 83       	std	Y+3, r25	; 0x03
    1aec:	8a 83       	std	Y+2, r24	; 0x02
    1aee:	74 c9       	rjmp	.-3352   	; 0xdd8 <main+0x54>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1af0:	69 89       	ldd	r22, Y+17	; 0x11
    1af2:	7a 89       	ldd	r23, Y+18	; 0x12
    1af4:	8b 89       	ldd	r24, Y+19	; 0x13
    1af6:	9c 89       	ldd	r25, Y+20	; 0x14
    1af8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1afc:	dc 01       	movw	r26, r24
    1afe:	cb 01       	movw	r24, r22
    1b00:	88 8b       	std	Y+16, r24	; 0x10
    1b02:	88 89       	ldd	r24, Y+16	; 0x10
    1b04:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1b06:	89 81       	ldd	r24, Y+1	; 0x01
    1b08:	8a 95       	dec	r24
    1b0a:	f1 f7       	brne	.-4      	; 0x1b08 <main+0xd84>
    1b0c:	89 83       	std	Y+1, r24	; 0x01
    1b0e:	64 c9       	rjmp	.-3384   	; 0xdd8 <main+0x54>

00001b10 <Timer1_CTC_MODE_Init>:
 * 1. Non PWM mode FOC1A=1
 * 2. Compare Mode WGM12 =1
 * 3. clock = F_CPU/1024 CS12=1 CS11=0 CS10=1
 */
void Timer1_CTC_MODE_Init(void)
{
    1b10:	df 93       	push	r29
    1b12:	cf 93       	push	r28
    1b14:	cd b7       	in	r28, 0x3d	; 61
    1b16:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;				//Initialize timer1 count to 0
    1b18:	ec e4       	ldi	r30, 0x4C	; 76
    1b1a:	f0 e0       	ldi	r31, 0x00	; 0
    1b1c:	11 82       	std	Z+1, r1	; 0x01
    1b1e:	10 82       	st	Z, r1

	TCCR1A = (1 << FOC1A);
    1b20:	ef e4       	ldi	r30, 0x4F	; 79
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	88 e0       	ldi	r24, 0x08	; 8
    1b26:	80 83       	st	Z, r24
	TCCR1B = (1 << WGM12) | (1 << CS12 )| (1 << CS10); //pre-scalar 1024
    1b28:	ee e4       	ldi	r30, 0x4E	; 78
    1b2a:	f0 e0       	ldi	r31, 0x00	; 0
    1b2c:	8d e0       	ldi	r24, 0x0D	; 13
    1b2e:	80 83       	st	Z, r24

	TIMSK = (1<<OCIE1A); 	// Enable Timer1 compare A interrupt
    1b30:	e9 e5       	ldi	r30, 0x59	; 89
    1b32:	f0 e0       	ldi	r31, 0x00	; 0
    1b34:	80 e1       	ldi	r24, 0x10	; 16
    1b36:	80 83       	st	Z, r24
	SREG |= (1<<7);			// Enable interrupts by setting I-bit
    1b38:	af e5       	ldi	r26, 0x5F	; 95
    1b3a:	b0 e0       	ldi	r27, 0x00	; 0
    1b3c:	ef e5       	ldi	r30, 0x5F	; 95
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	80 68       	ori	r24, 0x80	; 128
    1b44:	8c 93       	st	X, r24
	OCR1A = 1000;			// each second as the one count cost 1 milli-sec so we need 1000 m-s
    1b46:	ea e4       	ldi	r30, 0x4A	; 74
    1b48:	f0 e0       	ldi	r31, 0x00	; 0
    1b4a:	88 ee       	ldi	r24, 0xE8	; 232
    1b4c:	93 e0       	ldi	r25, 0x03	; 3
    1b4e:	91 83       	std	Z+1, r25	; 0x01
    1b50:	80 83       	st	Z, r24

}
    1b52:	cf 91       	pop	r28
    1b54:	df 91       	pop	r29
    1b56:	08 95       	ret

00001b58 <INT0_Init>:

/* External INT0 enable and configuration function */
void INT0_Init(void)
{
    1b58:	df 93       	push	r29
    1b5a:	cf 93       	push	r28
    1b5c:	cd b7       	in	r28, 0x3d	; 61
    1b5e:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~(1<<PD2);						// SPECFIY PD2 AS INPUT pin(INT0)PUSH BUTTONS
    1b60:	a1 e3       	ldi	r26, 0x31	; 49
    1b62:	b0 e0       	ldi	r27, 0x00	; 0
    1b64:	e1 e3       	ldi	r30, 0x31	; 49
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	80 81       	ld	r24, Z
    1b6a:	8b 7f       	andi	r24, 0xFB	; 251
    1b6c:	8c 93       	st	X, r24
	SREG |= (1<<7);							// Enable interrupts by setting I-bit
    1b6e:	af e5       	ldi	r26, 0x5F	; 95
    1b70:	b0 e0       	ldi	r27, 0x00	; 0
    1b72:	ef e5       	ldi	r30, 0x5F	; 95
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	80 81       	ld	r24, Z
    1b78:	80 68       	ori	r24, 0x80	; 128
    1b7a:	8c 93       	st	X, r24
	GICR |= (1<<INT0);						// Enable external interrupt pin INT0
    1b7c:	ab e5       	ldi	r26, 0x5B	; 91
    1b7e:	b0 e0       	ldi	r27, 0x00	; 0
    1b80:	eb e5       	ldi	r30, 0x5B	; 91
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	80 81       	ld	r24, Z
    1b86:	80 64       	ori	r24, 0x40	; 64
    1b88:	8c 93       	st	X, r24
	MCUCR |= (1<<ISC01);					// Trigger INT0 with the FALLING edge
    1b8a:	a5 e5       	ldi	r26, 0x55	; 85
    1b8c:	b0 e0       	ldi	r27, 0x00	; 0
    1b8e:	e5 e5       	ldi	r30, 0x55	; 85
    1b90:	f0 e0       	ldi	r31, 0x00	; 0
    1b92:	80 81       	ld	r24, Z
    1b94:	82 60       	ori	r24, 0x02	; 2
    1b96:	8c 93       	st	X, r24
	MCUCR &= ~(1<<ISC00);
    1b98:	a5 e5       	ldi	r26, 0x55	; 85
    1b9a:	b0 e0       	ldi	r27, 0x00	; 0
    1b9c:	e5 e5       	ldi	r30, 0x55	; 85
    1b9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ba0:	80 81       	ld	r24, Z
    1ba2:	8e 7f       	andi	r24, 0xFE	; 254
    1ba4:	8c 93       	st	X, r24
}
    1ba6:	cf 91       	pop	r28
    1ba8:	df 91       	pop	r29
    1baa:	08 95       	ret

00001bac <INT1_Init>:

/* External INT1 enable and configuration function */
void INT1_Init(void)
{
    1bac:	df 93       	push	r29
    1bae:	cf 93       	push	r28
    1bb0:	cd b7       	in	r28, 0x3d	; 61
    1bb2:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~(1<<PD3);						// SPECFIY PD3 AS INPUT pin(INT1)PUSH BUTTONS
    1bb4:	a1 e3       	ldi	r26, 0x31	; 49
    1bb6:	b0 e0       	ldi	r27, 0x00	; 0
    1bb8:	e1 e3       	ldi	r30, 0x31	; 49
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	87 7f       	andi	r24, 0xF7	; 247
    1bc0:	8c 93       	st	X, r24
	SREG |= (1<<7);							// Enable interrupts by setting I-bit
    1bc2:	af e5       	ldi	r26, 0x5F	; 95
    1bc4:	b0 e0       	ldi	r27, 0x00	; 0
    1bc6:	ef e5       	ldi	r30, 0x5F	; 95
    1bc8:	f0 e0       	ldi	r31, 0x00	; 0
    1bca:	80 81       	ld	r24, Z
    1bcc:	80 68       	ori	r24, 0x80	; 128
    1bce:	8c 93       	st	X, r24
	GICR |= (1<<INT1);						// Enable external interrupt pin INT1
    1bd0:	ab e5       	ldi	r26, 0x5B	; 91
    1bd2:	b0 e0       	ldi	r27, 0x00	; 0
    1bd4:	eb e5       	ldi	r30, 0x5B	; 91
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	80 81       	ld	r24, Z
    1bda:	80 68       	ori	r24, 0x80	; 128
    1bdc:	8c 93       	st	X, r24
	MCUCR |= (1<<ISC11); 					// Trigger INT1 with the RISING edge
    1bde:	a5 e5       	ldi	r26, 0x55	; 85
    1be0:	b0 e0       	ldi	r27, 0x00	; 0
    1be2:	e5 e5       	ldi	r30, 0x55	; 85
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	80 81       	ld	r24, Z
    1be8:	88 60       	ori	r24, 0x08	; 8
    1bea:	8c 93       	st	X, r24
	MCUCR |= (1 << ISC10);
    1bec:	a5 e5       	ldi	r26, 0x55	; 85
    1bee:	b0 e0       	ldi	r27, 0x00	; 0
    1bf0:	e5 e5       	ldi	r30, 0x55	; 85
    1bf2:	f0 e0       	ldi	r31, 0x00	; 0
    1bf4:	80 81       	ld	r24, Z
    1bf6:	84 60       	ori	r24, 0x04	; 4
    1bf8:	8c 93       	st	X, r24
}
    1bfa:	cf 91       	pop	r28
    1bfc:	df 91       	pop	r29
    1bfe:	08 95       	ret

00001c00 <INT2_Init>:

/* External INT2 enable and configuration function */
void INT2_Init(void)
{
    1c00:	df 93       	push	r29
    1c02:	cf 93       	push	r28
    1c04:	cd b7       	in	r28, 0x3d	; 61
    1c06:	de b7       	in	r29, 0x3e	; 62
	DDRB &= ~(1<< PB2); 	// SPECFIY PB2 AS INPUT PIN (INT2)PUSH BUTTON
    1c08:	a7 e3       	ldi	r26, 0x37	; 55
    1c0a:	b0 e0       	ldi	r27, 0x00	; 0
    1c0c:	e7 e3       	ldi	r30, 0x37	; 55
    1c0e:	f0 e0       	ldi	r31, 0x00	; 0
    1c10:	80 81       	ld	r24, Z
    1c12:	8b 7f       	andi	r24, 0xFB	; 251
    1c14:	8c 93       	st	X, r24
	SREG |= (1<<7);			// Enable interrupts by setting I-bit
    1c16:	af e5       	ldi	r26, 0x5F	; 95
    1c18:	b0 e0       	ldi	r27, 0x00	; 0
    1c1a:	ef e5       	ldi	r30, 0x5F	; 95
    1c1c:	f0 e0       	ldi	r31, 0x00	; 0
    1c1e:	80 81       	ld	r24, Z
    1c20:	80 68       	ori	r24, 0x80	; 128
    1c22:	8c 93       	st	X, r24
	GICR |= (1<<INT2);		// Enable external interrupt pin INT2
    1c24:	ab e5       	ldi	r26, 0x5B	; 91
    1c26:	b0 e0       	ldi	r27, 0x00	; 0
    1c28:	eb e5       	ldi	r30, 0x5B	; 91
    1c2a:	f0 e0       	ldi	r31, 0x00	; 0
    1c2c:	80 81       	ld	r24, Z
    1c2e:	80 62       	ori	r24, 0x20	; 32
    1c30:	8c 93       	st	X, r24
	MCUCSR &= ~(1<<ISC2);	// Trigger INT2 with the FALLING edge
    1c32:	a4 e5       	ldi	r26, 0x54	; 84
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	e4 e5       	ldi	r30, 0x54	; 84
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	80 81       	ld	r24, Z
    1c3c:	8f 7b       	andi	r24, 0xBF	; 191
    1c3e:	8c 93       	st	X, r24
}
    1c40:	cf 91       	pop	r28
    1c42:	df 91       	pop	r29
    1c44:	08 95       	ret

00001c46 <__prologue_saves__>:
    1c46:	2f 92       	push	r2
    1c48:	3f 92       	push	r3
    1c4a:	4f 92       	push	r4
    1c4c:	5f 92       	push	r5
    1c4e:	6f 92       	push	r6
    1c50:	7f 92       	push	r7
    1c52:	8f 92       	push	r8
    1c54:	9f 92       	push	r9
    1c56:	af 92       	push	r10
    1c58:	bf 92       	push	r11
    1c5a:	cf 92       	push	r12
    1c5c:	df 92       	push	r13
    1c5e:	ef 92       	push	r14
    1c60:	ff 92       	push	r15
    1c62:	0f 93       	push	r16
    1c64:	1f 93       	push	r17
    1c66:	cf 93       	push	r28
    1c68:	df 93       	push	r29
    1c6a:	cd b7       	in	r28, 0x3d	; 61
    1c6c:	de b7       	in	r29, 0x3e	; 62
    1c6e:	ca 1b       	sub	r28, r26
    1c70:	db 0b       	sbc	r29, r27
    1c72:	0f b6       	in	r0, 0x3f	; 63
    1c74:	f8 94       	cli
    1c76:	de bf       	out	0x3e, r29	; 62
    1c78:	0f be       	out	0x3f, r0	; 63
    1c7a:	cd bf       	out	0x3d, r28	; 61
    1c7c:	09 94       	ijmp

00001c7e <__epilogue_restores__>:
    1c7e:	2a 88       	ldd	r2, Y+18	; 0x12
    1c80:	39 88       	ldd	r3, Y+17	; 0x11
    1c82:	48 88       	ldd	r4, Y+16	; 0x10
    1c84:	5f 84       	ldd	r5, Y+15	; 0x0f
    1c86:	6e 84       	ldd	r6, Y+14	; 0x0e
    1c88:	7d 84       	ldd	r7, Y+13	; 0x0d
    1c8a:	8c 84       	ldd	r8, Y+12	; 0x0c
    1c8c:	9b 84       	ldd	r9, Y+11	; 0x0b
    1c8e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1c90:	b9 84       	ldd	r11, Y+9	; 0x09
    1c92:	c8 84       	ldd	r12, Y+8	; 0x08
    1c94:	df 80       	ldd	r13, Y+7	; 0x07
    1c96:	ee 80       	ldd	r14, Y+6	; 0x06
    1c98:	fd 80       	ldd	r15, Y+5	; 0x05
    1c9a:	0c 81       	ldd	r16, Y+4	; 0x04
    1c9c:	1b 81       	ldd	r17, Y+3	; 0x03
    1c9e:	aa 81       	ldd	r26, Y+2	; 0x02
    1ca0:	b9 81       	ldd	r27, Y+1	; 0x01
    1ca2:	ce 0f       	add	r28, r30
    1ca4:	d1 1d       	adc	r29, r1
    1ca6:	0f b6       	in	r0, 0x3f	; 63
    1ca8:	f8 94       	cli
    1caa:	de bf       	out	0x3e, r29	; 62
    1cac:	0f be       	out	0x3f, r0	; 63
    1cae:	cd bf       	out	0x3d, r28	; 61
    1cb0:	ed 01       	movw	r28, r26
    1cb2:	08 95       	ret

00001cb4 <_exit>:
    1cb4:	f8 94       	cli

00001cb6 <__stop_program>:
    1cb6:	ff cf       	rjmp	.-2      	; 0x1cb6 <__stop_program>
