// Seed: 641136272
module module_0;
  tri id_1;
  assign id_1 = -1;
  logic [-1 : 'd0] id_2;
  ;
  assign id_2 = !id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wor id_2,
    output supply1 id_3,
    input tri id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    output wand id_9
    , id_11
);
  wire id_12 = id_2;
  always @(-1 or -1) id_1 <= id_5;
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
