$date
	Thu Sep 17 09:15:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var wire 1 # b $end
$var wire 1 $ a $end
$var reg 1 % w $end
$var reg 1 & x $end
$var reg 1 ' y $end
$var reg 1 ( z $end
$var integer 32 ) i [31:0] $end
$scope module tc1 $end
$var wire 1 $ a $end
$var wire 1 # b $end
$var wire 1 " c $end
$var wire 1 ! d $end
$var wire 1 * t1 $end
$var wire 1 + t2 $end
$var wire 1 , t3 $end
$var wire 1 - t4 $end
$var wire 1 . t5 $end
$var wire 1 % w $end
$var wire 1 & x $end
$var wire 1 ' y $end
$var wire 1 ( z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1$
1#
1+
1.
1"
1!
1(
b1 )
#10
1$
1-
1#
1*
1,
1+
0.
0!
1'
0(
b10 )
#15
0-
1.
0"
1!
1(
b11 )
#20
1-
1#
0.
0!
1&
0'
0(
b100 )
#25
0#
0-
1"
1!
1(
b101 )
#30
0,
0!
1'
0(
b110 )
#35
0"
1!
1(
b111 )
#40
0+
1$
0*
0!
1%
0&
0'
0(
b1000 )
#45
0$
1#
1+
1.
1"
1!
1(
b1001 )
#50
0$
1-
1#
1*
1,
1+
0.
0!
1'
0(
b1010 )
#55
0-
1.
0"
1!
1(
b1011 )
#60
1-
1#
0.
0!
1&
0'
0(
b1100 )
#65
0#
0-
1"
1!
1(
b1101 )
#70
0,
0!
1'
0(
b1110 )
#75
0"
1!
1(
b1111 )
#80
b10000 )
