<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<?xml-stylesheet type="text/xsl" href="../../jgenhtml.xsl"?><coverage branch-rate="NaN" branches-covered="0" branches-valid="0" complexity="0" date="2020-11-07" filename="Alu.v" function-rate="NaN" functions-covered="0" functions-valid="0" line-rate="1.0" lines-covered="6" lines-valid="6" package="/chiseluvm/chisel.AluTestVerilator" testname="output.info" version="1.5">
<lines>
<line>
<code>module Alu(</code>
</line>
<line hits="5">
<code>  input        clock,</code>
<hit count="5" name="verilator_coverage"/>
</line>
<line hits="2">
<code>  input        reset,</code>
<hit count="2" name="verilator_coverage"/>
</line>
<line hits="2">
<code>  input  [1:0] io_fn,</code>
<hit count="2" name="verilator_coverage"/>
</line>
<line hits="2">
<code>  input  [3:0] io_a,</code>
<hit count="2" name="verilator_coverage"/>
</line>
<line hits="2">
<code>  input  [3:0] io_b,</code>
<hit count="2" name="verilator_coverage"/>
</line>
<line hits="4">
<code>  output [3:0] io_result</code>
<hit count="4" name="verilator_coverage"/>
</line>
<line>
<code>);</code>
</line>
<line>
<code>  wire  _T = 2'h0 == io_fn; // @[Conditional.scala 37:30]</code>
</line>
<line>
<code>  wire [3:0] _result_T_1 = io_a + io_b; // @[Alu.scala 18:30]</code>
</line>
<line>
<code>  wire  _T_1 = 2'h1 == io_fn; // @[Conditional.scala 37:30]</code>
</line>
<line>
<code>  wire [3:0] _result_T_3 = io_a - io_b; // @[Alu.scala 19:30]</code>
</line>
<line>
<code>  wire  _T_2 = 2'h2 == io_fn; // @[Conditional.scala 37:30]</code>
</line>
<line>
<code>  wire [3:0] _result_T_4 = io_a | io_b; // @[Alu.scala 20:30]</code>
</line>
<line>
<code>  wire  _T_3 = 2'h3 == io_fn; // @[Conditional.scala 37:30]</code>
</line>
<line>
<code>  wire [3:0] _result_T_5 = io_a &amp; io_b; // @[Alu.scala 21:30]</code>
</line>
<line>
<code>  wire [3:0] _GEN_0 = _T_3 ? _result_T_5 : 4'h0; // @[Conditional.scala 39:67 Alu.scala 21:22 Alu.scala 15:10]</code>
</line>
<line>
<code>  wire [3:0] _GEN_1 = _T_2 ? _result_T_4 : _GEN_0; // @[Conditional.scala 39:67 Alu.scala 20:22]</code>
</line>
<line>
<code>  wire [3:0] _GEN_2 = _T_1 ? _result_T_3 : _GEN_1; // @[Conditional.scala 39:67 Alu.scala 19:22]</code>
</line>
<line>
<code>  assign io_result = _T ? _result_T_1 : _GEN_2; // @[Conditional.scala 40:58 Alu.scala 18:22]</code>
</line>
<line>
<code>endmodule</code>
</line>
</lines>
<config branch-coverage="true" description-file="false" function-coverage="true" genhtml_hi_limit="90" genhtml_med_limit="75" legend="false" no-sort="false" no-source="false"/>
<base href="../../"/>
<base href="../../"/>
</coverage>
