# MIPS-Processor
5 Stage Pipelined MIPS Processor

A 5 Stage MIPS Processor implemented as part of the course Computer Architecture. 
Instructions Supported - Load, Store, R-type, Jump and Branch
Stall unit and Forwarding Unit incorporated
