{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1388336296238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1388336296238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 00:58:16 2013 " "Processing started: Mon Dec 30 00:58:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1388336296238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1388336296238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW4_serial_TxRx -c HW4_serial_TxRx " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW4_serial_TxRx -c HW4_serial_TxRx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1388336296238 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1388336296449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 3 3 " "Found 3 design units, including 3 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB1 " "Found entity 1: RB1" {  } { { "RB1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/RB1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388336296488 ""} { "Info" "ISGN_ENTITY_NAME" "2 RB2 " "Found entity 2: RB2" {  } { { "RB2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/RB2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388336296488 ""} { "Info" "ISGN_ENTITY_NAME" "3 tb " "Found entity 3: tb" {  } { { "tb.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/tb.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388336296488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388336296488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2.v 1 1 " "Found 1 design units, including 1 entities, in source file s2.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Found entity 1: S2" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388336296490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388336296490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1.v 1 1 " "Found 1 design units, including 1 entities, in source file s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Found entity 1: S1" {  } { { "S1.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1388336296493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1388336296493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "S2 " "Elaborating entity \"S2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1388336296513 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_reg " "RAM logic \"Data_reg\" is uninferred due to inappropriate RAM size" {  } { { "S2.v" "Data_reg" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1388336296655 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1388336296655 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1388336296941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1388336296941 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1388336297131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1388336297303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297303 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[0\] " "No output dependent on input pin \"RB2_Q\[0\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[1\] " "No output dependent on input pin \"RB2_Q\[1\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[2\] " "No output dependent on input pin \"RB2_Q\[2\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[3\] " "No output dependent on input pin \"RB2_Q\[3\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[4\] " "No output dependent on input pin \"RB2_Q\[4\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[5\] " "No output dependent on input pin \"RB2_Q\[5\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[6\] " "No output dependent on input pin \"RB2_Q\[6\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[7\] " "No output dependent on input pin \"RB2_Q\[7\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[8\] " "No output dependent on input pin \"RB2_Q\[8\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[9\] " "No output dependent on input pin \"RB2_Q\[9\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[10\] " "No output dependent on input pin \"RB2_Q\[10\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[11\] " "No output dependent on input pin \"RB2_Q\[11\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[12\] " "No output dependent on input pin \"RB2_Q\[12\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[13\] " "No output dependent on input pin \"RB2_Q\[13\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[14\] " "No output dependent on input pin \"RB2_Q\[14\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[15\] " "No output dependent on input pin \"RB2_Q\[15\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[16\] " "No output dependent on input pin \"RB2_Q\[16\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB2_Q\[17\] " "No output dependent on input pin \"RB2_Q\[17\]\"" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1388336297366 "|S2|RB2_Q[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1388336297366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1388336297367 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1388336297367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1388336297367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1388336297367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1388336297399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 00:58:17 2013 " "Processing ended: Mon Dec 30 00:58:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1388336297399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1388336297399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1388336297399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1388336297399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1388336298336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1388336298337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 00:58:18 2013 " "Processing started: Mon Dec 30 00:58:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1388336298337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1388336298337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW4_serial_TxRx -c HW4_serial_TxRx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HW4_serial_TxRx -c HW4_serial_TxRx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1388336298337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1388336298381 ""}
{ "Info" "0" "" "Project  = HW4_serial_TxRx" {  } {  } 0 0 "Project  = HW4_serial_TxRx" 0 0 "Fitter" 0 0 1388336298382 ""}
{ "Info" "0" "" "Revision = HW4_serial_TxRx" {  } {  } 0 0 "Revision = HW4_serial_TxRx" 0 0 "Fitter" 0 0 1388336298382 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1388336298455 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW4_serial_TxRx EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"HW4_serial_TxRx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1388336298467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1388336298500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1388336298500 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1388336298570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1388336298585 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1388336298885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1388336298885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1388336298885 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1388336298885 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1388336298914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1388336298914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1388336298914 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1388336298914 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2_done " "Pin S2_done not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S2_done } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 4 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S2_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_RW " "Pin RB2_RW not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_RW } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 4 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_RW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_A\[0\] " "Pin RB2_A\[0\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_A[0] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_A\[1\] " "Pin RB2_A\[1\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_A[1] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_A\[2\] " "Pin RB2_A\[2\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_A[2] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[0\] " "Pin RB2_D\[0\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[0] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[1\] " "Pin RB2_D\[1\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[1] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[2\] " "Pin RB2_D\[2\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[2] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[3\] " "Pin RB2_D\[3\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[3] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[4\] " "Pin RB2_D\[4\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[4] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[5\] " "Pin RB2_D\[5\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[5] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[6\] " "Pin RB2_D\[6\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[6] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[7\] " "Pin RB2_D\[7\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[7] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[8\] " "Pin RB2_D\[8\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[8] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[9\] " "Pin RB2_D\[9\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[9] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[10\] " "Pin RB2_D\[10\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[10] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[11\] " "Pin RB2_D\[11\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[11] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[12\] " "Pin RB2_D\[12\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[12] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[13\] " "Pin RB2_D\[13\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[13] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[14\] " "Pin RB2_D\[14\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[14] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[15\] " "Pin RB2_D\[15\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[15] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[16\] " "Pin RB2_D\[16\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[16] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_D\[17\] " "Pin RB2_D\[17\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_D[17] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[0\] " "Pin RB2_Q\[0\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[0] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[1\] " "Pin RB2_Q\[1\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[1] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[2\] " "Pin RB2_Q\[2\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[2] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[3\] " "Pin RB2_Q\[3\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[3] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[4\] " "Pin RB2_Q\[4\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[4] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[5\] " "Pin RB2_Q\[5\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[5] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[6\] " "Pin RB2_Q\[6\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[6] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[7\] " "Pin RB2_Q\[7\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[7] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[8\] " "Pin RB2_Q\[8\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[8] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[9\] " "Pin RB2_Q\[9\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[9] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[10\] " "Pin RB2_Q\[10\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[10] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[11\] " "Pin RB2_Q\[11\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[11] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[12\] " "Pin RB2_Q\[12\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[12] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[13\] " "Pin RB2_Q\[13\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[13] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[14\] " "Pin RB2_Q\[14\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[14] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[15\] " "Pin RB2_Q\[15\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[15] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[16\] " "Pin RB2_Q\[16\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[16] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB2_Q\[17\] " "Pin RB2_Q\[17\] not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RB2_Q[17] } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 7 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_Q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 3 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 3 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sen " "Pin sen not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sen } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sd " "Pin sd not assigned to an exact location on the device" {  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sd } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 8 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1388336298968 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1388336298968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW4_serial_TxRx.sdc " "Synopsys Design Constraints File file not found: 'HW4_serial_TxRx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1388336299074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1388336299074 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1388336299078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1388336299100 ""}  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 3 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1388336299100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1388336299100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RB2_D\[0\]~0 " "Destination node RB2_D\[0\]~0" {  } { { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 147 -1 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RB2_D[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388336299100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1388336299100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1388336299100 ""}  } { { "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "i:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "S2.v" "" { Text "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/S2.v" 3 0 0 } } { "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "i:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1388336299100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1388336299167 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1388336299168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1388336299168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1388336299169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1388336299169 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1388336299170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1388336299170 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1388336299170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1388336299182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1388336299183 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1388336299183 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 20 23 0 " "Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 20 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1388336299184 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1388336299184 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1388336299184 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388336299185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388336299185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388336299185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388336299185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388336299185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388336299185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388336299185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1388336299185 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1388336299185 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1388336299185 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388336299203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1388336299991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388336300127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1388336300134 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1388336300715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388336300715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1388336300780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1388336301415 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1388336301415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388336301831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1388336301832 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1388336301832 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1388336301842 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1388336301845 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2_done 0 " "Pin \"S2_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_RW 0 " "Pin \"RB2_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_A\[0\] 0 " "Pin \"RB2_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_A\[1\] 0 " "Pin \"RB2_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_A\[2\] 0 " "Pin \"RB2_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[0\] 0 " "Pin \"RB2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[1\] 0 " "Pin \"RB2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[2\] 0 " "Pin \"RB2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[3\] 0 " "Pin \"RB2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[4\] 0 " "Pin \"RB2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[5\] 0 " "Pin \"RB2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[6\] 0 " "Pin \"RB2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[7\] 0 " "Pin \"RB2_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[8\] 0 " "Pin \"RB2_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[9\] 0 " "Pin \"RB2_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[10\] 0 " "Pin \"RB2_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[11\] 0 " "Pin \"RB2_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[12\] 0 " "Pin \"RB2_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[13\] 0 " "Pin \"RB2_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[14\] 0 " "Pin \"RB2_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[15\] 0 " "Pin \"RB2_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[16\] 0 " "Pin \"RB2_D\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB2_D\[17\] 0 " "Pin \"RB2_D\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1388336301850 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1388336301850 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1388336301961 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1388336301978 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1388336302082 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1388336302267 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1388336302319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/output_files/HW4_serial_TxRx.fit.smsg " "Generated suppressed messages file C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/output_files/HW4_serial_TxRx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1388336302398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1388336302578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 00:58:22 2013 " "Processing ended: Mon Dec 30 00:58:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1388336302578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1388336302578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1388336302578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1388336302578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1388336303413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1388336303414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 00:58:23 2013 " "Processing started: Mon Dec 30 00:58:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1388336303414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1388336303414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW4_serial_TxRx -c HW4_serial_TxRx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HW4_serial_TxRx -c HW4_serial_TxRx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1388336303414 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1388336304156 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1388336304184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1388336304538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 00:58:24 2013 " "Processing ended: Mon Dec 30 00:58:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1388336304538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1388336304538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1388336304538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1388336304538 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1388336305137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1388336305452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 00:58:25 2013 " "Processing started: Mon Dec 30 00:58:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1388336305452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1388336305452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HW4_serial_TxRx -c HW4_serial_TxRx " "Command: quartus_sta HW4_serial_TxRx -c HW4_serial_TxRx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1388336305452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1388336305500 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1388336305586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1388336305626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1388336305626 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW4_serial_TxRx.sdc " "Synopsys Design Constraints File file not found: 'HW4_serial_TxRx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1388336305721 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1388336305721 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305722 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305722 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1388336305724 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1388336305753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1388336305769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.689 " "Worst-case setup slack is -2.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689      -374.292 clk  " "   -2.689      -374.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1388336305773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1388336305777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1388336305781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1388336305784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -253.363 clk  " "   -1.631      -253.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1388336305787 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1388336305822 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1388336305823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1388336305840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.428 " "Worst-case setup slack is -0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428       -46.457 clk  " "   -0.428       -46.457 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1388336305845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1388336305850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1388336305854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1388336305859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -207.380 clk  " "   -1.380      -207.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1388336305864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1388336305864 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1388336305903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1388336305925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1388336305926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1388336305988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 00:58:25 2013 " "Processing ended: Mon Dec 30 00:58:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1388336305988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1388336305988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1388336305988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1388336305988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1388336306865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1388336306865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 00:58:26 2013 " "Processing started: Mon Dec 30 00:58:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1388336306865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1388336306865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HW4_serial_TxRx -c HW4_serial_TxRx " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HW4_serial_TxRx -c HW4_serial_TxRx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1388336306865 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "HW4_serial_TxRx.vo\", \"HW4_serial_TxRx_fast.vo HW4_serial_TxRx_v.sdo HW4_serial_TxRx_v_fast.sdo C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/simulation/modelsim/ simulation " "Generated files \"HW4_serial_TxRx.vo\", \"HW4_serial_TxRx_fast.vo\", \"HW4_serial_TxRx_v.sdo\" and \"HW4_serial_TxRx_v_fast.sdo\" in directory \"C:/Users/P/Documents/GitHub/Digital_IC_Design_HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1388336307251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1388336307299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 00:58:27 2013 " "Processing ended: Mon Dec 30 00:58:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1388336307299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1388336307299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1388336307299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1388336307299 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1388336307927 ""}
