{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619507636983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619507636992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 27 15:13:56 2021 " "Processing started: Tue Apr 27 15:13:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619507636992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619507636992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619507636992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619507637541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619507637541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619507647476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619507647476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU " "Elaborating entity \"FPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619507647793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(71) " "Verilog HDL assignment warning at FPU.v(71): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647926 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(78) " "Verilog HDL assignment warning at FPU.v(78): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647926 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(82) " "Verilog HDL assignment warning at FPU.v(82): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647926 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(86) " "Verilog HDL assignment warning at FPU.v(86): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647926 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(90) " "Verilog HDL assignment warning at FPU.v(90): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647927 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(94) " "Verilog HDL assignment warning at FPU.v(94): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647927 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(98) " "Verilog HDL assignment warning at FPU.v(98): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647927 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(102) " "Verilog HDL assignment warning at FPU.v(102): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647927 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(106) " "Verilog HDL assignment warning at FPU.v(106): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647927 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(110) " "Verilog HDL assignment warning at FPU.v(110): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647927 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(114) " "Verilog HDL assignment warning at FPU.v(114): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647927 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(118) " "Verilog HDL assignment warning at FPU.v(118): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647927 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(122) " "Verilog HDL assignment warning at FPU.v(122): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(126) " "Verilog HDL assignment warning at FPU.v(126): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(130) " "Verilog HDL assignment warning at FPU.v(130): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(134) " "Verilog HDL assignment warning at FPU.v(134): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(138) " "Verilog HDL assignment warning at FPU.v(138): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(142) " "Verilog HDL assignment warning at FPU.v(142): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(146) " "Verilog HDL assignment warning at FPU.v(146): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(150) " "Verilog HDL assignment warning at FPU.v(150): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(154) " "Verilog HDL assignment warning at FPU.v(154): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647928 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(158) " "Verilog HDL assignment warning at FPU.v(158): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647929 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(162) " "Verilog HDL assignment warning at FPU.v(162): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647929 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(166) " "Verilog HDL assignment warning at FPU.v(166): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647929 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(214) " "Verilog HDL assignment warning at FPU.v(214): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647929 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(220) " "Verilog HDL assignment warning at FPU.v(220): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647929 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(224) " "Verilog HDL assignment warning at FPU.v(224): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647929 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(228) " "Verilog HDL assignment warning at FPU.v(228): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647929 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(232) " "Verilog HDL assignment warning at FPU.v(232): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647929 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(236) " "Verilog HDL assignment warning at FPU.v(236): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(240) " "Verilog HDL assignment warning at FPU.v(240): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(244) " "Verilog HDL assignment warning at FPU.v(244): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(248) " "Verilog HDL assignment warning at FPU.v(248): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(252) " "Verilog HDL assignment warning at FPU.v(252): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(256) " "Verilog HDL assignment warning at FPU.v(256): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(260) " "Verilog HDL assignment warning at FPU.v(260): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(264) " "Verilog HDL assignment warning at FPU.v(264): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(268) " "Verilog HDL assignment warning at FPU.v(268): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(272) " "Verilog HDL assignment warning at FPU.v(272): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647930 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(276) " "Verilog HDL assignment warning at FPU.v(276): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(280) " "Verilog HDL assignment warning at FPU.v(280): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(284) " "Verilog HDL assignment warning at FPU.v(284): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(288) " "Verilog HDL assignment warning at FPU.v(288): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(292) " "Verilog HDL assignment warning at FPU.v(292): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(296) " "Verilog HDL assignment warning at FPU.v(296): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(300) " "Verilog HDL assignment warning at FPU.v(300): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(304) " "Verilog HDL assignment warning at FPU.v(304): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(308) " "Verilog HDL assignment warning at FPU.v(308): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647931 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(323) " "Verilog HDL assignment warning at FPU.v(323): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(326) " "Verilog HDL assignment warning at FPU.v(326): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(371) " "Verilog HDL assignment warning at FPU.v(371): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(375) " "Verilog HDL assignment warning at FPU.v(375): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(379) " "Verilog HDL assignment warning at FPU.v(379): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(383) " "Verilog HDL assignment warning at FPU.v(383): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(387) " "Verilog HDL assignment warning at FPU.v(387): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(391) " "Verilog HDL assignment warning at FPU.v(391): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(395) " "Verilog HDL assignment warning at FPU.v(395): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647932 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(399) " "Verilog HDL assignment warning at FPU.v(399): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(403) " "Verilog HDL assignment warning at FPU.v(403): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(407) " "Verilog HDL assignment warning at FPU.v(407): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(411) " "Verilog HDL assignment warning at FPU.v(411): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(415) " "Verilog HDL assignment warning at FPU.v(415): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(419) " "Verilog HDL assignment warning at FPU.v(419): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(423) " "Verilog HDL assignment warning at FPU.v(423): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(427) " "Verilog HDL assignment warning at FPU.v(427): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(431) " "Verilog HDL assignment warning at FPU.v(431): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(435) " "Verilog HDL assignment warning at FPU.v(435): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(439) " "Verilog HDL assignment warning at FPU.v(439): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(443) " "Verilog HDL assignment warning at FPU.v(443): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(447) " "Verilog HDL assignment warning at FPU.v(447): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(451) " "Verilog HDL assignment warning at FPU.v(451): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(455) " "Verilog HDL assignment warning at FPU.v(455): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(459) " "Verilog HDL assignment warning at FPU.v(459): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619507647933 "|FPU"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619507667707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619507673967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619507673967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3123 " "Implemented 3123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619507675274 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619507675274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3023 " "Implemented 3023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619507675274 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1619507675274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619507675274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619507675307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 27 15:14:35 2021 " "Processing ended: Tue Apr 27 15:14:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619507675307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619507675307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619507675307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619507675307 ""}
