\hypertarget{struct_rtc_mode2}{}\doxysection{Rtc\+Mode2 Struct Reference}
\label{struct_rtc_mode2}\index{RtcMode2@{RtcMode2}}


RTC\+\_\+\+MODE2 hardware registers.  




{\ttfamily \#include $<$rtc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_rtc_mode2_a2b94752282b4d91c91651292fd02c7db}\label{struct_rtc_mode2_a2b94752282b4d91c91651292fd02c7db}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e2___c_t_r_l___type}{RTC\+\_\+\+MODE2\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) MODE2 Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_afaaa13d20dbe6ad927f8bb760ce5a3f2}\label{struct_rtc_mode2_afaaa13d20dbe6ad927f8bb760ce5a3f2}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___r_e_a_d_r_e_q___type}{RTC\+\_\+\+READREQ\+\_\+\+Type}} {\bfseries READREQ}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) Read Request. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_ac744528883acc1673690301d852ca945}\label{struct_rtc_mode2_ac744528883acc1673690301d852ca945}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e2___e_v_c_t_r_l___type}{RTC\+\_\+\+MODE2\+\_\+\+EVCTRL\+\_\+\+Type}} {\bfseries EVCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 16) MODE2 Event Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_abacd8562d898378de7149a11383da56c}\label{struct_rtc_mode2_abacd8562d898378de7149a11383da56c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e2___i_n_t_e_n_c_l_r___type}{RTC\+\_\+\+MODE2\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x06 (R/W 8) MODE2 Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_a6d75eb6b1d65cfa2798098df490d1943}\label{struct_rtc_mode2_a6d75eb6b1d65cfa2798098df490d1943}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e2___i_n_t_e_n_s_e_t___type}{RTC\+\_\+\+MODE2\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x07 (R/W 8) MODE2 Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_a754872904b63e0a40f73498fa501d02a}\label{struct_rtc_mode2_a754872904b63e0a40f73498fa501d02a}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e2___i_n_t_f_l_a_g___type}{RTC\+\_\+\+MODE2\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) MODE2 Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_a968b592e34f741ca5fa2969e0c00db12}\label{struct_rtc_mode2_a968b592e34f741ca5fa2969e0c00db12}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode2_ab288b2b4775cf46748ace84ab8632254}\label{struct_rtc_mode2_ab288b2b4775cf46748ace84ab8632254}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___s_t_a_t_u_s___type}{RTC\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_a4cfe6a983a5b27b48c819a8f395f7552}\label{struct_rtc_mode2_a4cfe6a983a5b27b48c819a8f395f7552}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___d_b_g_c_t_r_l___type}{RTC\+\_\+\+DBGCTRL\+\_\+\+Type}} {\bfseries DBGCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0B (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_a8fa2fd1600ed1ee29e2d929a6f354089}\label{struct_rtc_mode2_a8fa2fd1600ed1ee29e2d929a6f354089}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___f_r_e_q_c_o_r_r___type}{RTC\+\_\+\+FREQCORR\+\_\+\+Type}} {\bfseries FREQCORR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Frequency Correction. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_af0c44d8716903b257d0ade2145b586d6}\label{struct_rtc_mode2_af0c44d8716903b257d0ade2145b586d6}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x3\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode2_aab5921b3d775160d284bc6e2881d6083}\label{struct_rtc_mode2_aab5921b3d775160d284bc6e2881d6083}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e2___c_l_o_c_k___type}{RTC\+\_\+\+MODE2\+\_\+\+CLOCK\+\_\+\+Type}} {\bfseries CLOCK}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) MODE2 Clock Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_af1457e724568fe2871953255b059921d}\label{struct_rtc_mode2_af1457e724568fe2871953255b059921d}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x4\mbox{]}
\item 
\mbox{\Hypertarget{struct_rtc_mode2_a510740ac8a05a17e42fb49c41cd53ebf}\label{struct_rtc_mode2_a510740ac8a05a17e42fb49c41cd53ebf}} 
\mbox{\hyperlink{struct_rtc_mode2_alarm}{Rtc\+Mode2\+Alarm}} {\bfseries Mode2\+Alarm} \mbox{[}1\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 \mbox{\hyperlink{struct_rtc_mode2_alarm}{Rtc\+Mode2\+Alarm}} groups \mbox{[}ALARM\+\_\+\+NUM\mbox{]}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RTC\+\_\+\+MODE2 hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2rtc_8h}{rtc.\+h}}\end{DoxyCompactItemize}
