<!-- MHonArc v2.6.19 -->
<!--X-Subject: Re: [PATCH 2/3 v3] ARM: dts: aspeed: Add SGPIO driver -->
<!--X-From-R13: "Oaqerj Xrssrel" &#60;naqerjNnw.vq.nh> -->
<!--X-Date: Tue, 16 Jul 2019 20:26:02 &#45;0700 -->
<!--X-Message-Id: 8bd336f7&#45;8a7f&#45;4b32&#45;91a9&#45;0a292e0663cd@www.fastmail.com -->
<!--X-Content-Type: text/plain -->
<!--X-Reference: 1563312271&#45;17509&#45;1&#45;git&#45;send&#45;email&#45;hongweiz@ami.com -->
<!--X-Head-End-->
<!doctype html public "-//W3C//DTD HTML//EN">
<html>
<head>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({
          google_ad_client: "ca-pub-3422782820843221",
          enable_page_level_ads: true
     });
</script>
<style>
<!--
 pre {white-space: pre-wrap;}
-->
</style>
<meta name="description" content="Linux ARM, OMAP, Xscale Kernel: Re: [PATCH 2/3 v3] ARM: dts: aspeed: Add SGPIO driver">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>Re: [PATCH 2/3 v3] ARM: dts: aspeed: Add SGPIO driver &mdash; ARM, OMAP, Xscale Linux Kernel</title>
<link rel="alternate" type="application/rss+xml" title="Linux ARM Kernel" href="//feedproxy.google.com/LinuxArmKernel">
<link rel="alternate" type="application/rss+xml" title="Linux ARM Kernel" href="//feeds.feedburner.com/LinuxArmxscaleEtc">
<link rel="alternate" type="application/rss+xml" title="Fedora ARM" href="//feeds.feedburner.com/FedoraArm">
<link rel="alternate" type="application/rss+xml" title="Linux for OMAP" href="//feedproxy.google.com/LinuxOmap">
</head>
<body itemscope itemtype="//schema.org/Article" vlink=green>
<!--X-Body-Begin-->
<!--X-User-Header-->
<!--X-User-Header-End-->
<!--X-TopPNI-->
<td align=right><form action="//www.google.com/cse" id="cse-search-box" target="_blank">
  <div>
    <input type="hidden" name="cx" value="partner-pub-3422782820843221:isdiegq275o" />
    <input type="hidden" name="ie" value="ISO-8859-1" />
    <input type="text" name="q" size="37" />
    <input type="submit" name="sa" value="Search" />
  </div>
</form>
<script type="text/javascript" src="//www.google.com/cse/brand?form=cse-search-box&amp;lang=en" async></script>
<h1 itemprop="name">Re: [PATCH 2/3 v3] ARM: dts: aspeed: Add SGPIO driver</h1>
[<a href="msg741444.html">Date Prev</a>][<a href="msg741446.html">Date Next</a>][<a href="msg741434.html">Thread Prev</a>][<a href="msg741435.html">Thread Next</a>][<a href="maillist.html#741445">Date Index</a>][<a href="threads.html#741445">Thread Index</a>] 
<p>&nbsp;<br>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive test for archives -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="6345952567"
     data-ad-format="auto"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>

<!--X-TopPNI-End-->
<!--X-MsgBody-->
<!--X-Subject-Header-Begin-->
<hr>
<!--X-Subject-Header-End-->
<!--X-Head-of-Message-->
<ul>
<li><em>Subject</em>: Re: [PATCH 2/3 v3] ARM: dts: aspeed: Add SGPIO driver</li>
<li><em>From</em>: &quot;Andrew Jeffery&quot; &lt;andrew@xxxxxxxx&gt;</li>
<li><em>Date</em>: Wed, 17 Jul 2019 12:55:39 +0930</li>
<li><em>In-reply-to</em>: &lt;<a href="msg741434.html">1563312271-17509-1-git-send-email-hongweiz@ami.com</a>&gt;</li>
<li><em>User-agent</em>: Cyrus-JMAP/3.1.6-731-g19d3b16-fmstable-20190627v1</li>
</ul>
<!--X-Head-of-Message-End-->
<!--X-Head-Body-Sep-Begin-->
<!-- AddThis Button BEGIN -->
<div class="addthis_toolbox addthis_default_style ">
<a class="addthis_button_preferred_1"></a>
<a class="addthis_button_preferred_2"></a>
<a class="addthis_button_preferred_3"></a>
<a class="addthis_button_preferred_4"></a>
<a class="addthis_button_compact"></a>
<a class="addthis_counter addthis_bubble_style"></a>
</div>
<script type="text/javascript" src="//s7.addthis.com/js/300/addthis_widget.js#pubid=ra-5196c2ae1be43d18&async=1&domready=1" async></script>
<!-- AddThis Button END -->
<hr>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive link 1 -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="8681825769"
     data-ad-format="link"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
<div class="content" itemprop="articleBody">
<!--X-Head-Body-Sep-End-->
<!--X-Body-of-Message-->
<pre>Hello Hongwei,

Please send patches and feedback on prior iterations separately. Please send the
output of `git format-patch ...`directly; format-patch spits the patch out in email
form ready to go and can be fed straight to `git send-email`.

On Wed, 17 Jul 2019, at 06:54, Hongwei Zhang wrote:
&gt;<i> Add SGPIO driver support for Aspeed AST2500 SoC.</i>
&gt;<i> </i>
&gt;<i> Signed-off-by: Hongwei Zhang &lt;hongweiz@xxxxxxx&gt;</i>
&gt;<i> ---</i>
&gt;<i>  drivers/gpio/sgpio-aspeed.c | 487 ++++++++++++++++++++++++++++++++++++++++++++</i>
&gt;<i>  1 file changed, 487 insertions(+)</i>
&gt;<i>  create mode 100644 drivers/gpio/sgpio-aspeed.c</i>
&gt;<i> </i>
&gt;<i> diff --git a/drivers/gpio/sgpio-aspeed.c b/drivers/gpio/sgpio-aspeed.c</i>
&gt;<i> new file mode 100644</i>
&gt;<i> index 0000000..ade2cb7</i>
&gt;<i> --- /dev/null</i>
&gt;<i> +++ b/drivers/gpio/sgpio-aspeed.c</i>
&gt;<i> @@ -0,0 +1,487 @@</i>
&gt;<i> +// SPDX-License-Identifier: GPL-2.0+</i>
&gt;<i> +/*</i>
&gt;<i> + * Copyright 2019 American Megatrends International LLC.</i>
&gt;<i> + *</i>
&gt;<i> + * Author: Karthikeyan Mani &lt;karthikeyanm@xxxxxxxxxxxxxx&gt;</i>
&gt;<i> + */</i>
&gt;<i> +</i>
&gt;<i> +#include &lt;linux/gpio/driver.h&gt;</i>
&gt;<i> +#include &lt;linux/gpio/aspeed.h&gt;</i>

linux/gpio/aspeed.h is specific to the parallel GPIO driver, please drop
this include.

&gt;<i> +#include &lt;linux/hashtable.h&gt;</i>
&gt;<i> +#include &lt;linux/bitfield.h&gt;</i>
&gt;<i> +#include &lt;linux/init.h&gt;</i>
&gt;<i> +#include &lt;linux/clk.h&gt;</i>
&gt;<i> +#include &lt;linux/io.h&gt;</i>
&gt;<i> +#include &lt;linux/kernel.h&gt;</i>
&gt;<i> +#include &lt;linux/module.h&gt;</i>
&gt;<i> +#include &lt;linux/pinctrl/consumer.h&gt;</i>

This driver doesn't have any direct interaction with pinctrl, so I think
we can remove this header

&gt;<i> +#include &lt;linux/platform_device.h&gt;</i>
&gt;<i> +#include &lt;linux/spinlock.h&gt;</i>
&gt;<i> +#include &lt;linux/string.h&gt;</i>
&gt;<i> +#include &lt;linux/gpio.h&gt;</i>
&gt;<i> +</i>
&gt;<i> +#define MAX_NR_SGPIO			80</i>
&gt;<i> +</i>
&gt;<i> +#define ASPEED_SGPIO_CTRL		0x54</i>
&gt;<i> +</i>
&gt;<i> +#define ASPEED_SGPIO_PINS_MASK		GENMASK(9, 6)</i>
&gt;<i> +#define ASPEED_SGPIO_CLK_DIV_MASK	GENMASK(31, 16)</i>
&gt;<i> +#define ASPEED_SGPIO_ENABLE		BIT(0)</i>
&gt;<i> +</i>
&gt;<i> +// default sgpio direction is input.</i>
&gt;<i> +static uint32_t sgpio_dir_val[3] = {0xffffffff, 0xffffffff, 0xffffffff </i>
&gt;<i> };</i>

Why not make it a member of struct aspeed_sgpio (below)? I'd prefer
we encode the comment in the variable name as well, e.g.
sgpio_dir_in`- this way when reading the code that uses it we know
which bit state means what (set is input, clear is output).

&gt;<i> +</i>
&gt;<i> +struct aspeed_sgpio {</i>
&gt;<i> +	struct gpio_chip chip;</i>
&gt;<i> +	struct clk *pclk;</i>
&gt;<i> +	spinlock_t lock;</i>
&gt;<i> +	void __iomem *base;</i>
&gt;<i> +	int irq;</i>
&gt;<i> +};</i>
&gt;<i> +</i>
&gt;<i> +struct aspeed_sgpio_bank {</i>
&gt;<i> +	uint16_t    val_regs;</i>
&gt;<i> +	uint16_t    rdata_reg;</i>
&gt;<i> +	uint16_t    irq_regs;</i>
&gt;<i> +	const char  names[4][3];</i>
&gt;<i> +};</i>
&gt;<i> +</i>
&gt;<i> +/*</i>
&gt;<i> + * Note: The &quot;value&quot; register returns the input value sampled on the</i>
&gt;<i> + *       line even when the GPIO is configured as an output. Since</i>
&gt;<i> + *       that input goes through synchronizers, writing, then reading</i>
&gt;<i> + *       back may not return the written value right away.</i>

The paragraph above is somewhat specific to the parallel GPIO driver.
It would be good to rework it for the context of the SGPIO driver.
Documenting the split of the &quot;value&quot; and &quot;rdata&quot; register is a good
thing.

&gt;<i> + *</i>
&gt;<i> + *       The &quot;rdata&quot; register returns the content of the write latch</i>
&gt;<i> + *       and thus can be used to read back what was last written</i>
&gt;<i> + *       reliably.</i>
&gt;<i> + */</i>
&gt;<i> +static const struct aspeed_sgpio_bank aspeed_sgpio_banks[] = {</i>
&gt;<i> +	{</i>
&gt;<i> +		.val_regs = 0x0000,</i>
&gt;<i> +		.rdata_reg = 0x0070,</i>
&gt;<i> +		.irq_regs = 0x0004,</i>
&gt;<i> +		.names = { &quot;A&quot;, &quot;B&quot;, &quot;C&quot;, &quot;D&quot; },</i>
&gt;<i> +	},</i>
&gt;<i> +	{</i>
&gt;<i> +		.val_regs = 0x001C,</i>
&gt;<i> +		.rdata_reg = 0x0074,</i>
&gt;<i> +		.irq_regs = 0x0020,</i>
&gt;<i> +		.names = { &quot;E&quot;, &quot;F&quot;, &quot;G&quot;, &quot;H&quot; },</i>
&gt;<i> +	},</i>
&gt;<i> +	{</i>
&gt;<i> +		.val_regs = 0x0038,</i>
&gt;<i> +		.rdata_reg = 0x0078,</i>
&gt;<i> +		.irq_regs = 0x003C,</i>
&gt;<i> +		.names = { &quot;I&quot;, &quot;J&quot; },</i>
&gt;<i> +	},</i>
&gt;<i> +};</i>
&gt;<i> +</i>
&gt;<i> +enum aspeed_sgpio_reg {</i>
&gt;<i> +	reg_val,</i>
&gt;<i> +	reg_rdata,</i>
&gt;<i> +	reg_irq_enable,</i>
&gt;<i> +	reg_irq_type0,</i>
&gt;<i> +	reg_irq_type1,</i>
&gt;<i> +	reg_irq_type2,</i>
&gt;<i> +	reg_irq_status,</i>
&gt;<i> +};</i>
&gt;<i> +</i>
&gt;<i> +#define GPIO_VAL_VALUE      0x00</i>
&gt;<i> +#define GPIO_VAL_DIR        0x04</i>
&gt;<i> +#define GPIO_IRQ_ENABLE     0x00</i>
&gt;<i> +#define GPIO_IRQ_TYPE0      0x04</i>
&gt;<i> +#define GPIO_IRQ_TYPE1      0x08</i>
&gt;<i> +#define GPIO_IRQ_TYPE2      0x0C</i>
&gt;<i> +#define GPIO_IRQ_STATUS     0x10</i>
&gt;<i> +</i>
&gt;<i> +/* This will be resolved at compile time */</i>
&gt;<i> +static inline void __iomem *bank_reg(struct aspeed_sgpio *gpio,</i>
&gt;<i> +				     const struct aspeed_sgpio_bank *bank,</i>
&gt;<i> +				     const enum aspeed_sgpio_reg reg)</i>
&gt;<i> +{</i>
&gt;<i> +	switch (reg) {</i>
&gt;<i> +	case reg_val:</i>
&gt;<i> +		return gpio-&gt;base + bank-&gt;val_regs + GPIO_VAL_VALUE;</i>
&gt;<i> +	case reg_rdata:</i>
&gt;<i> +		return gpio-&gt;base + bank-&gt;rdata_reg;</i>
&gt;<i> +	case reg_irq_enable:</i>
&gt;<i> +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_ENABLE;</i>
&gt;<i> +	case reg_irq_type0:</i>
&gt;<i> +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_TYPE0;</i>
&gt;<i> +	case reg_irq_type1:</i>
&gt;<i> +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_TYPE1;</i>
&gt;<i> +	case reg_irq_type2:</i>
&gt;<i> +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_TYPE2;</i>
&gt;<i> +	case reg_irq_status:</i>
&gt;<i> +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_STATUS;</i>
&gt;<i> +	default:</i>
&gt;<i> +		/* acturally if code runs to here, it's an error case */</i>
&gt;<i> +		BUG_ON(1);</i>
&gt;<i> +	}</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +#define GPIO_BANK(x)    ((x) &gt;&gt; 5)</i>
&gt;<i> +#define GPIO_OFFSET(x)  ((x) &amp; 0x1f)</i>
&gt;<i> +#define GPIO_BIT(x)     BIT(GPIO_OFFSET(x))</i>
&gt;<i> +</i>
&gt;<i> +static const struct aspeed_sgpio_bank *to_bank(unsigned int offset)</i>
&gt;<i> +{</i>
&gt;<i> +	unsigned int bank = GPIO_BANK(offset);</i>
&gt;<i> +</i>
&gt;<i> +	WARN_ON(bank &gt;= ARRAY_SIZE(aspeed_sgpio_banks));</i>
&gt;<i> +	return &amp;aspeed_sgpio_banks[bank];</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static int aspeed_sgpio_get(struct gpio_chip *gc, unsigned int offset)</i>
&gt;<i> +{</i>
&gt;<i> +	struct aspeed_sgpio *gpio = gpiochip_get_data(gc);</i>
&gt;<i> +	const struct aspeed_sgpio_bank *bank = to_bank(offset);</i>
&gt;<i> +</i>
&gt;<i> +	if (sgpio_dir_val[GPIO_BANK(offset)] &amp; GPIO_BIT(offset))</i>
&gt;<i> +		return !!(ioread32(bank_reg(gpio, bank, reg_val)) &amp; </i>
&gt;<i> GPIO_BIT(offset));</i>
&gt;<i> +	else</i>
&gt;<i> +		return !!(ioread32(bank_reg(gpio, bank, reg_rdata)) &amp; </i>
&gt;<i> GPIO_BIT(offset));</i>

We don't need the else because we return from the body of the true case,
and this could be written in a less redundant fashion. Also we need to do
the read under gpio.lock for consistency with aspeed_sgpio_set().

enum aspeed_sgpio_reg from;
unsigned long flags;
bool input;
int rc;

...

spin_lock_irqsave(&amp;gpio-&gt;lock, flags);
input = sgpio_dir_val[GPIO_BANK(offset)] &amp; GPIO_BIT(offset);
from = input ? reg_val : reg_rdata;
rc = !!(ioread32(bank_reg(gpio, bank, from)) &amp; GPIO_BIT(offset));
spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags);

return rc;

&gt;<i> +</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static void aspeed_sgpio_set(struct gpio_chip *gc, unsigned int </i>
&gt;<i> offset, int val)</i>
&gt;<i> +{</i>
&gt;<i> +	struct aspeed_sgpio *gpio = gpiochip_get_data(gc);</i>
&gt;<i> +	const struct aspeed_sgpio_bank *bank = to_bank(offset);</i>
&gt;<i> +	unsigned long flags;</i>
&gt;<i> +	void __iomem *addr;</i>
&gt;<i> +	u32 reg = 0;</i>
&gt;<i> +</i>
&gt;<i> +	spin_lock_irqsave(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> +</i>
&gt;<i> +	addr = bank_reg(gpio, bank, reg_val);</i>
&gt;<i> +</i>
&gt;<i> +	if (val)</i>
&gt;<i> +		reg |= GPIO_BIT(offset);</i>
&gt;<i> +	else</i>
&gt;<i> +		reg &amp;= ~GPIO_BIT(offset);</i>
&gt;<i> +</i>
&gt;<i> +	iowrite32(reg, addr);</i>
&gt;<i> +	spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static int aspeed_sgpio_dir_in(struct gpio_chip *gc, unsigned int </i>
&gt;<i> offset)</i>
&gt;<i> +{</i>
&gt;<i> +	sgpio_dir_val[GPIO_BANK(offset)] |= GPIO_BIT(offset);</i>

Also do all manipulations of sgpio_dir_val under the spinlock.

&gt;<i> +	return 0;</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static int aspeed_sgpio_dir_out(struct gpio_chip *gc, unsigned int </i>
&gt;<i> offset, int val)</i>
&gt;<i> +{</i>
&gt;<i> +	sgpio_dir_val[GPIO_BANK(offset)] &amp;= ~GPIO_BIT(offset);</i>

Again here.

&gt;<i> +	return 0;</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static int aspeed_sgpio_get_direction(struct gpio_chip *gc, unsigned </i>
&gt;<i> int offset)</i>
&gt;<i> +{</i>
&gt;<i> +	return sgpio_dir_val[GPIO_BANK(offset)] &amp; GPIO_BIT(offset);</i>

Again here.

&gt;<i> +</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static inline int irqd_to_aspeed_sgpio_data(struct irq_data *d,</i>
&gt;<i> +					    struct aspeed_sgpio **gpio,</i>
&gt;<i> +					    const struct aspeed_sgpio_bank **bank,</i>
&gt;<i> +					    u32 *bit, int *offset)</i>
&gt;<i> +{</i>
&gt;<i> +	struct aspeed_sgpio *internal;</i>
&gt;<i> +</i>
&gt;<i> +	*offset = irqd_to_hwirq(d);</i>
&gt;<i> +</i>
&gt;<i> +	internal = irq_data_get_irq_chip_data(d);</i>
&gt;<i> +</i>
&gt;<i> +	*gpio = internal;</i>
&gt;<i> +	*bank = to_bank(*offset);</i>
&gt;<i> +	*bit = GPIO_BIT(*offset);</i>
&gt;<i> +</i>
&gt;<i> +	return 0;</i>

It looks like this function could be a void function instead, and we
could eliminate error checking from the callsites. If you're feeling
paranoid you could `WARN_ON(!internal);` after the call to
`irq_data_get_irq_chip_data(d)`.

&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static void aspeed_sgpio_irq_ack(struct irq_data *d)</i>
&gt;<i> +{</i>
&gt;<i> +	const struct aspeed_sgpio_bank *bank;</i>
&gt;<i> +	struct aspeed_sgpio *gpio;</i>
&gt;<i> +	unsigned long flags;</i>
&gt;<i> +	void __iomem *status_addr;</i>
&gt;<i> +	int rc, offset;</i>
&gt;<i> +	u32 bit;</i>
&gt;<i> +</i>
&gt;<i> +	rc = irqd_to_aspeed_sgpio_data(d, &amp;gpio, &amp;bank, &amp;bit, &amp;offset);</i>
&gt;<i> +	if (rc)</i>
&gt;<i> +		return;</i>
&gt;<i> +</i>
&gt;<i> +	status_addr = bank_reg(gpio, bank, reg_irq_status);</i>
&gt;<i> +</i>
&gt;<i> +	spin_lock_irqsave(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> +</i>
&gt;<i> +	iowrite32(bit, status_addr);</i>
&gt;<i> +</i>
&gt;<i> +	spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static void aspeed_sgpio_irq_set_mask(struct irq_data *d, bool set)</i>
&gt;<i> +{</i>
&gt;<i> +	const struct aspeed_sgpio_bank *bank;</i>
&gt;<i> +	struct aspeed_sgpio *gpio;</i>
&gt;<i> +	unsigned long flags;</i>
&gt;<i> +	u32 reg, bit;</i>
&gt;<i> +	void __iomem *addr;</i>
&gt;<i> +	int rc, offset;</i>
&gt;<i> +</i>
&gt;<i> +	rc = irqd_to_aspeed_sgpio_data(d, &amp;gpio, &amp;bank, &amp;bit, &amp;offset);</i>
&gt;<i> +	if (rc)</i>
&gt;<i> +		return;</i>
&gt;<i> +</i>
&gt;<i> +	addr = bank_reg(gpio, bank, reg_irq_enable);</i>
&gt;<i> +</i>
&gt;<i> +	spin_lock_irqsave(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> +</i>
&gt;<i> +	reg = ioread32(addr);</i>
&gt;<i> +	if (set)</i>
&gt;<i> +		reg |= bit;</i>
&gt;<i> +	else</i>
&gt;<i> +		reg &amp;= ~bit;</i>
&gt;<i> +</i>
&gt;<i> +	iowrite32(reg, addr);</i>
&gt;<i> +</i>
&gt;<i> +	spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static void aspeed_sgpio_irq_mask(struct irq_data *d)</i>
&gt;<i> +{</i>
&gt;<i> +	aspeed_sgpio_irq_set_mask(d, false);</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static void aspeed_sgpio_irq_unmask(struct irq_data *d)</i>
&gt;<i> +{</i>
&gt;<i> +	aspeed_sgpio_irq_set_mask(d, true);</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static int aspeed_sgpio_set_type(struct irq_data *d, unsigned int type)</i>
&gt;<i> +{</i>
&gt;<i> +	u32 type0 = 0;</i>
&gt;<i> +	u32 type1 = 0;</i>
&gt;<i> +	u32 type2 = 0;</i>
&gt;<i> +	u32 bit, reg;</i>
&gt;<i> +	const struct aspeed_sgpio_bank *bank;</i>
&gt;<i> +	irq_flow_handler_t handler;</i>
&gt;<i> +	struct aspeed_sgpio *gpio;</i>
&gt;<i> +	unsigned long flags;</i>
&gt;<i> +	void __iomem *addr;</i>
&gt;<i> +	int rc, offset;</i>
&gt;<i> +</i>
&gt;<i> +	rc = irqd_to_aspeed_sgpio_data(d, &amp;gpio, &amp;bank, &amp;bit, &amp;offset);</i>
&gt;<i> +	if (rc)</i>
&gt;<i> +		return -EINVAL;</i>
&gt;<i> +</i>
&gt;<i> +	switch (type &amp; IRQ_TYPE_SENSE_MASK) {</i>
&gt;<i> +	case IRQ_TYPE_EDGE_BOTH:</i>
&gt;<i> +		type2 |= bit;</i>
&gt;<i> +		/* fall through */</i>
&gt;<i> +	case IRQ_TYPE_EDGE_RISING:</i>
&gt;<i> +		type0 |= bit;</i>
&gt;<i> +		/* fall through */</i>
&gt;<i> +	case IRQ_TYPE_EDGE_FALLING:</i>
&gt;<i> +		handler = handle_edge_irq;</i>
&gt;<i> +		break;</i>
&gt;<i> +	case IRQ_TYPE_LEVEL_HIGH:</i>
&gt;<i> +		type0 |= bit;</i>
&gt;<i> +		/* fall through */</i>
&gt;<i> +	case IRQ_TYPE_LEVEL_LOW:</i>
&gt;<i> +		type1 |= bit;</i>
&gt;<i> +		handler = handle_level_irq;</i>
&gt;<i> +		break;</i>
&gt;<i> +	default:</i>
&gt;<i> +		return -EINVAL;</i>
&gt;<i> +	}</i>
&gt;<i> +</i>
&gt;<i> +	spin_lock_irqsave(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> +</i>
&gt;<i> +	addr = bank_reg(gpio, bank, reg_irq_type0);</i>
&gt;<i> +	reg = ioread32(addr);</i>
&gt;<i> +	reg = (reg &amp; ~bit) | type0;</i>
&gt;<i> +	iowrite32(reg, addr);</i>
&gt;<i> +</i>
&gt;<i> +	addr = bank_reg(gpio, bank, reg_irq_type1);</i>
&gt;<i> +	reg = ioread32(addr);</i>
&gt;<i> +	reg = (reg &amp; ~bit) | type1;</i>
&gt;<i> +	iowrite32(reg, addr);</i>
&gt;<i> +</i>
&gt;<i> +	addr = bank_reg(gpio, bank, reg_irq_type2);</i>
&gt;<i> +	reg = ioread32(addr);</i>
&gt;<i> +	reg = (reg &amp; ~bit) | type2;</i>
&gt;<i> +	iowrite32(reg, addr);</i>
&gt;<i> +</i>
&gt;<i> +	spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> +</i>
&gt;<i> +	irq_set_handler_locked(d, handler);</i>
&gt;<i> +</i>
&gt;<i> +	return 0;</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static void aspeed_sgpio_irq_handler(struct irq_desc *desc)</i>
&gt;<i> +{</i>
&gt;<i> +	struct gpio_chip *gc = irq_desc_get_handler_data(desc);</i>
&gt;<i> +	struct irq_chip *ic = irq_desc_get_chip(desc);</i>
&gt;<i> +	struct aspeed_sgpio *data = gpiochip_get_data(gc);</i>
&gt;<i> +	unsigned int i, p, girq;</i>
&gt;<i> +	unsigned long reg;</i>
&gt;<i> +</i>
&gt;<i> +	chained_irq_enter(ic, desc);</i>
&gt;<i> +</i>
&gt;<i> +	for (i = 0; i &lt; ARRAY_SIZE(aspeed_sgpio_banks); i++) {</i>
&gt;<i> +		const struct aspeed_sgpio_bank *bank = &amp;aspeed_sgpio_banks[i];</i>
&gt;<i> +</i>
&gt;<i> +		reg = ioread32(bank_reg(data, bank, reg_irq_status));</i>
&gt;<i> +</i>
&gt;<i> +		for_each_set_bit(p, &amp;reg, 32) {</i>
&gt;<i> +			girq = irq_find_mapping(gc-&gt;irq.domain, i * 32 + p);</i>
&gt;<i> +			generic_handle_irq(girq);</i>
&gt;<i> +		}</i>
&gt;<i> +</i>
&gt;<i> +	}</i>
&gt;<i> +</i>
&gt;<i> +	chained_irq_exit(ic, desc);</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static struct irq_chip aspeed_sgpio_irqchip = {</i>
&gt;<i> +	.name       = &quot;aspeed-sgpio&quot;,</i>
&gt;<i> +	.irq_ack    = aspeed_sgpio_irq_ack,</i>
&gt;<i> +	.irq_mask   = aspeed_sgpio_irq_mask,</i>
&gt;<i> +	.irq_unmask = aspeed_sgpio_irq_unmask,</i>
&gt;<i> +	.irq_set_type   = aspeed_sgpio_set_type,</i>
&gt;<i> +};</i>
&gt;<i> +</i>
&gt;<i> +static int aspeed_sgpio_setup_irqs(struct aspeed_sgpio *gpio,</i>
&gt;<i> +				   struct platform_device *pdev)</i>
&gt;<i> +{</i>
&gt;<i> +	int rc, i;</i>
&gt;<i> +	const struct aspeed_sgpio_bank *bank;</i>
&gt;<i> +</i>
&gt;<i> +	rc = platform_get_irq(pdev, 0);</i>
&gt;<i> +	if (rc &lt; 0)</i>
&gt;<i> +		return rc;</i>
&gt;<i> +</i>
&gt;<i> +	gpio-&gt;irq = rc;</i>
&gt;<i> +</i>
&gt;<i> +	/* Disable IRQ and clear Interrupt status registers for all SPGIO </i>
&gt;<i> Pins. */</i>
&gt;<i> +	for (i = 0; i &lt; ARRAY_SIZE(aspeed_sgpio_banks); i++) {</i>
&gt;<i> +		bank =  &amp;aspeed_sgpio_banks[i];</i>
&gt;<i> +		/* disable irq enable bits */</i>
&gt;<i> +		iowrite32(0x00000000, bank_reg(gpio, bank, reg_irq_enable));</i>
&gt;<i> +		/* clear status bits */</i>
&gt;<i> +		iowrite32(0xffffffff, bank_reg(gpio, bank, reg_irq_status));</i>
&gt;<i> +	}</i>
&gt;<i> +</i>
&gt;<i> +	rc = gpiochip_irqchip_add(&amp;gpio-&gt;chip, &amp;aspeed_sgpio_irqchip,</i>
&gt;<i> +				  0, handle_bad_irq, IRQ_TYPE_NONE);</i>
&gt;<i> +	if (rc) {</i>
&gt;<i> +		dev_info(&amp;pdev-&gt;dev, &quot;Could not add irqchip\n&quot;);</i>
&gt;<i> +		return rc;</i>
&gt;<i> +	}</i>
&gt;<i> +</i>
&gt;<i> +	gpiochip_set_chained_irqchip(&amp;gpio-&gt;chip, &amp;aspeed_sgpio_irqchip,</i>
&gt;<i> +				     gpio-&gt;irq, aspeed_sgpio_irq_handler);</i>
&gt;<i> +</i>
&gt;<i> +	/* set IRQ settings and Enable Interrupt */</i>
&gt;<i> +	for (i = 0; i &lt; ARRAY_SIZE(aspeed_sgpio_banks); i++) {</i>
&gt;<i> +		bank = &amp;aspeed_sgpio_banks[i];</i>
&gt;<i> +		/* set falling or level-low irq */</i>
&gt;<i> +		iowrite32(0x00000000, bank_reg(gpio, bank, reg_irq_type0));</i>
&gt;<i> +		/* trigger type is edge */</i>
&gt;<i> +		iowrite32(0x00000000, bank_reg(gpio, bank, reg_irq_type1));</i>
&gt;<i> +		/* dual edge trigger mode. */</i>
&gt;<i> +		iowrite32(0xffffffff, bank_reg(gpio, bank, reg_irq_type2));</i>
&gt;<i> +		/* enable irq */</i>
&gt;<i> +		iowrite32(0xffffffff, bank_reg(gpio, bank, reg_irq_enable));</i>
&gt;<i> +	}</i>
&gt;<i> +</i>
&gt;<i> +	return 0;</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static const struct of_device_id aspeed_sgpio_of_table[] = {</i>
&gt;<i> +	{ .compatible = &quot;aspeed,ast2400-sgpio&quot; },</i>
&gt;<i> +	{ .compatible = &quot;aspeed,ast2500-sgpio&quot; },</i>
&gt;<i> +	{}</i>
&gt;<i> +};</i>
&gt;<i> +MODULE_DEVICE_TABLE(of, aspeed_sgpio_of_table);</i>
&gt;<i> +</i>
&gt;<i> +static int __init aspeed_sgpio_probe(struct platform_device *pdev)</i>
&gt;<i> +{</i>
&gt;<i> +	struct aspeed_sgpio *gpio;</i>
&gt;<i> +	struct resource *res;</i>
&gt;<i> +	u32 nr_gpios, sgpio_freq;</i>
&gt;<i> +	int rc;</i>
&gt;<i> +	u16 sgpio_clk_div;</i>

Lets make this a u32 as it will help error detection below.

&gt;<i> +	unsigned long apb_freq;</i>
&gt;<i> +</i>
&gt;<i> +	gpio = devm_kzalloc(&amp;pdev-&gt;dev, sizeof(*gpio), GFP_KERNEL);</i>
&gt;<i> +	if (!gpio)</i>
&gt;<i> +		return -ENOMEM;</i>
&gt;<i> +</i>
&gt;<i> +	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);</i>
&gt;<i> +	gpio-&gt;base = devm_ioremap_resource(&amp;pdev-&gt;dev, res);</i>

Please use devm_platform_ioremap_resource() here.

&gt;<i> +	if (IS_ERR(gpio-&gt;base))</i>
&gt;<i> +		return PTR_ERR(gpio-&gt;base);</i>
&gt;<i> +</i>
&gt;<i> +	rc = of_property_read_u32(pdev-&gt;dev.of_node, &quot;nr-gpios&quot;, &amp;nr_gpios);</i>
&gt;<i> +	if ((rc &lt; 0) || (nr_gpios &gt; MAX_NR_SGPIO))</i>
&gt;<i> +		nr_gpios = MAX_NR_SGPIO;</i>

This is an error state, not something we should paper over. This should be
`return -EINVAL;`

&gt;<i> +</i>
&gt;<i> +	rc = of_property_read_u32(pdev-&gt;dev.of_node, &quot;bus-frequency&quot;, </i>
&gt;<i> &amp;sgpio_freq);</i>
&gt;<i> +	if (rc &lt; 0) {</i>
&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;Could not read bus-frequency property\n&quot;);</i>
&gt;<i> +		sgpio_freq = 12000000;</i>

Again, I suggested previously that this is a required property, not optional.
As such there should not be fall-back code here. This is another case of
`return -EINVAL;`.

&gt;<i> +	}</i>
&gt;<i> +</i>
&gt;<i> +	gpio-&gt;pclk = devm_clk_get(&amp;pdev-&gt;dev, NULL);</i>
&gt;<i> +	if (IS_ERR(gpio-&gt;pclk)) {</i>
&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;devm_clk_get failed\n&quot;);</i>
&gt;<i> +		return PTR_ERR(gpio-&gt;pclk);</i>
&gt;<i> +	}</i>
&gt;<i> +</i>
&gt;<i> +	apb_freq = clk_get_rate(gpio-&gt;pclk);</i>
&gt;<i> +	sgpio_clk_div = 2 * ((apb_freq % sgpio_freq == 0) ?</i>
&gt;<i> +			     (apb_freq / sgpio_freq) - 1 : (apb_freq / sgpio_freq));</i>

This calculation seems overly complex and possibly incorrect (need to
multiply the denominator or divide the result, not multiply the result)?

&gt;<i>From the datasheet, the SGPM clock period calculation is:</i>

period = 1/PCLK * 2 * (GPIO254[31:16] + 1)

rearranging:

period = 2 * (GPIO254[31:16] + 1) / PCLK

Converting back to bus frequency:

frequency = 1 / (2 * (GPIO254[31:16] + 1) / PCLK)

Which rearranges to:

frequency = PCLK / (2 * (GPIO254[31:16] + 1))

Extracting GPIO254[31:16] in terms of PCLK / frequency from above:

frequency * 2 * (GPIO254[31:16] + 1) = PCLK

And so:

GPIO254[31:16] = PCLK / (frequency * 2) - 1

&gt;<i>From that, the code should look something like:</i>

if (sgpio_freq == 0)
        return -EINVAL;

sgpio_clk_div = apb_freq / (sgpio_freq * 2) - 1;

if (sgpio_clk_div &gt; (1 &lt;&lt; 16) - 1)
        return -EINVAL;

This seems to work at the extremes (sgpio_clk_div = 0 and
sgpio_clk_div = 65535), and we get 32766.99 on a round-trip of
the divider value 32768, which if we truncate gives an error of 0.023Hz
with an APB of 24.75MHz (value reported from one of our boards).

Andrew

&gt;<i> +	iowrite32(FIELD_PREP(ASPEED_SGPIO_CLK_DIV_MASK, sgpio_clk_div) |</i>
&gt;<i> +		  FIELD_PREP(ASPEED_SGPIO_PINS_MASK, (nr_gpios / 8)) |</i>
&gt;<i> +		  ASPEED_SGPIO_ENABLE,</i>
&gt;<i> +		  gpio-&gt;base + ASPEED_SGPIO_CTRL);</i>
&gt;<i> +</i>
&gt;<i> +	spin_lock_init(&amp;gpio-&gt;lock);</i>
&gt;<i> +</i>
&gt;<i> +	gpio-&gt;chip.parent = &amp;pdev-&gt;dev;</i>
&gt;<i> +	gpio-&gt;chip.ngpio = nr_gpios;</i>
&gt;<i> +	gpio-&gt;chip.direction_input = aspeed_sgpio_dir_in;</i>
&gt;<i> +	gpio-&gt;chip.direction_output = aspeed_sgpio_dir_out;</i>
&gt;<i> +	gpio-&gt;chip.get_direction = aspeed_sgpio_get_direction;</i>
&gt;<i> +	gpio-&gt;chip.request = NULL;</i>
&gt;<i> +	gpio-&gt;chip.free = NULL;</i>
&gt;<i> +	gpio-&gt;chip.get = aspeed_sgpio_get;</i>
&gt;<i> +	gpio-&gt;chip.set = aspeed_sgpio_set;</i>
&gt;<i> +	gpio-&gt;chip.set_config = NULL;</i>
&gt;<i> +	gpio-&gt;chip.label = dev_name(&amp;pdev-&gt;dev);</i>
&gt;<i> +	gpio-&gt;chip.base =  ARCH_NR_GPIOS - MAX_NR_SGPIO;</i>
&gt;<i> +</i>
&gt;<i> +	rc = devm_gpiochip_add_data(&amp;pdev-&gt;dev, &amp;gpio-&gt;chip, gpio);</i>
&gt;<i> +	if (rc &lt; 0)</i>
&gt;<i> +		return rc;</i>
&gt;<i> +</i>
&gt;<i> +	return aspeed_sgpio_setup_irqs(gpio, pdev);</i>
&gt;<i> +}</i>
&gt;<i> +</i>
&gt;<i> +static struct platform_driver aspeed_sgpio_driver = {</i>
&gt;<i> +	.driver = {</i>
&gt;<i> +		.name = KBUILD_MODNAME,</i>
&gt;<i> +		.of_match_table = aspeed_sgpio_of_table,</i>
&gt;<i> +	},</i>
&gt;<i> +};</i>
&gt;<i> +</i>
&gt;<i> +module_platform_driver_probe(aspeed_sgpio_driver, aspeed_sgpio_probe);</i>
&gt;<i> +MODULE_DESCRIPTION(&quot;Aspeed Serial GPIO Driver&quot;);</i>
&gt;<i> +MODULE_LICENSE(&quot;GPL&quot;);</i>
&gt;<i> -- </i>
&gt;<i> 2.7.4</i>
&gt;<i> </i>
&gt;<i> &gt;</i>
&gt;<i> </i>
&gt;<i> thanks Anrew, please review v3 at above and also inline comments at below.</i>
&gt;<i> </i>
&gt;<i> &gt;</i>
&gt;<i> &gt; From:	Andrew Jeffery &lt;andrew@xxxxxxxx&gt;</i>
&gt;<i> &gt; Sent:	Wednesday, July 10, 2019 9:46 PM</i>
&gt;<i> &gt; To:	Hongwei Zhang; Bartosz Golaszewski; Joel Stanley; Linus Walleij</i>
&gt;<i> &gt; Cc:	linux-gpio@xxxxxxxxxxxxxxx; linux-arm-kernel@xxxxxxxxxxxxxxxxxxx; linux-aspeed@xxxxxxxxxxxxxxxx; </i>
&gt;<i> &gt; linux-kernel@xxxxxxxxxxxxxxx</i>
&gt;<i> &gt; Subject:	Re: [PATCH 2/3 v2] ARM: dts: aspeed: Add SGPIO driver</i>
&gt;<i> &gt; </i>
&gt;<i> &gt; </i>
&gt;<i> &gt; </i>
&gt;<i> &gt; On Thu, 11 Jul 2019, at 00:56, Hongwei Zhang wrote:</i>
&gt;<i> &gt; &gt; Add SGPIO driver support for Aspeed AST2500 SoC.</i>
&gt;<i> &gt; &gt; </i>
&gt;<i> &gt; &gt; Signed-off-by: Hongwei Zhang &lt;hongweiz@xxxxxxx&gt;</i>
&gt;<i> &gt; &gt; ---</i>
&gt;<i> &gt; &gt;  drivers/gpio/sgpio-aspeed.c | 450 </i>
&gt;<i> &gt; &gt; ++++++++++++++++++++++++++++++++++++++++++++</i>
&gt;<i> &gt; &gt;  1 file changed, 450 insertions(+)</i>
&gt;<i> &gt; &gt;  create mode 100644 drivers/gpio/sgpio-aspeed.c</i>
&gt;<i> &gt; &gt; </i>
&gt;<i> &gt; &gt; diff --git a/drivers/gpio/sgpio-aspeed.c b/drivers/gpio/sgpio-aspeed.c </i>
&gt;<i> &gt; &gt; new file mode 100644 index 0000000..0743d22</i>
&gt;<i> &gt; &gt; --- /dev/null</i>
&gt;<i> &gt; &gt; +++ b/drivers/gpio/sgpio-aspeed.c</i>
&gt;<i> &gt; &gt; @@ -0,0 +1,450 @@</i>
&gt;<i> &gt; &gt; +// SPDX-License-Identifier: GPL-2.0+</i>
&gt;<i> &gt; &gt; +/*</i>
&gt;<i> &gt; &gt; + * Copyright 2019 American Megatrends International LLC.</i>
&gt;<i> &gt; &gt; + *</i>
&gt;<i> &gt; &gt; + * Author: Karthikeyan Mani &lt;karthikeyanm@xxxxxxxxxxxxxx&gt;  */</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +#include &lt;linux/gpio/driver.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/gpio/aspeed.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/hashtable.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/init.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/io.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/kernel.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/module.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/pinctrl/consumer.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/platform_device.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/spinlock.h&gt;</i>
&gt;<i> &gt; &gt; +#include &lt;linux/string.h&gt;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +#define NR_SGPIO        80</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +struct aspeed_sgpio {</i>
&gt;<i> &gt; &gt; +	struct gpio_chip chip;</i>
&gt;<i> &gt; &gt; +	spinlock_t lock;</i>
&gt;<i> &gt; &gt; +	void __iomem *base;</i>
&gt;<i> &gt; &gt; +	int irq;</i>
&gt;<i> &gt; &gt; +};</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +struct aspeed_sgpio_bank {</i>
&gt;<i> &gt; &gt; +	uint16_t    val_regs;</i>
&gt;<i> &gt; &gt; +	uint16_t    rdata_reg;</i>
&gt;<i> &gt; &gt; +	uint16_t    irq_regs;</i>
&gt;<i> &gt; &gt; +	const char  names[4][3];</i>
&gt;<i> &gt; &gt; +};</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +/*</i>
&gt;<i> &gt; &gt; + * Note: The &quot;value&quot; register returns the input value sampled on the</i>
&gt;<i> &gt; &gt; + *       line even when the GPIO is configured as an output. Since</i>
&gt;<i> &gt; &gt; + *       that input goes through synchronizers, writing, then reading</i>
&gt;<i> &gt; &gt; + *       back may not return the written value right away.</i>
&gt;<i> &gt; &gt; + *</i>
&gt;<i> &gt; &gt; + *       The &quot;rdata&quot; register returns the content of the write latch</i>
&gt;<i> &gt; &gt; + *       and thus can be used to read back what was last written</i>
&gt;<i> &gt; &gt; + *       reliably.</i>
&gt;<i> &gt; &gt; + */</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static const struct aspeed_sgpio_bank aspeed_sgpio_banks[] = {</i>
&gt;<i> &gt; &gt; +	{</i>
&gt;<i> &gt; &gt; +		.val_regs = 0x0000,</i>
&gt;<i> &gt; &gt; +		.rdata_reg = 0x0070,</i>
&gt;<i> &gt; &gt; +		.irq_regs = 0x0004,</i>
&gt;<i> &gt; &gt; +		.names = { &quot;A&quot;, &quot;B&quot;, &quot;C&quot;, &quot;D&quot; },</i>
&gt;<i> &gt; &gt; +	},</i>
&gt;<i> &gt; &gt; +	{</i>
&gt;<i> &gt; &gt; +		.val_regs = 0x001C,</i>
&gt;<i> &gt; &gt; +		.rdata_reg = 0x0074,</i>
&gt;<i> &gt; &gt; +		.irq_regs = 0x0020,</i>
&gt;<i> &gt; &gt; +		.names = { &quot;E&quot;, &quot;F&quot;, &quot;G&quot;, &quot;H&quot; },</i>
&gt;<i> &gt; &gt; +	},</i>
&gt;<i> &gt; &gt; +	{</i>
&gt;<i> &gt; &gt; +		.val_regs = 0x0038,</i>
&gt;<i> &gt; &gt; +		.rdata_reg = 0x0078,</i>
&gt;<i> &gt; &gt; +		.irq_regs = 0x003C,</i>
&gt;<i> &gt; &gt; +		.names = { &quot;I&quot;, &quot;J&quot; },</i>
&gt;<i> &gt; &gt; +	},</i>
&gt;<i> &gt; &gt; +};</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +enum aspeed_sgpio_reg {</i>
&gt;<i> &gt; &gt; +	reg_val,</i>
&gt;<i> &gt; &gt; +	reg_rdata,</i>
&gt;<i> &gt; &gt; +	reg_irq_enable,</i>
&gt;<i> &gt; &gt; +	reg_irq_type0,</i>
&gt;<i> &gt; &gt; +	reg_irq_type1,</i>
&gt;<i> &gt; &gt; +	reg_irq_type2,</i>
&gt;<i> &gt; &gt; +	reg_irq_status,</i>
&gt;<i> &gt; &gt; +};</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +#define GPIO_VAL_VALUE      0x00</i>
&gt;<i> &gt; &gt; +#define GPIO_VAL_DIR        0x04</i>
&gt;<i> &gt; &gt; +#define GPIO_IRQ_ENABLE     0x00</i>
&gt;<i> &gt; &gt; +#define GPIO_IRQ_TYPE0      0x04</i>
&gt;<i> &gt; &gt; +#define GPIO_IRQ_TYPE1      0x08</i>
&gt;<i> &gt; &gt; +#define GPIO_IRQ_TYPE2      0x0C</i>
&gt;<i> &gt; &gt; +#define GPIO_IRQ_STATUS     0x10</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +/* This will be resolved at compile time */ static inline void </i>
&gt;<i> &gt; &gt; +__iomem *bank_reg(struct aspeed_sgpio *gpio,</i>
&gt;<i> &gt; &gt; +				     const struct aspeed_sgpio_bank *bank,</i>
&gt;<i> &gt; &gt; +				     const enum aspeed_sgpio_reg reg) {</i>
&gt;<i> &gt; &gt; +	switch (reg) {</i>
&gt;<i> &gt; &gt; +	case reg_val:</i>
&gt;<i> &gt; &gt; +		return gpio-&gt;base + bank-&gt;val_regs + GPIO_VAL_VALUE;</i>
&gt;<i> &gt; &gt; +	case reg_rdata:</i>
&gt;<i> &gt; &gt; +		return gpio-&gt;base + bank-&gt;rdata_reg;</i>
&gt;<i> &gt; &gt; +	case reg_irq_enable:</i>
&gt;<i> &gt; &gt; +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_ENABLE;</i>
&gt;<i> &gt; &gt; +	case reg_irq_type0:</i>
&gt;<i> &gt; &gt; +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_TYPE0;</i>
&gt;<i> &gt; &gt; +	case reg_irq_type1:</i>
&gt;<i> &gt; &gt; +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_TYPE1;</i>
&gt;<i> &gt; &gt; +	case reg_irq_type2:</i>
&gt;<i> &gt; &gt; +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_TYPE2;</i>
&gt;<i> &gt; &gt; +	case reg_irq_status:</i>
&gt;<i> &gt; &gt; +		return gpio-&gt;base + bank-&gt;irq_regs + GPIO_IRQ_STATUS;</i>
&gt;<i> &gt; &gt; +	default:</i>
&gt;<i> &gt; &gt; +		/* acturally if code runs to here, it's an error case */</i>
&gt;<i> &gt; &gt; +		WARN_ON(reg);</i>
&gt;<i> &gt; &gt; +		return gpio-&gt;base;</i>
&gt;<i> &gt; &gt; +	}</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> </i>
&gt;<i> updated to use BUG_ON(1), please see v3.</i>
&gt;<i> </i>
&gt;<i> &gt; &gt; +#define GPIO_BANK(x)    ((x) &gt;&gt; 5)</i>
&gt;<i> &gt; &gt; +#define GPIO_OFFSET(x)  ((x) &amp; 0x1f)</i>
&gt;<i> &gt; &gt; +#define GPIO_BIT(x)     BIT(GPIO_OFFSET(x))</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static const struct aspeed_sgpio_bank *to_bank(unsigned int offset) {</i>
&gt;<i> &gt; &gt; +	unsigned int bank = GPIO_BANK(offset);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	WARN_ON(bank &gt;= ARRAY_SIZE(aspeed_sgpio_banks));</i>
&gt;<i> &gt; &gt; +	return &amp;aspeed_sgpio_banks[bank];</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static int aspeed_sgpio_get(struct gpio_chip *gc, unsigned int </i>
&gt;<i> &gt; &gt; +offset) {</i>
&gt;<i> &gt; &gt; +	struct aspeed_sgpio *gpio = gpiochip_get_data(gc);</i>
&gt;<i> &gt; &gt; +	const struct aspeed_sgpio_bank *bank = to_bank(offset);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	return !!(ioread32(bank_reg(gpio, bank, reg_val)) &amp; </i>
&gt;<i> &gt; &gt; +GPIO_BIT(offset)); }</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static void aspeed_sgpio_set(struct gpio_chip *gc, unsigned int</i>
&gt;<i> &gt; &gt; offset, int val)</i>
&gt;<i> &gt; &gt; +{</i>
&gt;<i> &gt; &gt; +	struct aspeed_sgpio *gpio = gpiochip_get_data(gc);</i>
&gt;<i> &gt; &gt; +	const struct aspeed_sgpio_bank *bank = to_bank(offset);</i>
&gt;<i> &gt; &gt; +	unsigned long flags;</i>
&gt;<i> &gt; &gt; +	void __iomem *addr;</i>
&gt;<i> &gt; &gt; +	u32 reg = 0;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	spin_lock_irqsave(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	addr = bank_reg(gpio, bank, reg_val);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	if (val)</i>
&gt;<i> &gt; &gt; +		reg |= GPIO_BIT(offset);</i>
&gt;<i> &gt; &gt; +	else</i>
&gt;<i> &gt; &gt; +		reg &amp;= ~GPIO_BIT(offset);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	iowrite32(reg, addr);</i>
&gt;<i> &gt; &gt; +	spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags); }</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static int aspeed_sgpio_dir_in(struct gpio_chip *gc, unsigned int</i>
&gt;<i> &gt; &gt; offset)</i>
&gt;<i> &gt; &gt; +{</i>
&gt;<i> &gt; &gt; +	/* By default all SGPIO Pins are input */</i>
&gt;<i> &gt; &gt; +	return 0;</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static int aspeed_sgpio_dir_out(struct gpio_chip *gc, unsigned int</i>
&gt;<i> &gt; &gt; offset, int val)</i>
&gt;<i> &gt; &gt; +{</i>
&gt;<i> &gt; &gt; +	return 0;</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static int aspeed_sgpio_get_direction(struct gpio_chip *gc, unsigned</i>
&gt;<i> &gt; &gt; int offset)</i>
&gt;<i> &gt; &gt; +{</i>
&gt;<i> &gt; &gt; +	/* By default all SGPIO Pins are input */</i>
&gt;<i> &gt; &gt; +	return 1;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; </i>
&gt;<i> &gt; Please see my follow-up reply on v1 that helps clarify what we should do with the </i>
&gt;<i> &gt; dir_in()/dir_out()/get_direction() implementations. The implementation here will confuse everything in </i>
&gt;<i> &gt; the stack above it.</i>
&gt;<i> &gt; </i>
&gt;<i> </i>
&gt;<i> updated, please see v3.</i>
&gt;<i> </i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static inline int irqd_to_aspeed_sgpio_data(struct irq_data *d,</i>
&gt;<i> &gt; &gt; +					    struct aspeed_sgpio **gpio,</i>
&gt;<i> &gt; &gt; +					    const struct aspeed_sgpio_bank **bank,</i>
&gt;<i> &gt; &gt; +					    u32 *bit, int *offset)</i>
&gt;<i> &gt; &gt; +{</i>
&gt;<i> &gt; &gt; +	struct aspeed_sgpio *internal;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	*offset = irqd_to_hwirq(d);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	internal = irq_data_get_irq_chip_data(d);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	*gpio = internal;</i>
&gt;<i> &gt; &gt; +	*bank = to_bank(*offset);</i>
&gt;<i> &gt; &gt; +	*bit = GPIO_BIT(*offset);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	return 0;</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static void aspeed_sgpio_irq_ack(struct irq_data *d) {</i>
&gt;<i> &gt; &gt; +	const struct aspeed_sgpio_bank *bank;</i>
&gt;<i> &gt; &gt; +	struct aspeed_sgpio *gpio;</i>
&gt;<i> &gt; &gt; +	unsigned long flags;</i>
&gt;<i> &gt; &gt; +	void __iomem *status_addr;</i>
&gt;<i> &gt; &gt; +	int rc, offset;</i>
&gt;<i> &gt; &gt; +	u32 bit;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	rc = irqd_to_aspeed_sgpio_data(d, &amp;gpio, &amp;bank, &amp;bit, &amp;offset);</i>
&gt;<i> &gt; &gt; +	if (rc)</i>
&gt;<i> &gt; &gt; +		return;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	status_addr = bank_reg(gpio, bank, reg_irq_status);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	spin_lock_irqsave(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	iowrite32(bit, status_addr);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags); }</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static void aspeed_sgpio_irq_set_mask(struct irq_data *d, bool set) {</i>
&gt;<i> &gt; &gt; +	const struct aspeed_sgpio_bank *bank;</i>
&gt;<i> &gt; &gt; +	struct aspeed_sgpio *gpio;</i>
&gt;<i> &gt; &gt; +	unsigned long flags;</i>
&gt;<i> &gt; &gt; +	u32 reg, bit;</i>
&gt;<i> &gt; &gt; +	void __iomem *addr;</i>
&gt;<i> &gt; &gt; +	int rc, offset;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	rc = irqd_to_aspeed_sgpio_data(d, &amp;gpio, &amp;bank, &amp;bit, &amp;offset);</i>
&gt;<i> &gt; &gt; +	if (rc)</i>
&gt;<i> &gt; &gt; +		return;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	addr = bank_reg(gpio, bank, reg_irq_enable);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	spin_lock_irqsave(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	reg = ioread32(addr);</i>
&gt;<i> &gt; &gt; +	if (set)</i>
&gt;<i> &gt; &gt; +		reg |= bit;</i>
&gt;<i> &gt; &gt; +	else</i>
&gt;<i> &gt; &gt; +		reg &amp;= ~bit;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	iowrite32(reg, addr);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags); }</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static void aspeed_sgpio_irq_mask(struct irq_data *d) {</i>
&gt;<i> &gt; &gt; +	aspeed_sgpio_irq_set_mask(d, false); }</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static void aspeed_sgpio_irq_unmask(struct irq_data *d) {</i>
&gt;<i> &gt; &gt; +	aspeed_sgpio_irq_set_mask(d, true);</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static int aspeed_sgpio_set_type(struct irq_data *d, unsigned int </i>
&gt;<i> &gt; &gt; +type) {</i>
&gt;<i> &gt; &gt; +	u32 type0 = 0;</i>
&gt;<i> &gt; &gt; +	u32 type1 = 0;</i>
&gt;<i> &gt; &gt; +	u32 type2 = 0;</i>
&gt;<i> &gt; &gt; +	u32 bit, reg;</i>
&gt;<i> &gt; &gt; +	const struct aspeed_sgpio_bank *bank;</i>
&gt;<i> &gt; &gt; +	irq_flow_handler_t handler;</i>
&gt;<i> &gt; &gt; +	struct aspeed_sgpio *gpio;</i>
&gt;<i> &gt; &gt; +	unsigned long flags;</i>
&gt;<i> &gt; &gt; +	void __iomem *addr;</i>
&gt;<i> &gt; &gt; +	int rc, offset;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	rc = irqd_to_aspeed_sgpio_data(d, &amp;gpio, &amp;bank, &amp;bit, &amp;offset);</i>
&gt;<i> &gt; &gt; +	if (rc)</i>
&gt;<i> &gt; &gt; +		return -EINVAL;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	switch (type &amp; IRQ_TYPE_SENSE_MASK) {</i>
&gt;<i> &gt; &gt; +	case IRQ_TYPE_EDGE_BOTH:</i>
&gt;<i> &gt; &gt; +		type2 |= bit;</i>
&gt;<i> &gt; &gt; +		/* fall through */</i>
&gt;<i> &gt; &gt; +	case IRQ_TYPE_EDGE_RISING:</i>
&gt;<i> &gt; &gt; +		type0 |= bit;</i>
&gt;<i> &gt; &gt; +		/* fall through */</i>
&gt;<i> &gt; &gt; +	case IRQ_TYPE_EDGE_FALLING:</i>
&gt;<i> &gt; &gt; +		handler = handle_edge_irq;</i>
&gt;<i> &gt; &gt; +		break;</i>
&gt;<i> &gt; &gt; +	case IRQ_TYPE_LEVEL_HIGH:</i>
&gt;<i> &gt; &gt; +		type0 |= bit;</i>
&gt;<i> &gt; &gt; +		/* fall through */</i>
&gt;<i> &gt; &gt; +	case IRQ_TYPE_LEVEL_LOW:</i>
&gt;<i> &gt; &gt; +		type1 |= bit;</i>
&gt;<i> &gt; &gt; +		handler = handle_level_irq;</i>
&gt;<i> &gt; &gt; +		break;</i>
&gt;<i> &gt; &gt; +	default:</i>
&gt;<i> &gt; &gt; +		return -EINVAL;</i>
&gt;<i> &gt; &gt; +	}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	spin_lock_irqsave(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	addr = bank_reg(gpio, bank, reg_irq_type0);</i>
&gt;<i> &gt; &gt; +	reg = ioread32(addr);</i>
&gt;<i> &gt; &gt; +	reg = (reg &amp; ~bit) | type0;</i>
&gt;<i> &gt; &gt; +	iowrite32(reg, addr);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	addr = bank_reg(gpio, bank, reg_irq_type1);</i>
&gt;<i> &gt; &gt; +	reg = ioread32(addr);</i>
&gt;<i> &gt; &gt; +	reg = (reg &amp; ~bit) | type1;</i>
&gt;<i> &gt; &gt; +	iowrite32(reg, addr);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	addr = bank_reg(gpio, bank, reg_irq_type2);</i>
&gt;<i> &gt; &gt; +	reg = ioread32(addr);</i>
&gt;<i> &gt; &gt; +	reg = (reg &amp; ~bit) | type2;</i>
&gt;<i> &gt; &gt; +	iowrite32(reg, addr);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	spin_unlock_irqrestore(&amp;gpio-&gt;lock, flags);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	irq_set_handler_locked(d, handler);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	return 0;</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static void aspeed_sgpio_irq_handler(struct irq_desc *desc) {</i>
&gt;<i> &gt; &gt; +	struct gpio_chip *gc = irq_desc_get_handler_data(desc);</i>
&gt;<i> &gt; &gt; +	struct irq_chip *ic = irq_desc_get_chip(desc);</i>
&gt;<i> &gt; &gt; +	struct aspeed_sgpio *data = gpiochip_get_data(gc);</i>
&gt;<i> &gt; &gt; +	unsigned int i, p, girq;</i>
&gt;<i> &gt; &gt; +	unsigned long reg;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	chained_irq_enter(ic, desc);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	for (i = 0; i &lt; ARRAY_SIZE(aspeed_sgpio_banks); i++) {</i>
&gt;<i> &gt; &gt; +		const struct aspeed_sgpio_bank *bank = &amp;aspeed_sgpio_banks[i];</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +		reg = ioread32(bank_reg(data, bank, reg_irq_status));</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +		for_each_set_bit(p, &amp;reg, 32) {</i>
&gt;<i> &gt; &gt; +			girq = irq_find_mapping(gc-&gt;irq.domain, i * 32 + p);</i>
&gt;<i> &gt; &gt; +			generic_handle_irq(girq);</i>
&gt;<i> &gt; &gt; +		}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	chained_irq_exit(ic, desc);</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static struct irq_chip aspeed_sgpio_irqchip = {</i>
&gt;<i> &gt; &gt; +	.name       = &quot;aspeed-sgpio&quot;,</i>
&gt;<i> &gt; &gt; +	.irq_ack    = aspeed_sgpio_irq_ack,</i>
&gt;<i> &gt; &gt; +	.irq_mask   = aspeed_sgpio_irq_mask,</i>
&gt;<i> &gt; &gt; +	.irq_unmask = aspeed_sgpio_irq_unmask,</i>
&gt;<i> &gt; &gt; +	.irq_set_type   = aspeed_sgpio_set_type,</i>
&gt;<i> &gt; &gt; +};</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static int aspeed_sgpio_setup_irqs(struct aspeed_sgpio *gpio,</i>
&gt;<i> &gt; &gt; +				   struct platform_device *pdev)</i>
&gt;<i> &gt; &gt; +{</i>
&gt;<i> &gt; &gt; +	int rc, i;</i>
&gt;<i> &gt; &gt; +	const struct aspeed_sgpio_bank *bank;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	rc = platform_get_irq(pdev, 0);</i>
&gt;<i> &gt; &gt; +	if (rc &lt; 0)</i>
&gt;<i> &gt; &gt; +		return rc;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	gpio-&gt;irq = rc;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	/* Disable IRQ and clear Interrupt status registers for all SPGIO</i>
&gt;<i> &gt; &gt; Pins. */</i>
&gt;<i> &gt; &gt; +	for (i = 0; i &lt; ARRAY_SIZE(aspeed_sgpio_banks); i++) {</i>
&gt;<i> &gt; &gt; +		bank =  &amp;aspeed_sgpio_banks[i];</i>
&gt;<i> &gt; &gt; +		/* disable irq enable bits */</i>
&gt;<i> &gt; &gt; +		iowrite32(0x00000000, bank_reg(gpio, bank, reg_irq_enable));</i>
&gt;<i> &gt; &gt; +		/* clear status bits */</i>
&gt;<i> &gt; &gt; +		iowrite32(0xffffffff, bank_reg(gpio, bank, reg_irq_status));</i>
&gt;<i> &gt; &gt; +	}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	rc = gpiochip_irqchip_add(&amp;gpio-&gt;chip, &amp;aspeed_sgpio_irqchip,</i>
&gt;<i> &gt; &gt; +				  0, handle_bad_irq, IRQ_TYPE_NONE);</i>
&gt;<i> &gt; &gt; +	if (rc) {</i>
&gt;<i> &gt; &gt; +		dev_info(&amp;pdev-&gt;dev, &quot;Could not add irqchip\n&quot;);</i>
&gt;<i> &gt; &gt; +		return rc;</i>
&gt;<i> &gt; &gt; +	}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	gpiochip_set_chained_irqchip(&amp;gpio-&gt;chip, &amp;aspeed_sgpio_irqchip,</i>
&gt;<i> &gt; &gt; +				     gpio-&gt;irq, aspeed_sgpio_irq_handler);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	/* set IRQ settings and Enable Interrupt */</i>
&gt;<i> &gt; &gt; +	for (i = 0; i &lt; ARRAY_SIZE(aspeed_sgpio_banks); i++) {</i>
&gt;<i> &gt; &gt; +		bank = &amp;aspeed_sgpio_banks[i];</i>
&gt;<i> &gt; &gt; +		/* set falling or level-low irq */</i>
&gt;<i> &gt; &gt; +		iowrite32(0x00000000, bank_reg(gpio, bank, reg_irq_type0));</i>
&gt;<i> &gt; &gt; +		/* trigger type is edge */</i>
&gt;<i> &gt; &gt; +		iowrite32(0x00000000, bank_reg(gpio, bank, reg_irq_type1));</i>
&gt;<i> &gt; &gt; +		/* dual edge trigger mode. */</i>
&gt;<i> &gt; &gt; +		iowrite32(0xffffffff, bank_reg(gpio, bank, reg_irq_type2));</i>
&gt;<i> &gt; &gt; +		/* enable irq */</i>
&gt;<i> &gt; &gt; +		iowrite32(0xffffffff, bank_reg(gpio, bank, reg_irq_enable));</i>
&gt;<i> &gt; &gt; +	}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	return 0;</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static int aspeed_sgpio_request(struct gpio_chip *chip, unsigned int</i>
&gt;<i> &gt; &gt; offset)</i>
&gt;<i> &gt; &gt; +{</i>
&gt;<i> &gt; &gt; +	return (offset &lt; NR_SGPIO);</i>
&gt;<i> &gt; &gt; +}</i>
&gt;<i> &gt; </i>
&gt;<i> &gt; I don't think this request() implementation is helpful, especially as it stands in the face of needing to pull </i>
&gt;<i> &gt; the number of GPIOs to serialise from the devicetree.</i>
&gt;<i> &gt; </i>
&gt;<i> &gt; request() is an optional callback, lets just drop it.</i>
&gt;<i> &gt; </i>
&gt;<i> </i>
&gt;<i> updated, please see v3.</i>
&gt;<i> </i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static const struct of_device_id aspeed_sgpio_of_table[] = {</i>
&gt;<i> &gt; &gt; +	{ .compatible = &quot;aspeed,ast2400-sgpio&quot; },</i>
&gt;<i> &gt; &gt; +	{ .compatible = &quot;aspeed,ast2500-sgpio&quot; },</i>
&gt;<i> &gt; &gt; +	{}</i>
&gt;<i> &gt; &gt; +};</i>
&gt;<i> &gt; &gt; +MODULE_DEVICE_TABLE(of, aspeed_sgpio_of_table);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static int __init aspeed_sgpio_probe(struct platform_device *pdev) {</i>
&gt;<i> &gt; &gt; +	struct aspeed_sgpio *gpio;</i>
&gt;<i> &gt; &gt; +	struct resource *res;</i>
&gt;<i> &gt; &gt; +	int rc;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	gpio = devm_kzalloc(&amp;pdev-&gt;dev, sizeof(*gpio), GFP_KERNEL);</i>
&gt;<i> &gt; &gt; +	if (!gpio)</i>
&gt;<i> &gt; &gt; +		return -ENOMEM;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);</i>
&gt;<i> &gt; &gt; +	gpio-&gt;base = devm_ioremap_resource(&amp;pdev-&gt;dev, res);</i>
&gt;<i> &gt; &gt; +	if (IS_ERR(gpio-&gt;base))</i>
&gt;<i> &gt; &gt; +		return PTR_ERR(gpio-&gt;base);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	spin_lock_init(&amp;gpio-&gt;lock);</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.parent = &amp;pdev-&gt;dev;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.ngpio = NR_SGPIO;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.direction_input = aspeed_sgpio_dir_in;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.direction_output = aspeed_sgpio_dir_out;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.get_direction = aspeed_sgpio_get_direction;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.request = aspeed_sgpio_request;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.free = NULL;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.get = aspeed_sgpio_get;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.set = aspeed_sgpio_set;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.set_config = NULL;</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.label = dev_name(&amp;pdev-&gt;dev);</i>
&gt;<i> &gt; &gt; +	gpio-&gt;chip.base = -1;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	rc = devm_gpiochip_add_data(&amp;pdev-&gt;dev, &amp;gpio-&gt;chip, gpio);</i>
&gt;<i> &gt; &gt; +	if (rc &lt; 0)</i>
&gt;<i> &gt; &gt; +		return rc;</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +	return aspeed_sgpio_setup_irqs(gpio, pdev); }</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +static struct platform_driver aspeed_sgpio_driver = {</i>
&gt;<i> &gt; &gt; +	.driver = {</i>
&gt;<i> &gt; &gt; +		.name = KBUILD_MODNAME,</i>
&gt;<i> &gt; &gt; +		.of_match_table = aspeed_sgpio_of_table,</i>
&gt;<i> &gt; &gt; +	},</i>
&gt;<i> &gt; &gt; +};</i>
&gt;<i> &gt; &gt; +</i>
&gt;<i> &gt; &gt; +module_platform_driver_probe(aspeed_sgpio_driver, </i>
&gt;<i> &gt; &gt; +aspeed_sgpio_probe); MODULE_DESCRIPTION(&quot;Aspeed Serial GPIO Driver&quot;); </i>
&gt;<i> &gt; &gt; +MODULE_LICENSE(&quot;GPL&quot;);</i>
&gt;<i> &gt; &gt; --</i>
&gt;<i> &gt; &gt; 2.7.4</i>
&gt;<i> &gt; &gt; </i>
&gt;<i> &gt; &gt;</i>
&gt;<i></i>

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@xxxxxxxxxxxxxxxxxxx
<a  rel="nofollow" href="http://lists.infradead.org/mailman/listinfo/linux-arm-kernel">http://lists.infradead.org/mailman/listinfo/linux-arm-kernel</a>


</pre>
<!--X-Body-of-Message-End-->
<!--X-MsgBody-End-->
<!--X-Follow-Ups-->
</div>
<hr>
<!--X-Follow-Ups-End-->
<!--X-References-->
<ul><li><strong>References</strong>:
<ul>
<li><strong><a name="741434" href="msg741434.html">[PATCH 2/3 v3] ARM: dts: aspeed: Add SGPIO driver</a></strong>
<ul><li><em>From:</em> Hongwei Zhang</li></ul></li>
</ul></li></ul>
<!--X-References-End-->
<!--X-BotPNI-->
<ul>
<li>Prev by Date:
<strong><a href="msg741444.html">Re: [PATCH v4, 01/33] dt-bindings: mediatek: add binding for mt8183 display</a></strong>
</li>
<li>Next by Date:
<strong><a href="msg741446.html">Re: [PATCH v4, 03/33] dt-bindings: mediatek: add ccorr description for mt8183 display</a></strong>
</li>
<li>Previous by thread:
<strong><a href="msg741434.html">[PATCH 2/3 v3] ARM: dts: aspeed: Add SGPIO driver</a></strong>
</li>
<li>Next by thread:
<strong><a href="msg741435.html">[PATCH] ARM: dts: pxa3xx: Fix polarity on Raumfeld SPI CS</a></strong>
</li>
<li>Index(es):
<ul>
<li><a href="maillist.html#741445"><strong>Date</strong></a></li>
<li><a href="threads.html#741445"><strong>Thread</strong></a></li>
</ul>
</li>
</ul>

<!--X-BotPNI-End-->
<!--X-User-Footer-->
<center>
<font size=-1>
<a href=/lists/>[Index&nbsp;of&nbsp;Archives]</a>
&nbsp;
&nbsp;
<a href=/lists/kernel/>[Linux&nbsp;Kernel]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-arm/>[Linux&nbsp;ARM&nbsp;(vger)]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-arm-msm/>[Linux&nbsp;ARM&nbsp;MSM]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-omap/>[Linux&nbsp;Omap]</a>
&nbsp;
&nbsp;
<a href=/lists/centos-arm-devel/>[CentOS&nbsp;ARM]</a>
&nbsp;
&nbsp;
<a href=/lists/arm/>[Linux&nbsp;Arm]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-tegra/>[Linux&nbsp;Tegra]</a>
&nbsp;
&nbsp;
<a href=/linux/fedora/fedora-arm/>[Fedora&nbsp;ARM]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-samsung-soc/>[Linux&nbsp;for&nbsp;Samsung&nbsp;SOC]</a>
&nbsp;
&nbsp;
<a href=/lists/ecos/>[eCos]</a>
&nbsp;
&nbsp;
<a href=/lists/fastboot/>[Linux&nbsp;Fastboot]</a>
&nbsp;
&nbsp;
<a href=/lists/gcchelp/>[Gcc&nbsp;Help]</a>
&nbsp;
&nbsp;
<a href=/lists/git/>[Git]</a>
&nbsp;
&nbsp;
<a href=/lists/dccp/>[DCCP]</a>
&nbsp;
&nbsp;
<a href=/lists/ietf-ann>[IETF&nbsp;Announce]</a>
&nbsp;
&nbsp;
<a href=/lists/security/>[Security]</a>
&nbsp;
&nbsp;
<a href=/lists/mips/>[Linux&nbsp;MIPS]</a>
</font>
</center>
<hr>
<p>
<div>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<ins class="adsbygoogle"
     style="display:block"
     data-ad-format="autorelaxed"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="1424524564"></ins>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({});
</script>
</div>
<table width=100%>
<tr>
<td align=left>&nbsp;</td>
<td align=right><a href=/lists/><img src=/button_01.gif border=0 alt="Powered by Linux"></a></td>
</tr>
</table>
<!--X-User-Footer-End-->
<script type="text/javascript"> 
 function initAddThis() {
    addthis.init()
 }

initAddThis();
</script>
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
  ga('create', 'UA-760190-1', 'auto');
  ga('send', 'pageview');
</script>
</body>
</html>
