name: ir_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
size_bytes: 0xc8
registers:
  - name: irtx_config
    description: IR TX configuration register
    offset_bytes: 0x0
    size_bytes: 0x4
    fieldset: irtx_config
  - name: irtx_int_sts
    description: IR TX interrupt status
    offset_bytes: 0x4
    size_bytes: 0x4
    fieldset: irtx_int_sts
  - name: irtx_data_word0
    description: IR TX data word0
    offset_bytes: 0x8
    size_bytes: 0x4
    fieldset: irtx_data_word0
  - name: irtx_data_word1
    description: IR TX data word1
    offset_bytes: 0xc
    size_bytes: 0x4
    fieldset: irtx_data_word1
  - name: irtx_pulse_width
    description: IR TX pulse width
    offset_bytes: 0x10
    size_bytes: 0x4
    fieldset: irtx_pulse_width
  - name: irtx_pw
    description: IR TX pulse width of phase
    offset_bytes: 0x14
    size_bytes: 0x4
    fieldset: irtx_pw
  - name: irtx_swm_pw_0
    description: IR TX Software Mode pulse width data0
    offset_bytes: 0x40
    size_bytes: 0x4
    fieldset: irtx_swm_pw_0
  - name: irtx_swm_pw_1
    description: IR TX Software Mode pulse width data1
    offset_bytes: 0x44
    size_bytes: 0x4
    fieldset: irtx_swm_pw_1
  - name: irtx_swm_pw_2
    description: IR TX Software Mode pulse width data2
    offset_bytes: 0x48
    size_bytes: 0x4
    fieldset: irtx_swm_pw_2
  - name: irtx_swm_pw_3
    description: IR TX Software Mode pulse width data3
    offset_bytes: 0x4c
    size_bytes: 0x4
    fieldset: irtx_swm_pw_3
  - name: irtx_swm_pw_4
    description: IR TX Software Mode pulse width data4
    offset_bytes: 0x50
    size_bytes: 0x4
    fieldset: irtx_swm_pw_4
  - name: irtx_swm_pw_5
    description: IR TX Software Mode pulse width data5
    offset_bytes: 0x54
    size_bytes: 0x4
    fieldset: irtx_swm_pw_5
  - name: irtx_swm_pw_6
    description: IR TX Software Mode pulse width data6
    offset_bytes: 0x58
    size_bytes: 0x4
    fieldset: irtx_swm_pw_6
  - name: irtx_swm_pw_7
    description: IR TX Software Mode pulse width data7
    offset_bytes: 0x5c
    size_bytes: 0x4
    fieldset: irtx_swm_pw_7
  - name: irrx_config
    description: IR RX configuration register
    offset_bytes: 0x80
    size_bytes: 0x4
    fieldset: irrx_config
  - name: irrx_int_sts
    description: IR RX interrupt status
    offset_bytes: 0x84
    size_bytes: 0x4
    fieldset: irrx_int_sts
  - name: irrx_pw_config
    description: IR RX pulse width configuration
    offset_bytes: 0x88
    size_bytes: 0x4
    fieldset: irrx_pw_config
  - name: irrx_data_count
    description: IR RX data bit count
    offset_bytes: 0x90
    size_bytes: 0x4
    fieldset: irrx_data_count
  - name: irrx_data_word0
    description: IR RX data word0
    offset_bytes: 0x94
    size_bytes: 0x4
    fieldset: irrx_data_word0
  - name: irrx_data_word1
    description: IR RX data word1
    offset_bytes: 0x98
    size_bytes: 0x4
    fieldset: irrx_data_word1
  - name: irrx_swm_fifo_config_0
    description: IR RX FIFO configuration
    offset_bytes: 0xc0
    size_bytes: 0x4
    fieldset: irrx_swm_fifo_config_0
  - name: irrx_swm_fifo_rdata
    description: IR RX software mode pulse width data
    offset_bytes: 0xc4
    size_bytes: 0x4
    fieldset: irrx_swm_fifo_rdata
fieldsets:
  - name: irtx_config
    description: ""
    fields:
      - name: cr_irtx_en
        description: >-
          Enable signal of IRTX function

          Asserting this bit will trigger the transaction, and should be
          de-asserted after finish
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_out_inv
        description: |-
          Output inverse signal
          1'b0: Output stays at Low during idle state
          1'b1: Output stays at High during idle state
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_mod_en
        description: Enable signal of output modulation
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_swm_en
        description: Enable signal of IRTX Software Mode (SWM)
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_data_en
        description: Enable signal of data phase (Don't care if SWM is enabled)
        size_bits: 1
        offset_bits: 4
        reset_value: 0x1
        access: r/w
      - name: cr_irtx_logic0_hl_inv
        description: |-
          Logic 0 H/L inverse signal (Don't care if SWM is enabled)
          0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -> L)
          1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -> H)
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_logic1_hl_inv
        description: |-
          Logic 1 H/L inverse signal (Don't care if SWM is enabled)
          0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -> L)
          1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -> H)
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: reserved_7
        description: ""
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: rsvd
      - name: cr_irtx_head_en
        description: Enable signal of head pulse (Don't care if SWM is enabled)
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: cr_irtx_head_hl_inv
        description: |-
          Tail pulse H/L inverse signal (Don't care if SWM is enabled)
          0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -> L)
          1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -> H)
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_tail_en
        description: Enable signal of tail pulse (Don't care if SWM is enabled)
        size_bits: 1
        offset_bits: 10
        reset_value: 0x1
        access: r/w
      - name: cr_irtx_tail_hl_inv
        description: |-
          Tail pulse H/L inverse signal (Don't care if SWM is enabled)
          0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -> L)
          1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -> H)
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_data_num
        description: "Bit count of Data phase (unit: bit / PW for normal / SWM)"
        size_bits: 6
        offset_bits: 12
        reset_value: 0x1f
        access: r/w
      - name: reserved_18_31
        description: ""
        size_bits: 14
        offset_bits: 18
        reset_value: 0x0
        access: rsvd
  - name: irtx_int_sts
    description: ""
    fields:
      - name: irtx_end_int
        description: IRTX transfer end interrupt
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_1_7
        description: ""
        size_bits: 7
        offset_bits: 1
        reset_value: 0x0
        access: rsvd
      - name: cr_irtx_end_mask
        description: Interrupt mask of irtx_end_int
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: reserved_9_15
        description: ""
        size_bits: 7
        offset_bits: 9
        reset_value: 0x0
        access: rsvd
      - name: cr_irtx_end_clr
        description: Interrupt clear of irtx_end_int
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: w1c
      - name: reserved_17_23
        description: ""
        size_bits: 7
        offset_bits: 17
        reset_value: 0x0
        access: rsvd
      - name: cr_irtx_end_en
        description: Interrupt enable of irtx_end_int
        size_bits: 1
        offset_bits: 24
        reset_value: 0x1
        access: r/w
      - name: reserved_25_31
        description: ""
        size_bits: 7
        offset_bits: 25
        reset_value: 0x0
        access: rsvd
  - name: irtx_data_word0
    description: ""
    fields:
      - name: cr_irtx_data_word0
        description: TX data word 0 (Don't care if SWM is enabled)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_data_word1
    description: ""
    fields:
      - name: cr_irtx_data_word1
        description: TX data word 1 (Don't care if SWM is enabled)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_pulse_width
    description: ""
    fields:
      - name: cr_irtx_pw_unit
        description: Pulse width unit
        size_bits: 12
        offset_bits: 0
        reset_value: 0x464
        access: r/w
      - name: reserved_12_15
        description: ""
        size_bits: 4
        offset_bits: 12
        reset_value: 0x0
        access: rsvd
      - name: cr_irtx_mod_ph0_w
        description: Modulation phase 0 width
        size_bits: 8
        offset_bits: 16
        reset_value: 0x11
        access: r/w
      - name: cr_irtx_mod_ph1_w
        description: Modulation phase 1 width
        size_bits: 8
        offset_bits: 24
        reset_value: 0x22
        access: r/w
  - name: irtx_pw
    description: ""
    fields:
      - name: cr_irtx_logic0_ph0_w
        description: Pulse width of logic0 phase 0 (Don't care if SWM is enabled)
        size_bits: 4
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_logic0_ph1_w
        description: Pulse width of logic0 phase 1 (Don't care if SWM is enabled)
        size_bits: 4
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_logic1_ph0_w
        description: Pulse width of logic1 phase 0 (Don't care if SWM is enabled)
        size_bits: 4
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_logic1_ph1_w
        description: Pulse width of logic1 phase 1 (Don't care if SWM is enabled)
        size_bits: 4
        offset_bits: 12
        reset_value: 0x2
        access: r/w
      - name: cr_irtx_head_ph0_w
        description: Pulse width of head pulse phase 0 (Don't care if SWM is enabled)
        size_bits: 4
        offset_bits: 16
        reset_value: 0xf
        access: r/w
      - name: cr_irtx_head_ph1_w
        description: Pulse width of head pulse phase 1 (Don't care if SWM is enabled)
        size_bits: 4
        offset_bits: 20
        reset_value: 0x7
        access: r/w
      - name: cr_irtx_tail_ph0_w
        description: Pulse width of tail pulse phase 0 (Don't care if SWM is enabled)
        size_bits: 4
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: cr_irtx_tail_ph1_w
        description: Pulse width of tail pulse phase 1 (Don't care if SWM is enabled)
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: r/w
  - name: irtx_swm_pw_0
    description: ""
    fields:
      - name: cr_irtx_swm_pw_0
        description: >-
          IRTX Software Mode pulse width data #0~#7, each pulse is represented
          by 4-bit

          ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd
          pulse, etc)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_swm_pw_1
    description: ""
    fields:
      - name: cr_irtx_swm_pw_1
        description: >-
          IRTX Software Mode pulse width data #8~#15, each pulse is represented
          by 4-bit

          ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd
          pulse, etc)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_swm_pw_2
    description: ""
    fields:
      - name: cr_irtx_swm_pw_2
        description: >-
          IRTX Software Mode pulse width data #16~#23, each pulse is represented
          by 4-bit

          ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd
          pulse, etc)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_swm_pw_3
    description: ""
    fields:
      - name: cr_irtx_swm_pw_3
        description: >-
          IRTX Software Mode pulse width data #24~#31, each pulse is represented
          by 4-bit

          ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd
          pulse, etc)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_swm_pw_4
    description: ""
    fields:
      - name: cr_irtx_swm_pw_4
        description: >-
          IRTX Software Mode pulse width data #32~#39, each pulse is represented
          by 4-bit

          ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd
          pulse, etc)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_swm_pw_5
    description: ""
    fields:
      - name: cr_irtx_swm_pw_5
        description: >-
          IRTX Software Mode pulse width data #40~#47, each pulse is represented
          by 4-bit

          ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd
          pulse, etc)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_swm_pw_6
    description: ""
    fields:
      - name: cr_irtx_swm_pw_6
        description: >-
          IRTX Software Mode pulse width data #48~#55, each pulse is represented
          by 4-bit

          ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd
          pulse, etc)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irtx_swm_pw_7
    description: ""
    fields:
      - name: cr_irtx_swm_pw_7
        description: >-
          IRTX Software Mode pulse width data #56~#63, each pulse is represented
          by 4-bit

          ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd
          pulse, etc)
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: irrx_config
    description: ""
    fields:
      - name: cr_irrx_en
        description: >-
          Enable signal of IRRX function

          Asserting this bit will trigger the transaction, and should be
          de-asserted after finish
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: cr_irrx_in_inv
        description: Input inverse signal
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: cr_irrx_mode
        description: |-
          IRRX mode
          0: NEC
          1: RC5
          2: SW pulse-width detection mode (SWM)
          3: Reserved
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: cr_irrx_deg_en
        description: Enable signal of IRRX input de-glitch function
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reserved_5_7
        description: ""
        size_bits: 3
        offset_bits: 5
        reset_value: 0x0
        access: rsvd
      - name: cr_irrx_deg_cnt
        description: De-glitch function cycle count
        size_bits: 4
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reserved_12_31
        description: ""
        size_bits: 20
        offset_bits: 12
        reset_value: 0x0
        access: rsvd
  - name: irrx_int_sts
    description: ""
    fields:
      - name: irrx_end_int
        description: IRRX transfer end interrupt
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_1_7
        description: ""
        size_bits: 7
        offset_bits: 1
        reset_value: 0x0
        access: rsvd
      - name: cr_irrx_end_mask
        description: Interrupt mask of irrx_end_int
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: reserved_9_15
        description: ""
        size_bits: 7
        offset_bits: 9
        reset_value: 0x0
        access: rsvd
      - name: cr_irrx_end_clr
        description: Interrupt clear of irrx_end_int
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: w1c
      - name: reserved_17_23
        description: ""
        size_bits: 7
        offset_bits: 17
        reset_value: 0x0
        access: rsvd
      - name: cr_irrx_end_en
        description: Interrupt enable of irrx_end_int
        size_bits: 1
        offset_bits: 24
        reset_value: 0x1
        access: r/w
      - name: reserved_25_31
        description: ""
        size_bits: 7
        offset_bits: 25
        reset_value: 0x0
        access: rsvd
  - name: irrx_pw_config
    description: ""
    fields:
      - name: cr_irrx_data_th
        description: Pulse width threshold for Logic0/1 detection (Don't care if SWM is
          enabled)
        size_bits: 16
        offset_bits: 0
        reset_value: 0xd47
        access: r/w
      - name: cr_irrx_end_th
        description: Pulse width threshold to trigger END condition
        size_bits: 16
        offset_bits: 16
        reset_value: 0x2327
        access: r/w
  - name: irrx_data_count
    description: ""
    fields:
      - name: sts_irrx_data_cnt
        description: RX data bit count (pulse-width count for SWM)
        size_bits: 7
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_7_31
        description: ""
        size_bits: 25
        offset_bits: 7
        reset_value: 0x0
        access: rsvd
  - name: irrx_data_word0
    description: ""
    fields:
      - name: sts_irrx_data_word0
        description: RX data word 0
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: irrx_data_word1
    description: ""
    fields:
      - name: sts_irrx_data_word1
        description: RX data word 1
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: irrx_swm_fifo_config_0
    description: ""
    fields:
      - name: rx_fifo_clr
        description: Clear signal of RX FIFO
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: w1c
      - name: reserved_1
        description: ""
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: rsvd
      - name: rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: rx_fifo_cnt
        description: RX FIFO available count
        size_bits: 7
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: reserved_11_31
        description: ""
        size_bits: 21
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
  - name: irrx_swm_fifo_rdata
    description: ""
    fields:
      - name: rx_fifo_rdata
        description: IRRX Software Mode pulse width data
        size_bits: 16
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_16_31
        description: ""
        size_bits: 16
        offset_bits: 16
        reset_value: 0x0
        access: rsvd
