
*** Running vivado
    with args -log sobel.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sobel.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source sobel.tcl -notrace
Command: open_checkpoint D:/Users/Manu/Desktop/VersionesProyecto/HLS_Sobel/sobel.prj/solution1/impl/vhdl/project.runs/impl_1/sobel.dcp
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from c:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from c:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from c:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/HLS_Sobel/sobel.prj/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-14596-Manu-Asus/dcp/sobel.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Users/Manu/Desktop/VersionesProyecto/HLS_Sobel/sobel.prj/solution1/impl/vhdl/sobel.xdc:7]
all_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 934.387 ; gain = 474.059
Finished Parsing XDC File [D:/Users/Manu/Desktop/VersionesProyecto/HLS_Sobel/sobel.prj/solution1/impl/vhdl/project.runs/impl_1/.Xil/Vivado-14596-Manu-Asus/dcp/sobel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 935.336 ; gain = 756.391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 939.883 ; gain = 4.496

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 125ce2c99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 939.883 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 50 cells.
Phase 2 Constant Propagation | Checksum: 10e4b8c7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 939.883 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 260 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 18039dce0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 939.883 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18039dce0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 939.883 ; gain = 0.000
Implement Debug Cores | Checksum: 15cb2e2a4
Logic Optimization | Checksum: 15cb2e2a4

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1dd4912bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 939.883 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1dd4912bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 939.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 939.883 ; gain = 4.547
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 948.270 ; gain = 8.387
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/Manu/Desktop/VersionesProyecto/HLS_Sobel/sobel.prj/solution1/impl/vhdl/project.runs/impl_1/sobel_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ec8274b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 962.684 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.707 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ba30ec49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 106f2edc4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 11d53ec1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 11d53ec1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 11d53ec1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 11d53ec1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 11d53ec1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 11d53ec1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 18ee79cf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 18ee79cf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 12a616ab0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 14c391f77

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 14c391f77

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: e6580c43

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1c6ed6de3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1c7f8fd36

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1c7f8fd36

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c7f8fd36

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c7f8fd36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 1c7f8fd36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1c7f8fd36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1c7f8fd36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 27ab4492f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 27ab4492f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 26d332b6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.588. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 26d332b6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 26d332b6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 26d332b6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 26d332b6a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 26d332b6a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 26d332b6a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 26d332b6a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 264b90860

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 264b90860

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000
Ending Placer Task | Checksum: 19afb85b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 962.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 962.684 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 962.684 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 962.684 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 962.684 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 962.684 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.905 . Memory (MB): peak = 962.684 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TLAST[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TLAST[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cols[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cols[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TUSER[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TUSER[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rows[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rows[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OUTPUT_STREAM_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OUTPUT_STREAM_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 147e5ba0c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1007.258 ; gain = 44.574

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 147e5ba0c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1007.258 ; gain = 44.574

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 147e5ba0c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1011.809 ; gain = 49.125
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1482f2601

Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 1014.219 ; gain = 51.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.715  | TNS=0      | WHS=-0.166 | THS=-26.2  |

Phase 2 Router Initialization | Checksum: 1d9529ae9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 1014.219 ; gain = 51.535

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 196ef693f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:46 . Memory (MB): peak = 1014.219 ; gain = 51.535

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 22945fd83

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.219 ; gain = 51.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.606  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 119977795

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.219 ; gain = 51.535

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 138bb0bb0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.219 ; gain = 51.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.6    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 138bb0bb0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.219 ; gain = 51.535
Phase 4 Rip-up And Reroute | Checksum: 138bb0bb0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.219 ; gain = 51.535

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1641aa68c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.219 ; gain = 51.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.75   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1641aa68c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.219 ; gain = 51.535

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1641aa68c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.219 ; gain = 51.535

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1e82ca021

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1014.219 ; gain = 51.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.75   | TNS=0      | WHS=0.077  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1af8f9db4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1014.219 ; gain = 51.535

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.872325 %
  Global Horizontal Routing Utilization  = 1.1296 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 17593d66f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1014.219 ; gain = 51.535

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17593d66f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 1016.797 ; gain = 54.113

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21984a444

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 1016.797 ; gain = 54.113

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.75   | TNS=0      | WHS=0.077  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 21984a444

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 1016.797 ; gain = 54.113
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1016.797 ; gain = 54.113
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1016.797 ; gain = 54.113
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1016.797 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/Manu/Desktop/VersionesProyecto/HLS_Sobel/sobel.prj/solution1/impl/vhdl/project.runs/impl_1/sobel_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Nov 14 11:06:00 2015...
