# lecture 7 : Latch and Filp-flops()

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

[FF教程](https://en.wikipedia.org/wiki/Flip-flop_(electronics))

期末只考时序电路

美人鱼画图！！！！

如果只有一位数，$\bigoplus$等价于$+$

Latch对高低敏感

Flip Flop对跳变敏感

* ***<u>relationships</u>***

JK-FF  JK相同时为DFF

​		  JK不同时为TFF

<img src=025.png alt="Alt text" style="zoom:60%" >

* SR Latch / Set Reset Latch(SR锁存器)
* D Latch (D Latch)
* D flip-flop(DFF/D触发器)

## Sequential Curciuts

* Synchronous
* Asynchronous

### Synchronous

#### Latch

##### 1.SR (Set/Reset) Latch with NOR Gate

* Two input signals: set (S)/reset(R) 
* Two output signals: Q/Q’ 
* Two useful states: **set state** (Q=1,Q’=0)/**reset state**(Q=0,Q’=1)
* S=1,R=0->Q=1

<img src=003.png alt="Alt text" style="zoom:60%" >

<img src=001.png alt="Alt text" style="zoom:60%" >
$$
\begin{align*}
Q(t+1)&=S'R'Q(t)+SR'
\end{align*}
$$


##### 2.S’R’ (Set/Reset) Latch with NAND Gate

* Two input signals: set (S)/reset(R)

* Two output signals: Q/Q’

* Two useful states: **set state** (Q=1,Q’=0)/**reset state**(Q=0,Q’=1)

* S=1,R=0->Q=1

	<img src=004.png alt="Alt text" style="zoom:60%">

<img src=002.png alt="Alt text" style="zoom:60%" >

##### 3.Clocked SR Latch

undefined state : S = C = R = 1

D is also the value of S

<img src=005.png alt="Alt text" style="zoom:60%" >

<img src=006.png alt="Alt text" style="zoom:60%" >

##### 4.D latch(transparent latch)

- **Q = 1 (1, 0) – referred to as an *S (dominated)-latch***
- **Q = 0 (0, 1) – referred to as an *R (dominated)-latch***

<img src=007.png alt="Alt text" style="zoom:60%" >

<img src=008.png alt="Alt text" style="zoom:60%" >

##### 5.summary

* ***<u>At any point during C=1, any input changes will propagate to  the output (with some small delay)</u>***

###### pros

* Useful for level-sensitive applications 
* Latches are faster because they have fewer gates and less  delay. 
* Latches are simpler which means they require less hardware to  implement and consume less power.

###### cons

* Difficult to retain value 
* Causing erroneous shifting

<img src=009.png alt="Alt text" style="zoom:60%" >

#### D Flip-Flop  (DFF) ?

 A D flip-flop is formed by two separate latches

* A master D latch (negative level sensitive)transparent
* A slave D latch (positive level sensitive)

##### Positive-edge-triggered D flip-flop

<img src=010.png alt="Alt text" style="zoom:60%" >

<img src=013.png alt="Alt text" style="zoom:60%" >

###### Charateristic Table

* Characteristic table: 

* describe the behavior of a flip-flop based on its  input and current state Q(t) just before the rising edge of the clock,  and the resulting next state Q(t+1) after the clock transition.

	<img src=017.png alt="Alt text" style="zoom:80%" >

* Characteristic Equation: Q(t+1)=D

##### Negative-edge-triggered D flip-flop

<img src=012.png alt="Alt text" style="zoom:80%" >

<img src=011.png alt="Alt text" style="zoom:60%" >

#### comparison

<img src=014.png alt="Alt text" style="zoom:60%" >

##### shifting

Latch cannot shift but FilpFlop can

***<u>important</u>***

<img src=015.png alt="Alt text" style="zoom:60%" >

#### DFF with 3 SR Latch

<img src=016.png alt="Alt text" style="zoom:60%" >

#### DFF  with Reset

时序仅与时间有关

非时序与时间和reset有关

<img src=041.png alt="Alt text" style="zoom=80%" >

#### J-K Flip-Flop

<img src=018.png alt="Alt text" style="zoom:60%" >
$$
\begin{align*}
Q(t+1)&=J'*K'*Q(t)+J*K'+J*K*Q'(t)\\
&=J*Q'(t)+K'*Q(t)
\end{align*}
$$
Compete JKFF with DFF

$Q(t+1)=D$   —>   $D=J*Q'(t)+K'*Q(t)$

SO

<img src=019.png alt="Alt text" style="zoom:60%" >

Compete DFF with JKFF
$$
\begin{align*}
JK&:Q(t+1)=J*Q'(t)+K'*Q(t)\\
D&:Q(t+1)=D*Q'(t)+D*Q(t)
\end{align*}
$$
<img src=024.png alt="Alt text" style="zoom:60%" >



#### T Flip Flop(翻转触发器)

<img src=020.png alt="Alt text" style="zoom:60%" >
$$
\begin{align*}
Q(t+1)&=T\bigoplus Q(t)\\
D&=T\bigoplus Q(t)
\end{align*}
$$
SO

<img src=021.png alt="Alt text" style="zoom:60%" >

#### Excitation Table

*  The excitation table: derived from the characteristic  table by transposing input and output columns

<img src=022.png alt="Alt text" style="zoom:60%" >

结构TFF

# Lecture 8 : Synchronous Sequential Curcuit

<img src=069.png alt="Alt text" style="zoom:100%">

<img src=070.png alt="Alt text" style="zoom:100%">

<img src=071.png alt="Alt text" style="zoom:100%">

## Analysis Procedure of Clocked  Sequential Circuits

Analysis Procedure of Clocked  Sequential Circuits
* Flip-Flop excitation/input  equation
* State equation
* Generate state and output tables
* Generate state diagram

## Finite State Machine

* Moore FSM: outputs depend only on current state 

* Mealy FSM: outputs depend on current state and inputs

<img src=026.png alt="Alt text" style="zoom:60%" >

<img src=027.png alt="Alt text" style="zoom:60%" >

## State Minimization

State reduction 

* Reductions on the number of flip-flops (states) and the number  of gates 
* For an FSM with m states, we need **log~2~m** FFs

Reduction steps

* Find rows in the state table that have identical next state and  output entries. They correspond to equivalent states. If there  are no equivalent states, stop. 
* When 2 states are equivalent, one of them can be removed.  Update the entries of the remaining table to reflect the  change. Go to 1

<img src=028.png alt="Alt text" style="zoom:60%" >

### State Encoding/Assignment

Binary counting

Minimum-bit change

One-hot encoding

<img src=072.png alt="Alt text" style="zoom:60%" >

## Design Procedure of Sequential Circuit

* 1. Specification: design description or timing diagram 
* 2. Formulation: develop state diagram
* 3. Generate state and output tables
* 4. <u>Minimize States if necessary</u>
* 5. Assign binary values to the state (encoding)
* 6. Derive state and output equations
* 7. Choose memory elements (DFFs, JKFFs, TFFs) 
* 8. Derive simplified excitation/input equations and  output equations 
* 9. Draw logic schematic

### Choice of Memory Element

* A tool for such a purpose is the excitation table, which can be  derived from the characteristic table/equation. 
* D FFs are good for applications requiring data transfer (shift  registers). 
* T FFs are good for those involving complementation (binary  counters). 
* Many digital systems are constructed entirely with JK FFs  because they are the most versatile available.

### Design(Using Excitation Table to design D/JK/T-FF)

<img src=022.png alt="Alt text" style="zoom:60%" >

<img src=029.png alt="Alt text" style="zoom:60%" >

## Design a Squence Detector

similar to FSA(mealy machine)

**用Moore machine时要加一个FF表示最后一个状态的输出值**

# Lecture 9：register&&counter

<img src=043.png alt="Alt text" style="zoom:60%">

## register

### 4-bit Serial-in to Serial-out(SISO)

<img src=030.png alt="Alt text" style="zoom:60%" >

<img src=031.png alt="Alt text" style="zoom:60%" >

### 4-bit Serial-in to Parallel-out

<img src=032.png alt="Alt text" style="zoom:60%" >

<img src=033.png alt="Alt text" style="zoom:60%" >

### 4-bit Parallel-in to Serial-out(PISO)

<img src=034.png alt="Alt text" style="zoom:60%" >

### 4-bit Parallel-in to Parallel-out(PIPO)

<img src=035.png alt="Alt text" style="zoom:60%" >

### PIPO with Parallel Load

<img src=036.png alt="Alt text" style="zoom:60%">

<img src=037.png alt="Alt text" style="zoom:60%">

### Universal Shift Register

<img src=038.png alt="Alt text" style="zoom:60%">

<img src=039.png alt="Alt text" style="zoom:60%">

选择在中间的观察更能看出移动

### Serial/Parrallel Transfer

<img src=040.png alt="Alt text" style="zoom:60%">

### Serial/Parallel Transfer

### Sequence Generator

The minimum number of flip-flops required to generate a  sequence of length N is given by N ≤ 2^n^ − 1

shift down

## Counters

### Asynchronous Counters

#### 4-bit Binary Ripple Counter

本身的下一个值为自己取反

这一位由1变0，下一位由0变1(negedge)增加

这一位由0变1，下一位由0变1(posedge)减少

D接Q’，A~2~接negedgeA~1~，以此类推

TFF擅长取反最合适

<img src=053.png alt="Alt text" style="zoom:60%">

<img src=054.png alt="Alt text" style="zoom:60%">



#### BCD Ripple Counter

<img src=055.png alt="Alt text" style="zoom:60%">

#### Three-decade BCD Ripple Counter

<img src=056.png alt="Alt text" style="zoom:60%">

### Synchronous Counters

count up

<img src=057.png alt="Alt text" style="zoom:60%">

前一个为A~0~为1，在下一个时刻A~1~跳变

#### 4-bit Up/Down Binary Counter

<img src=058.png alt="Alt text" style="zoom:60%">

### Shift Register Counters

#### Ring Counter

<img src=059.png alt="Alt text" style="zoom:60%">

#### Ring Counter for Decoder

<img src=060.png alt="Alt text" style="zoom:60%">

#### Johnson counter

<img src=061.png alt="Alt text" style="zoom:60%">

<img src=062.png alt="Alt text" style="zoom:60%">

## Design a Synchronous Counter

 Recall: Design Procedure of Sequential Circuits 

1. Specification: design description or timing diagram 
2. Formulation: develop state diagram 
3. Generate next-state table in form of count sequence 
4. Choose type of Flip-Flop 
5. Derive simplified excitation equations of FFs 
6. Draw logic diagram

### Modulo-N Counter

counter-clock wise

and remember to check the ***<u>unused state</u>***

<img src=063.png alt="Alt text" style="zoom:60%">

<img src=065.png alt="Alt text" style="zoom:60%">

<img src=064.png alt="Alt text" style="zoom:60%">

<img src=066.png alt="Alt text" style="zoom:60%">

### Lock out problem

<img src=067.png alt="Alt text" style="zoom:60%">

<img src=068.png alt="Alt text" style="zoom:60%">

# Lecture 10：Arithmatic Circuit:label:

<img src=042.png alt="Alt text" style="zoom:60%">

## Binary Adder

carry: 进位(C)  sum: (S)

A combinational circuit that performs the addition of two bits is called a half-adder

augend bit: 被加数, addend bit: 加数, carry bit:smile::cry:

### half adder

$S=x\bigoplus y\bigoplus z$

$C=xy+xz+yz$

### Full Adder

combination of two ***<u>half adder</u>***

<img src=044.png alt="Alt text" style="zoom:60%">

## Ripple-Carry Adder

unsigned addition

$(C_nS_{n-1}S_{n-2}...S_0)=(A_{n-1}A_{n-2}...A_0)+(B_{n-1}B_{n-2}...B_0)$

<img src=045.png alt="Alt text" style="zoom:60%">

<img src=073.png alt="Alt text" style="zoom:60%">
$$
S_i=A_i\bigoplus B_i\bigoplus C_i\\
C_{i+1}=A_iB_i+C_i(A_i\bigoplus B_i)\\
P_i=A_i\bigoplus B_i or
P_i=A_i+B_i\\
G_i=A_iB_i\\
C_{i+1}=G_i+P_iC_i
$$
<img src=046.png alt="Alt text" style="zoom:60%">

<img src=047.png alt="Alt text" style="zoom:60%">

<img src=048.png alt="Alt text" style="zoom:60%">

## Binary Adders/Subtractors

M=0 $\rightarrow$ addition

M=1 $\rightarrow$ subtraction

<img src=074.png alt="Alt text" style="zoom:60%">

### Carry

unsigned and one more bit          c=1

### Overflow

signed and th eresult is also signed and the result is false        V=1

### Serial Adder

<img src=049.png alt="Alt text" style="zoom:60%">

<img src=050.png alt="Alt text" style="zoom:60%">

## Decimal Adder

 ***<u>K: binary carry, Z: binary sum, C: BCD carry, S: BCD sum</u>***

<img src=051.png alt="Alt text" style="zoom:60%">

<img src=052.png alt="Alt text" style="zoom:60%">

## Binary Multiplier

multiplicand乘数

multiplicand被乘数

# Summary

## Analyze the sequential circuit

找到input/output/state/next state的关系，不一定要用到excitation table

找state function

提前看有几个input，提前做好规划

present state      next state

## Design 

根据当前状态和下一个状态找出对应FF的输入，并确定其表达式即可

## Register Design

follow the standard diagram and the function table and the truth table

easy

## Sequence Generator

$n\ge \log_2{length}$

find the expression of ***<u>z</u>***

