-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "12/16/2015 16:02:43"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	processador_mips IS
    PORT (
	iKEY : IN std_logic_vector(3 DOWNTO 0);
	ula_out : OUT std_logic_vector(31 DOWNTO 0);
	inst : OUT std_logic_vector(31 DOWNTO 0);
	data : OUT std_logic_vector(31 DOWNTO 0);
	pc : OUT std_logic_vector(31 DOWNTO 0);
	iSW : IN std_logic_vector(1 DOWNTO 0);
	oLEDG : OUT std_logic_vector(7 DOWNTO 0);
	oHEX7_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX6_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX5_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX4_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX3_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX2_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX1_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX0_D : OUT std_logic_vector(6 DOWNTO 0)
	);
END processador_mips;

-- Design Ports Information
-- iKEY[2]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[3]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ula_out[0]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[2]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[3]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[4]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[5]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[6]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[7]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[8]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[9]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[10]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[12]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[13]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[14]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[15]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[16]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[17]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[18]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[19]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[20]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[21]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[22]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[23]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[24]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[25]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[26]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[27]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[28]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[29]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[30]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ula_out[31]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[0]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[1]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[2]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[3]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[4]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[5]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[7]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[8]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[9]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[10]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[11]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[12]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[13]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[14]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[15]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[16]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[17]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[18]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[19]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[20]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[21]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[22]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[23]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[24]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[25]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[26]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[27]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[28]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[29]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[30]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- inst[31]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[0]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[1]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[3]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[4]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[5]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[6]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[7]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[8]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[9]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[10]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[11]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[12]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[13]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[14]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[15]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[16]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[17]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[18]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[19]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[20]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[21]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[22]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[23]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[24]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[25]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[26]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[27]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[28]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[29]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[30]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[31]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[1]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[2]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[5]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[6]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[7]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[8]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[9]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[10]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[11]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[12]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[13]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[14]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[15]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[16]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[17]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[18]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[19]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[20]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[21]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[22]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[23]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[24]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[25]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[26]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[27]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[28]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[29]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[30]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc[31]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[0]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[1]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[2]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[3]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[4]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[5]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[6]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[7]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[5]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[0]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[1]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[2]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[4]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[5]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[6]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[2]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[3]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[4]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[5]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[6]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[2]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[3]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[5]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[6]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[4]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[5]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[0]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[2]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[4]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[5]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iKEY[0]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[1]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF processador_mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_iKEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ula_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inst : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_pc : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_iSW : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_oLEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_oHEX7_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX6_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX5_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX4_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U16|tmp[6]~12_combout\ : std_logic;
SIGNAL \U16|tmp[7]~14_combout\ : std_logic;
SIGNAL \U16|tmp[17]~34_combout\ : std_logic;
SIGNAL \U16|tmp[28]~56_combout\ : std_logic;
SIGNAL \U16|Add1~4_combout\ : std_logic;
SIGNAL \U16|Add1~6_combout\ : std_logic;
SIGNAL \U16|Add1~8_combout\ : std_logic;
SIGNAL \U16|Add1~12_combout\ : std_logic;
SIGNAL \U16|Add1~20_combout\ : std_logic;
SIGNAL \U16|Add1~22_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \U20|m_out[29]~2_combout\ : std_logic;
SIGNAL \U20|m_out[31]~6_combout\ : std_logic;
SIGNAL \U20|m_out[24]~8_combout\ : std_logic;
SIGNAL \U20|m_out[20]~16_combout\ : std_logic;
SIGNAL \U20|m_out[23]~22_combout\ : std_logic;
SIGNAL \U20|m_out[17]~26_combout\ : std_logic;
SIGNAL \U20|m_out[13]~34_combout\ : std_logic;
SIGNAL \U14|m_out[1]~2_combout\ : std_logic;
SIGNAL \U15|alu_ctr~4_combout\ : std_logic;
SIGNAL \U15|alu_ctr~9_combout\ : std_logic;
SIGNAL \U15|alu_ctr~14_combout\ : std_logic;
SIGNAL \U15|alu_ctr[3]~15_combout\ : std_logic;
SIGNAL \U15|Equal15~1_combout\ : std_logic;
SIGNAL \U13|Equal0~2_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \U15|alu_ctr[2]~24_combout\ : std_logic;
SIGNAL \U14|m_out[28]~8_combout\ : std_logic;
SIGNAL \U14|m_out[23]~13_combout\ : std_logic;
SIGNAL \U14|m_out[19]~17_combout\ : std_logic;
SIGNAL \U14|m_out[15]~24_combout\ : std_logic;
SIGNAL \U14|m_out[11]~32_combout\ : std_logic;
SIGNAL \U14|m_out[8]~38_combout\ : std_logic;
SIGNAL \U16|Mux30~2_combout\ : std_logic;
SIGNAL \U16|Mux29~1_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~71_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~73_combout\ : std_logic;
SIGNAL \U16|a32~21_combout\ : std_logic;
SIGNAL \U16|Mux29~13_combout\ : std_logic;
SIGNAL \U16|a32~22_combout\ : std_logic;
SIGNAL \U16|Mux28~0_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \U16|a32~23_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~98_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~99_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~100_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \U16|Mux27~6_combout\ : std_logic;
SIGNAL \U16|Mux26~0_combout\ : std_logic;
SIGNAL \U16|Mux25~0_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \U16|Mux25~1_combout\ : std_logic;
SIGNAL \U16|Mux25~5_combout\ : std_logic;
SIGNAL \U16|Mux24~12_combout\ : std_logic;
SIGNAL \U16|Mux24~14_combout\ : std_logic;
SIGNAL \U16|a32~28_combout\ : std_logic;
SIGNAL \U16|a32~31_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~130_combout\ : std_logic;
SIGNAL \U16|a32~32_combout\ : std_logic;
SIGNAL \U16|a32~33_combout\ : std_logic;
SIGNAL \U16|a32~34_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \U16|a32~42_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~135_combout\ : std_logic;
SIGNAL \U16|a32~45_combout\ : std_logic;
SIGNAL \U16|Mux14~0_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \U16|a32~47_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \U16|a32~49_combout\ : std_logic;
SIGNAL \U16|Mux10~12_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \U16|Mux9~4_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \U16|a32~51_combout\ : std_logic;
SIGNAL \U16|Mux8~4_combout\ : std_logic;
SIGNAL \U16|Mux7~5_combout\ : std_logic;
SIGNAL \U16|Mux24~18_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \U16|Mux4~3_combout\ : std_logic;
SIGNAL \U16|Mux3~1_combout\ : std_logic;
SIGNAL \U16|Mux3~2_combout\ : std_logic;
SIGNAL \U16|Mux3~6_combout\ : std_logic;
SIGNAL \U16|Mux0~2_combout\ : std_logic;
SIGNAL \habilita_pc~0_combout\ : std_logic;
SIGNAL \U1|sr_out[1]~27_combout\ : std_logic;
SIGNAL \habilita_pc~4_combout\ : std_logic;
SIGNAL \habilita_pc~10_combout\ : std_logic;
SIGNAL \U10|breg32~40_combout\ : std_logic;
SIGNAL \U6|Mux3~0_combout\ : std_logic;
SIGNAL \U6|Mux0~0_combout\ : std_logic;
SIGNAL \U10|breg32~43_combout\ : std_logic;
SIGNAL \U10|Equal1~0_combout\ : std_logic;
SIGNAL \U10|regA[4]~3_combout\ : std_logic;
SIGNAL \U10|regA[29]~5_combout\ : std_logic;
SIGNAL \U10|regA[26]~8_combout\ : std_logic;
SIGNAL \U10|regA[24]~10_combout\ : std_logic;
SIGNAL \U10|regA[23]~11_combout\ : std_logic;
SIGNAL \U10|regA[22]~12_combout\ : std_logic;
SIGNAL \U10|regA[20]~14_combout\ : std_logic;
SIGNAL \U10|regA[19]~15_combout\ : std_logic;
SIGNAL \U10|regA[18]~16_combout\ : std_logic;
SIGNAL \U10|regA[17]~17_combout\ : std_logic;
SIGNAL \U10|regA[5]~21_combout\ : std_logic;
SIGNAL \U10|regA[14]~22_combout\ : std_logic;
SIGNAL \U10|regA[12]~24_combout\ : std_logic;
SIGNAL \U10|regA[9]~27_combout\ : std_logic;
SIGNAL \U10|regA[7]~29_combout\ : std_logic;
SIGNAL \U10|regA[1]~30_combout\ : std_logic;
SIGNAL \U10|regA[31]~31_combout\ : std_logic;
SIGNAL \U13|m_out[2]~44_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~141_combout\ : std_logic;
SIGNAL \U16|a32~55_combout\ : std_logic;
SIGNAL \U16|a32~57_combout\ : std_logic;
SIGNAL \U16|a32~58_combout\ : std_logic;
SIGNAL \U16|a32~59_combout\ : std_logic;
SIGNAL \U16|Mux7~10_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \U6|pstate.ldreg_st~feeder_combout\ : std_logic;
SIGNAL \U6|pstate.ldreg_st~regout\ : std_logic;
SIGNAL \U16|Mux18~6_combout\ : std_logic;
SIGNAL \U6|Mux2~0_combout\ : std_logic;
SIGNAL \U6|nstate.rtype_ex_st~0_combout\ : std_logic;
SIGNAL \U6|pstate.rtype_ex_st~regout\ : std_logic;
SIGNAL \U6|WideNor0~0_combout\ : std_logic;
SIGNAL \U6|Selector3~0_combout\ : std_logic;
SIGNAL \U6|Selector3~1_combout\ : std_logic;
SIGNAL \U6|Selector3~2_combout\ : std_logic;
SIGNAL \U6|Selector3~3_combout\ : std_logic;
SIGNAL \U6|pstate.fetch_st~regout\ : std_logic;
SIGNAL \U6|pstate.decode_st~0_combout\ : std_logic;
SIGNAL \U6|pstate.decode_st~regout\ : std_logic;
SIGNAL \U14|m_out[2]~22_combout\ : std_logic;
SIGNAL \U2|m_out[7]~7_combout\ : std_logic;
SIGNAL \U4|sr_out~0_combout\ : std_logic;
SIGNAL \U4|sr_out[12]~1_combout\ : std_logic;
SIGNAL \U14|m_out[2]~51_combout\ : std_logic;
SIGNAL \U14|m_out[2]~52_combout\ : std_logic;
SIGNAL \U5|sr_out[5]~feeder_combout\ : std_logic;
SIGNAL \U7|m_out[5]~21_combout\ : std_logic;
SIGNAL \U7|m_out[6]~20_combout\ : std_logic;
SIGNAL \U7|m_out[7]~29_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \U5|sr_out[12]~feeder_combout\ : std_logic;
SIGNAL \U4|sr_out~2_combout\ : std_logic;
SIGNAL \U4|sr_out~26_combout\ : std_logic;
SIGNAL \U13|Equal1~0_combout\ : std_logic;
SIGNAL \U1|sr_out[23]~21_combout\ : std_logic;
SIGNAL \U7|m_out[8]~28_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \U4|sr_out~23_combout\ : std_logic;
SIGNAL \U1|sr_out[14]~12_combout\ : std_logic;
SIGNAL \U6|Mux4~1_combout\ : std_logic;
SIGNAL \U6|Mux4~0_combout\ : std_logic;
SIGNAL \U6|nstate.jump_ex_st~0_combout\ : std_logic;
SIGNAL \U6|pstate.jump_ex_st~regout\ : std_logic;
SIGNAL \U14|Equal2~0_combout\ : std_logic;
SIGNAL \U14|m_out[1]~50_combout\ : std_logic;
SIGNAL \U14|m_out[0]~3_combout\ : std_logic;
SIGNAL \U16|tmp[0]~1\ : std_logic;
SIGNAL \U16|tmp[1]~2_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \U12|sr_out[18]~feeder_combout\ : std_logic;
SIGNAL \U14|m_out[16]~4_combout\ : std_logic;
SIGNAL \U1|sr_out[18]~16_combout\ : std_logic;
SIGNAL \U13|Equal0~1_combout\ : std_logic;
SIGNAL \U13|Equal0~3_combout\ : std_logic;
SIGNAL \U13|m_out[18]~26_combout\ : std_logic;
SIGNAL \U16|a32~54_combout\ : std_logic;
SIGNAL \U16|Mux13~4_combout\ : std_logic;
SIGNAL \U14|m_out[18]~18_combout\ : std_logic;
SIGNAL \U14|m_out[17]~19_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \U7|m_out[19]~15_combout\ : std_logic;
SIGNAL \U7|m_out[20]~14_combout\ : std_logic;
SIGNAL \U5|sr_out[24]~feeder_combout\ : std_logic;
SIGNAL \U16|Mux24~8_combout\ : std_logic;
SIGNAL \U14|m_out[24]~12_combout\ : std_logic;
SIGNAL \U16|Mux7~2_combout\ : std_logic;
SIGNAL \U16|Mux2~0_combout\ : std_logic;
SIGNAL \U16|Mux3~0_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \U16|Mux29~2_combout\ : std_logic;
SIGNAL \U6|s_aluAin[1]~2_combout\ : std_logic;
SIGNAL \U13|Equal0~0_combout\ : std_logic;
SIGNAL \U13|m_out[1]~40_combout\ : std_logic;
SIGNAL \U13|m_out[4]~12_combout\ : std_logic;
SIGNAL \U13|m_out[4]~13_combout\ : std_logic;
SIGNAL \U14|m_out[26]~10_combout\ : std_logic;
SIGNAL \U16|Mux5~2_combout\ : std_logic;
SIGNAL \U14|m_out[12]~30_combout\ : std_logic;
SIGNAL \U14|m_out[12]~31_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \U14|m_out[13]~28_combout\ : std_logic;
SIGNAL \U14|m_out[1]~21_combout\ : std_logic;
SIGNAL \U14|m_out[13]~29_combout\ : std_logic;
SIGNAL \U4|sr_out~10_combout\ : std_logic;
SIGNAL \U14|m_out[11]~33_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \U16|Mux24~4_combout\ : std_logic;
SIGNAL \U13|m_out[0]~43_combout\ : std_logic;
SIGNAL \U10|regA[0]~0_combout\ : std_logic;
SIGNAL \U13|m_out[0]~6_combout\ : std_logic;
SIGNAL \U13|m_out[0]~7_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \U16|Mux24~5_combout\ : std_logic;
SIGNAL \U16|Mux5~3_combout\ : std_logic;
SIGNAL \U16|Mux5~4_combout\ : std_logic;
SIGNAL \U16|Mux24~7_combout\ : std_logic;
SIGNAL \U14|m_out[25]~11_combout\ : std_logic;
SIGNAL \U1|sr_out[24]~22_combout\ : std_logic;
SIGNAL \U13|m_out[24]~20_combout\ : std_logic;
SIGNAL \U14|m_out[22]~14_combout\ : std_logic;
SIGNAL \U16|a32~56_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \U14|m_out[15]~25_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \U14|m_out[5]~44_combout\ : std_logic;
SIGNAL \U4|sr_out~4_combout\ : std_logic;
SIGNAL \U14|m_out[5]~45_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \U14|m_out[6]~42_combout\ : std_logic;
SIGNAL \U14|m_out[6]~43_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \U16|Mux10~6_combout\ : std_logic;
SIGNAL \U16|Mux10~18_combout\ : std_logic;
SIGNAL \U16|Mux12~1_combout\ : std_logic;
SIGNAL \U16|Mux12~2_combout\ : std_logic;
SIGNAL \U16|Mux12~3_combout\ : std_logic;
SIGNAL \U16|Mux12~4_combout\ : std_logic;
SIGNAL \U16|Add1~37\ : std_logic;
SIGNAL \U16|Add1~38_combout\ : std_logic;
SIGNAL \U16|Mux10~7_combout\ : std_logic;
SIGNAL \U16|Mux12~5_combout\ : std_logic;
SIGNAL \U16|Mux12~6_combout\ : std_logic;
SIGNAL \U1|sr_out[17]~15_combout\ : std_logic;
SIGNAL \U13|m_out[17]~27_combout\ : std_logic;
SIGNAL \U7|m_out[27]~7_combout\ : std_logic;
SIGNAL \U5|sr_out[30]~feeder_combout\ : std_logic;
SIGNAL \U7|m_out[30]~4_combout\ : std_logic;
SIGNAL \U16|Mux1~8_combout\ : std_logic;
SIGNAL \U16|Mux0~11_combout\ : std_logic;
SIGNAL \U16|Mux24~2_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \U10|regB[31]~1_combout\ : std_logic;
SIGNAL \U14|m_out[31]~5_combout\ : std_logic;
SIGNAL \U16|Mux0~1_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \U10|regB[26]~6_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \U16|Mux0~3_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \U10|regB[30]~2_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \U10|regB[28]~4_combout\ : std_logic;
SIGNAL \U16|Mux0~0_combout\ : std_logic;
SIGNAL \U16|Mux0~4_combout\ : std_logic;
SIGNAL \U16|Mux0~5_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \U16|Mux0~6_combout\ : std_logic;
SIGNAL \U16|Mux0~7_combout\ : std_logic;
SIGNAL \U16|Mux0~8_combout\ : std_logic;
SIGNAL \U16|Mux0~9_combout\ : std_logic;
SIGNAL \U1|sr_out~35_combout\ : std_logic;
SIGNAL \U1|sr_out[29]~32_combout\ : std_logic;
SIGNAL \U13|m_out[31]~42_combout\ : std_logic;
SIGNAL \U14|m_out[30]~6_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \U10|regB[27]~5_combout\ : std_logic;
SIGNAL \U14|m_out[27]~9_combout\ : std_logic;
SIGNAL \U16|Mux4~2_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \U16|Mux4~4_combout\ : std_logic;
SIGNAL \U16|Mux4~5_combout\ : std_logic;
SIGNAL \U1|sr_out[26]~24_combout\ : std_logic;
SIGNAL \U13|m_out[26]~18_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \U10|regA[25]~9_combout\ : std_logic;
SIGNAL \U13|m_out[25]~19_combout\ : std_logic;
SIGNAL \U14|m_out[21]~15_combout\ : std_logic;
SIGNAL \U14|m_out[20]~16_combout\ : std_logic;
SIGNAL \U16|Add1~39\ : std_logic;
SIGNAL \U16|Add1~41\ : std_logic;
SIGNAL \U16|Add1~43\ : std_logic;
SIGNAL \U16|Add1~45\ : std_logic;
SIGNAL \U16|Add1~47\ : std_logic;
SIGNAL \U16|Add1~49\ : std_logic;
SIGNAL \U16|Add1~51\ : std_logic;
SIGNAL \U16|Add1~53\ : std_logic;
SIGNAL \U16|Add1~54_combout\ : std_logic;
SIGNAL \U16|Mux4~6_combout\ : std_logic;
SIGNAL \U16|tmp[26]~53\ : std_logic;
SIGNAL \U16|tmp[27]~54_combout\ : std_logic;
SIGNAL \U16|Mux4~10_combout\ : std_logic;
SIGNAL \U16|Mux4~7_combout\ : std_logic;
SIGNAL \U16|Mux4~8_combout\ : std_logic;
SIGNAL \U16|Mux4~9_combout\ : std_logic;
SIGNAL \U1|sr_out[27]~25_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \U10|regA[27]~7_combout\ : std_logic;
SIGNAL \U13|m_out[27]~17_combout\ : std_logic;
SIGNAL \U16|Add1~55\ : std_logic;
SIGNAL \U16|Add1~57\ : std_logic;
SIGNAL \U16|Add1~59\ : std_logic;
SIGNAL \U16|Add1~61\ : std_logic;
SIGNAL \U16|Add1~62_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \U10|regA[30]~4_combout\ : std_logic;
SIGNAL \U13|m_out[30]~14_combout\ : std_logic;
SIGNAL \U16|tmp[27]~55\ : std_logic;
SIGNAL \U16|tmp[28]~57\ : std_logic;
SIGNAL \U16|tmp[29]~59\ : std_logic;
SIGNAL \U16|tmp[30]~61\ : std_logic;
SIGNAL \U16|tmp[31]~62_combout\ : std_logic;
SIGNAL \U16|Mux0~10_combout\ : std_logic;
SIGNAL \U16|Mux0~12_combout\ : std_logic;
SIGNAL \U7|m_out[31]~31_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \U10|regB[29]~3_combout\ : std_logic;
SIGNAL \U14|m_out[29]~7_combout\ : std_logic;
SIGNAL \U16|tmp[29]~58_combout\ : std_logic;
SIGNAL \U1|sr_out~33_combout\ : std_logic;
SIGNAL \U13|m_out[29]~15_combout\ : std_logic;
SIGNAL \U16|Mux2~3_combout\ : std_logic;
SIGNAL \U16|Mux2~4_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \U16|Mux2~5_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \U16|Mux2~6_combout\ : std_logic;
SIGNAL \U16|Mux2~7_combout\ : std_logic;
SIGNAL \U16|Mux2~2_combout\ : std_logic;
SIGNAL \U16|a32~61_combout\ : std_logic;
SIGNAL \U16|Mux2~8_combout\ : std_logic;
SIGNAL \U16|Add1~58_combout\ : std_logic;
SIGNAL \U16|Mux2~9_combout\ : std_logic;
SIGNAL \U16|Mux2~10_combout\ : std_logic;
SIGNAL \U16|Mux2~11_combout\ : std_logic;
SIGNAL \U16|Mux2~12_combout\ : std_logic;
SIGNAL \U7|m_out[29]~5_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \U10|regA[16]~18_combout\ : std_logic;
SIGNAL \U13|m_out[16]~28_combout\ : std_logic;
SIGNAL \U12|sr_out[9]~feeder_combout\ : std_logic;
SIGNAL \U14|m_out[9]~36_combout\ : std_logic;
SIGNAL \U4|sr_out~8_combout\ : std_logic;
SIGNAL \U14|m_out[9]~37_combout\ : std_logic;
SIGNAL \U1|sr_out[7]~5_combout\ : std_logic;
SIGNAL \U13|m_out[7]~39_combout\ : std_logic;
SIGNAL \U16|tmp[1]~3\ : std_logic;
SIGNAL \U16|tmp[2]~5\ : std_logic;
SIGNAL \U16|tmp[3]~7\ : std_logic;
SIGNAL \U16|tmp[4]~9\ : std_logic;
SIGNAL \U16|tmp[5]~11\ : std_logic;
SIGNAL \U16|tmp[6]~13\ : std_logic;
SIGNAL \U16|tmp[7]~15\ : std_logic;
SIGNAL \U16|tmp[8]~17\ : std_logic;
SIGNAL \U16|tmp[9]~19\ : std_logic;
SIGNAL \U16|tmp[10]~21\ : std_logic;
SIGNAL \U16|tmp[11]~23\ : std_logic;
SIGNAL \U16|tmp[12]~25\ : std_logic;
SIGNAL \U16|tmp[13]~27\ : std_logic;
SIGNAL \U16|tmp[14]~29\ : std_logic;
SIGNAL \U16|tmp[15]~31\ : std_logic;
SIGNAL \U16|tmp[16]~33\ : std_logic;
SIGNAL \U16|tmp[17]~35\ : std_logic;
SIGNAL \U16|tmp[18]~37\ : std_logic;
SIGNAL \U16|tmp[19]~38_combout\ : std_logic;
SIGNAL \U16|Mux12~0_combout\ : std_logic;
SIGNAL \U16|Mux12~7_combout\ : std_logic;
SIGNAL \U16|Mux12~8_combout\ : std_logic;
SIGNAL \U1|sr_out[19]~17_combout\ : std_logic;
SIGNAL \U13|m_out[19]~25_combout\ : std_logic;
SIGNAL \U16|tmp[19]~39\ : std_logic;
SIGNAL \U16|tmp[20]~40_combout\ : std_logic;
SIGNAL \U16|Mux11~0_combout\ : std_logic;
SIGNAL \U16|Mux11~4_combout\ : std_logic;
SIGNAL \U16|Add1~40_combout\ : std_logic;
SIGNAL \U16|Mux11~5_combout\ : std_logic;
SIGNAL \U16|Mux10~17_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \U16|a32~48_combout\ : std_logic;
SIGNAL \U16|Mux11~1_combout\ : std_logic;
SIGNAL \U16|Mux11~2_combout\ : std_logic;
SIGNAL \U16|Mux11~3_combout\ : std_logic;
SIGNAL \U16|Mux11~6_combout\ : std_logic;
SIGNAL \U16|Mux11~7_combout\ : std_logic;
SIGNAL \U16|Mux11~8_combout\ : std_logic;
SIGNAL \U1|sr_out[20]~18_combout\ : std_logic;
SIGNAL \U13|m_out[20]~24_combout\ : std_logic;
SIGNAL \U16|tmp[20]~41\ : std_logic;
SIGNAL \U16|tmp[21]~43\ : std_logic;
SIGNAL \U16|tmp[22]~45\ : std_logic;
SIGNAL \U16|tmp[23]~47\ : std_logic;
SIGNAL \U16|tmp[24]~49\ : std_logic;
SIGNAL \U16|tmp[25]~51\ : std_logic;
SIGNAL \U16|tmp[26]~52_combout\ : std_logic;
SIGNAL \U16|Mux5~10_combout\ : std_logic;
SIGNAL \U16|Mux5~5_combout\ : std_logic;
SIGNAL \U16|Add1~52_combout\ : std_logic;
SIGNAL \U16|Mux5~6_combout\ : std_logic;
SIGNAL \U16|Mux5~7_combout\ : std_logic;
SIGNAL \U16|Mux5~8_combout\ : std_logic;
SIGNAL \U16|Mux5~9_combout\ : std_logic;
SIGNAL \U7|m_out[26]~8_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \U10|regB[25]~7_combout\ : std_logic;
SIGNAL \U16|Mux6~3_combout\ : std_logic;
SIGNAL \U16|Mux6~4_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \U16|Mux6~5_combout\ : std_logic;
SIGNAL \U16|Mux6~6_combout\ : std_logic;
SIGNAL \U16|Add1~50_combout\ : std_logic;
SIGNAL \U16|Mux6~7_combout\ : std_logic;
SIGNAL \U16|tmp[25]~50_combout\ : std_logic;
SIGNAL \U16|Mux6~11_combout\ : std_logic;
SIGNAL \U16|Mux6~8_combout\ : std_logic;
SIGNAL \U16|Mux6~9_combout\ : std_logic;
SIGNAL \U16|Mux6~10_combout\ : std_logic;
SIGNAL \U7|m_out[25]~9_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \U10|regA[6]~20_combout\ : std_logic;
SIGNAL \U13|m_out[6]~30_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \U10|regA[8]~28_combout\ : std_logic;
SIGNAL \U13|m_out[8]~38_combout\ : std_logic;
SIGNAL \U16|a32~30_combout\ : std_logic;
SIGNAL \U16|Mux18~11_combout\ : std_logic;
SIGNAL \U16|Mux18~8_combout\ : std_logic;
SIGNAL \U16|Mux18~9_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~25_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~54_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~55_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~51_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~52_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~53_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~136_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~56_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~137_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~19_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \U10|regA[2]~2_combout\ : std_logic;
SIGNAL \U13|m_out[2]~10_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~20_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~45_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~46_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~47_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~131_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~132_combout\ : std_logic;
SIGNAL \U14|m_out[3]~48_combout\ : std_logic;
SIGNAL \U14|m_out[3]~49_combout\ : std_logic;
SIGNAL \U16|Add1~1\ : std_logic;
SIGNAL \U16|Add1~3\ : std_logic;
SIGNAL \U16|Add1~5\ : std_logic;
SIGNAL \U16|Add1~7\ : std_logic;
SIGNAL \U16|Add1~9\ : std_logic;
SIGNAL \U16|Add1~11\ : std_logic;
SIGNAL \U16|Add1~13\ : std_logic;
SIGNAL \U16|Add1~15\ : std_logic;
SIGNAL \U16|Add1~17\ : std_logic;
SIGNAL \U16|Add1~18_combout\ : std_logic;
SIGNAL \U16|Mux18~7_combout\ : std_logic;
SIGNAL \U16|Mux22~1_combout\ : std_logic;
SIGNAL \U16|Mux18~20_combout\ : std_logic;
SIGNAL \U16|Mux22~2_combout\ : std_logic;
SIGNAL \U16|Mux22~3_combout\ : std_logic;
SIGNAL \U16|Mux22~4_combout\ : std_logic;
SIGNAL \U16|Mux22~5_combout\ : std_logic;
SIGNAL \U16|tmp[9]~18_combout\ : std_logic;
SIGNAL \U16|Mux22~0_combout\ : std_logic;
SIGNAL \U16|Mux22~6_combout\ : std_logic;
SIGNAL \U16|Mux22~7_combout\ : std_logic;
SIGNAL \U1|sr_out[9]~7_combout\ : std_logic;
SIGNAL \U13|m_out[9]~37_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \U16|Mux30~10_combout\ : std_logic;
SIGNAL \U16|Mux30~5_combout\ : std_logic;
SIGNAL \U16|Mux30~6_combout\ : std_logic;
SIGNAL \U16|Add1~2_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~33_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~61_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~30_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~58_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~59_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~62_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~64_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~63_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~65_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~67_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~66_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~68_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~69_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~50_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~57_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~70_combout\ : std_logic;
SIGNAL \U16|Mux30~3_combout\ : std_logic;
SIGNAL \U16|Mux30~4_combout\ : std_logic;
SIGNAL \U16|Mux30~7_combout\ : std_logic;
SIGNAL \U16|Mux30~8_combout\ : std_logic;
SIGNAL \U16|Mux30~9_combout\ : std_logic;
SIGNAL \U1|sr_out~30_combout\ : std_logic;
SIGNAL \U13|m_out[1]~45_combout\ : std_logic;
SIGNAL \U13|m_out[1]~41_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \U16|Mux3~4_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \U16|Mux3~3_combout\ : std_logic;
SIGNAL \U16|Mux3~5_combout\ : std_logic;
SIGNAL \U16|Mux2~1_combout\ : std_logic;
SIGNAL \U16|a32~60_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~12_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~13_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~107_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~139_combout\ : std_logic;
SIGNAL \U16|Add1~56_combout\ : std_logic;
SIGNAL \U16|Mux3~7_combout\ : std_logic;
SIGNAL \U16|Mux3~8_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \U16|Mux3~9_combout\ : std_logic;
SIGNAL \U16|Mux3~10_combout\ : std_logic;
SIGNAL \U7|m_out[28]~6_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \U10|regA[28]~6_combout\ : std_logic;
SIGNAL \U11|sr_out[28]~feeder_combout\ : std_logic;
SIGNAL \U13|m_out[28]~16_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \U16|tmp[22]~44_combout\ : std_logic;
SIGNAL \U16|Mux9~0_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~80_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~119_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~88_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~89_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~120_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~121_combout\ : std_logic;
SIGNAL \U16|Add1~44_combout\ : std_logic;
SIGNAL \U16|Mux9~5_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \U16|a32~50_combout\ : std_logic;
SIGNAL \U16|Mux9~1_combout\ : std_logic;
SIGNAL \U16|Mux9~2_combout\ : std_logic;
SIGNAL \U16|Mux9~3_combout\ : std_logic;
SIGNAL \U16|Mux9~6_combout\ : std_logic;
SIGNAL \U16|Mux9~7_combout\ : std_logic;
SIGNAL \U16|Mux9~8_combout\ : std_logic;
SIGNAL \U1|sr_out[22]~20_combout\ : std_logic;
SIGNAL \U13|m_out[22]~22_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \U16|Mux6~2_combout\ : std_logic;
SIGNAL \U16|Mux7~3_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \U16|Mux7~4_combout\ : std_logic;
SIGNAL \U16|Mux24~6_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~17_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~15_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~16_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~18_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~14_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~129_combout\ : std_logic;
SIGNAL \U16|Add1~48_combout\ : std_logic;
SIGNAL \U16|Mux7~6_combout\ : std_logic;
SIGNAL \U16|Mux7~7_combout\ : std_logic;
SIGNAL \U16|Mux7~8_combout\ : std_logic;
SIGNAL \U16|Mux7~9_combout\ : std_logic;
SIGNAL \U7|m_out[24]~10_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \U10|regB[15]~17_combout\ : std_logic;
SIGNAL \U4|sr_out~15_combout\ : std_logic;
SIGNAL \U14|m_out[14]~26_combout\ : std_logic;
SIGNAL \U14|m_out[14]~27_combout\ : std_logic;
SIGNAL \U1|sr_out[12]~10_combout\ : std_logic;
SIGNAL \U13|m_out[12]~34_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \U10|regA[10]~26_combout\ : std_logic;
SIGNAL \U13|m_out[10]~36_combout\ : std_logic;
SIGNAL \U16|Add1~19\ : std_logic;
SIGNAL \U16|Add1~21\ : std_logic;
SIGNAL \U16|Add1~23\ : std_logic;
SIGNAL \U16|Add1~25\ : std_logic;
SIGNAL \U16|Add1~27\ : std_logic;
SIGNAL \U16|Add1~29\ : std_logic;
SIGNAL \U16|Add1~31\ : std_logic;
SIGNAL \U16|Add1~33\ : std_logic;
SIGNAL \U16|Add1~35\ : std_logic;
SIGNAL \U16|Add1~36_combout\ : std_logic;
SIGNAL \U16|Mux13~5_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \U16|a32~46_combout\ : std_logic;
SIGNAL \U16|Mux13~1_combout\ : std_logic;
SIGNAL \U16|Mux13~2_combout\ : std_logic;
SIGNAL \U16|Mux13~3_combout\ : std_logic;
SIGNAL \U16|Mux13~6_combout\ : std_logic;
SIGNAL \U16|tmp[18]~36_combout\ : std_logic;
SIGNAL \U16|Mux13~0_combout\ : std_logic;
SIGNAL \U16|Mux13~7_combout\ : std_logic;
SIGNAL \U16|Mux13~8_combout\ : std_logic;
SIGNAL \U7|m_out[18]~16_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \U10|regB[17]~15_combout\ : std_logic;
SIGNAL \U16|a32~52_combout\ : std_logic;
SIGNAL \U16|Mux14~4_combout\ : std_logic;
SIGNAL \U16|Add1~34_combout\ : std_logic;
SIGNAL \U16|Mux14~5_combout\ : std_logic;
SIGNAL \U16|a32~53_combout\ : std_logic;
SIGNAL \U16|Mux14~1_combout\ : std_logic;
SIGNAL \U16|Mux14~2_combout\ : std_logic;
SIGNAL \U16|Mux14~3_combout\ : std_logic;
SIGNAL \U16|Mux14~6_combout\ : std_logic;
SIGNAL \U16|Mux14~7_combout\ : std_logic;
SIGNAL \U16|Mux14~8_combout\ : std_logic;
SIGNAL \U7|m_out[17]~17_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \U10|regB[16]~16_combout\ : std_logic;
SIGNAL \U14|m_out[16]~20_combout\ : std_logic;
SIGNAL \U14|m_out[16]~23_combout\ : std_logic;
SIGNAL \U16|a32~44_combout\ : std_logic;
SIGNAL \U16|tmp[16]~32_combout\ : std_logic;
SIGNAL \U16|Mux15~0_combout\ : std_logic;
SIGNAL \U16|Mux15~4_combout\ : std_logic;
SIGNAL \U16|Add1~32_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~26_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~27_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~23_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~22_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~24_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~28_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~21_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~29_combout\ : std_logic;
SIGNAL \U16|Mux15~5_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \U16|Mux15~1_combout\ : std_logic;
SIGNAL \U16|Mux15~2_combout\ : std_logic;
SIGNAL \U16|Mux15~3_combout\ : std_logic;
SIGNAL \U16|Mux15~6_combout\ : std_logic;
SIGNAL \U16|Mux15~7_combout\ : std_logic;
SIGNAL \U16|Mux15~8_combout\ : std_logic;
SIGNAL \U7|m_out[16]~18_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \U10|regA[15]~19_combout\ : std_logic;
SIGNAL \U13|m_out[15]~29_combout\ : std_logic;
SIGNAL \U16|tmp[15]~30_combout\ : std_logic;
SIGNAL \U16|Mux16~0_combout\ : std_logic;
SIGNAL \U16|a32~43_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~124_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~101_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~102_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~125_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~126_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~86_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~122_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~93_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~94_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~95_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~123_combout\ : std_logic;
SIGNAL \U16|Mux18~21_combout\ : std_logic;
SIGNAL \U16|Add1~30_combout\ : std_logic;
SIGNAL \U16|Mux16~1_combout\ : std_logic;
SIGNAL \U16|Mux16~2_combout\ : std_logic;
SIGNAL \U16|Mux16~3_combout\ : std_logic;
SIGNAL \U16|Mux18~10_combout\ : std_logic;
SIGNAL \U16|Mux16~4_combout\ : std_logic;
SIGNAL \U16|Mux16~5_combout\ : std_logic;
SIGNAL \U16|Mux16~6_combout\ : std_logic;
SIGNAL \U16|Mux16~7_combout\ : std_logic;
SIGNAL \U7|m_out[15]~19_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \U10|regA[3]~1_combout\ : std_logic;
SIGNAL \U13|m_out[3]~8_combout\ : std_logic;
SIGNAL \U13|m_out[3]~9_combout\ : std_logic;
SIGNAL \U16|tmp[3]~6_combout\ : std_logic;
SIGNAL \U16|tmp[4]~8_combout\ : std_logic;
SIGNAL \habilita_pc~2_combout\ : std_logic;
SIGNAL \habilita_pc~1_combout\ : std_logic;
SIGNAL \habilita_pc~3_combout\ : std_logic;
SIGNAL \U16|tmp[24]~48_combout\ : std_logic;
SIGNAL \habilita_pc~9_combout\ : std_logic;
SIGNAL \habilita_pc~7_combout\ : std_logic;
SIGNAL \U16|tmp[13]~26_combout\ : std_logic;
SIGNAL \habilita_pc~6_combout\ : std_logic;
SIGNAL \U16|tmp[12]~24_combout\ : std_logic;
SIGNAL \habilita_pc~5_combout\ : std_logic;
SIGNAL \habilita_pc~8_combout\ : std_logic;
SIGNAL \U16|tmp[30]~60_combout\ : std_logic;
SIGNAL \habilita_pc~11_combout\ : std_logic;
SIGNAL \habilita_pc~12_combout\ : std_logic;
SIGNAL \U1|sr_out[1]~28_combout\ : std_logic;
SIGNAL \U1|sr_out[1]~29_combout\ : std_logic;
SIGNAL \U13|m_out[14]~32_combout\ : std_logic;
SIGNAL \U16|tmp[14]~28_combout\ : std_logic;
SIGNAL \U16|Mux17~0_combout\ : std_logic;
SIGNAL \U16|a32~40_combout\ : std_logic;
SIGNAL \U16|a32~41_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~74_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~75_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~117_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~118_combout\ : std_logic;
SIGNAL \U16|Add1~28_combout\ : std_logic;
SIGNAL \U16|Mux17~1_combout\ : std_logic;
SIGNAL \U16|Mux17~2_combout\ : std_logic;
SIGNAL \U16|Mux17~3_combout\ : std_logic;
SIGNAL \U16|Mux17~4_combout\ : std_logic;
SIGNAL \U16|Mux17~5_combout\ : std_logic;
SIGNAL \U16|Mux17~6_combout\ : std_logic;
SIGNAL \U16|Mux17~7_combout\ : std_logic;
SIGNAL \U7|m_out[14]~22_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \U10|regA[11]~25_combout\ : std_logic;
SIGNAL \U13|m_out[11]~35_combout\ : std_logic;
SIGNAL \U16|tmp[11]~22_combout\ : std_logic;
SIGNAL \U16|Mux20~0_combout\ : std_logic;
SIGNAL \U16|a32~35_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~82_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~104_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~134_combout\ : std_logic;
SIGNAL \U16|Mux20~1_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~76_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~31_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~96_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~97_combout\ : std_logic;
SIGNAL \U16|Mux20~2_combout\ : std_logic;
SIGNAL \U16|Mux20~3_combout\ : std_logic;
SIGNAL \U16|Mux20~4_combout\ : std_logic;
SIGNAL \U16|Mux20~5_combout\ : std_logic;
SIGNAL \U16|Mux20~6_combout\ : std_logic;
SIGNAL \U16|Mux20~7_combout\ : std_logic;
SIGNAL \U7|m_out[11]~25_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \U10|regB[14]~18_combout\ : std_logic;
SIGNAL \U5|sr_out[9]~feeder_combout\ : std_logic;
SIGNAL \U7|m_out[9]~27_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \U10|regB[24]~8_combout\ : std_logic;
SIGNAL \U4|sr_out~22_combout\ : std_logic;
SIGNAL \U13|m_out[23]~21_combout\ : std_logic;
SIGNAL \U16|tmp[23]~46_combout\ : std_logic;
SIGNAL \U16|Mux8~0_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \U16|Mux8~1_combout\ : std_logic;
SIGNAL \U16|Mux8~2_combout\ : std_logic;
SIGNAL \U16|Mux8~3_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~127_combout\ : std_logic;
SIGNAL \U16|Add1~46_combout\ : std_logic;
SIGNAL \U16|Mux8~5_combout\ : std_logic;
SIGNAL \U16|Mux8~6_combout\ : std_logic;
SIGNAL \U16|Mux8~7_combout\ : std_logic;
SIGNAL \U16|Mux8~8_combout\ : std_logic;
SIGNAL \U7|m_out[23]~11_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \U10|regB[23]~9_combout\ : std_logic;
SIGNAL \U5|sr_out[22]~feeder_combout\ : std_logic;
SIGNAL \U7|m_out[22]~12_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \U10|regB[22]~10_combout\ : std_logic;
SIGNAL \U4|sr_out~25_combout\ : std_logic;
SIGNAL \U10|breg32~39_combout\ : std_logic;
SIGNAL \U10|breg32~38_combout\ : std_logic;
SIGNAL \U10|breg32~41_combout\ : std_logic;
SIGNAL \U10|regA[21]~13_combout\ : std_logic;
SIGNAL \U1|sr_out[21]~19_combout\ : std_logic;
SIGNAL \U13|m_out[21]~23_combout\ : std_logic;
SIGNAL \U16|tmp[21]~42_combout\ : std_logic;
SIGNAL \U16|Mux10~8_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~114_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~115_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~48_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~138_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~49_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~116_combout\ : std_logic;
SIGNAL \U16|Add1~42_combout\ : std_logic;
SIGNAL \U16|Mux10~13_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \U16|Mux10~9_combout\ : std_logic;
SIGNAL \U16|Mux10~10_combout\ : std_logic;
SIGNAL \U16|Mux10~11_combout\ : std_logic;
SIGNAL \U16|Mux10~14_combout\ : std_logic;
SIGNAL \U16|Mux10~15_combout\ : std_logic;
SIGNAL \U16|Mux10~16_combout\ : std_logic;
SIGNAL \U7|m_out[21]~13_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \U10|regB[21]~11_combout\ : std_logic;
SIGNAL \U4|sr_out~24_combout\ : std_logic;
SIGNAL \U10|Equal0~0_combout\ : std_logic;
SIGNAL \U10|Equal0~1_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \U10|regA[13]~23_combout\ : std_logic;
SIGNAL \U13|m_out[13]~33_combout\ : std_logic;
SIGNAL \U16|a32~38_combout\ : std_logic;
SIGNAL \U16|Mux18~12_combout\ : std_logic;
SIGNAL \U16|a32~39_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~140_combout\ : std_logic;
SIGNAL \U16|Add1~26_combout\ : std_logic;
SIGNAL \U16|Mux18~13_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~112_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~113_combout\ : std_logic;
SIGNAL \U16|Mux18~14_combout\ : std_logic;
SIGNAL \U16|Mux18~15_combout\ : std_logic;
SIGNAL \U16|Mux18~16_combout\ : std_logic;
SIGNAL \U16|Mux18~17_combout\ : std_logic;
SIGNAL \U16|Mux18~18_combout\ : std_logic;
SIGNAL \U16|Mux18~19_combout\ : std_logic;
SIGNAL \U7|m_out[13]~23_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \U10|regB[13]~19_combout\ : std_logic;
SIGNAL \U4|sr_out~5_combout\ : std_logic;
SIGNAL \U15|alu_ctr~5_combout\ : std_logic;
SIGNAL \U15|alu_ctr~6_combout\ : std_logic;
SIGNAL \U15|alu_ctr~33_combout\ : std_logic;
SIGNAL \U15|alu_ctr[0]~10_combout\ : std_logic;
SIGNAL \U15|alu_ctr[0]~21_combout\ : std_logic;
SIGNAL \U16|a32~36_combout\ : std_logic;
SIGNAL \U16|Mux19~0_combout\ : std_logic;
SIGNAL \U16|a32~37_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~32_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~106_combout\ : std_logic;
SIGNAL \U16|Add1~24_combout\ : std_logic;
SIGNAL \U16|Mux19~1_combout\ : std_logic;
SIGNAL \U16|Mux19~2_combout\ : std_logic;
SIGNAL \U16|Mux19~3_combout\ : std_logic;
SIGNAL \U16|Mux19~4_combout\ : std_logic;
SIGNAL \U16|Mux19~5_combout\ : std_logic;
SIGNAL \U16|Mux19~6_combout\ : std_logic;
SIGNAL \U16|Mux19~7_combout\ : std_logic;
SIGNAL \U7|m_out[12]~24_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \U10|regB[12]~20_combout\ : std_logic;
SIGNAL \U4|sr_out~3_combout\ : std_logic;
SIGNAL \U14|m_out[4]~46_combout\ : std_logic;
SIGNAL \U14|m_out[4]~47_combout\ : std_logic;
SIGNAL \U16|Mux27~1_combout\ : std_logic;
SIGNAL \U16|Mux24~3_combout\ : std_logic;
SIGNAL \U16|a32~24_combout\ : std_logic;
SIGNAL \U16|Mux27~4_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~40_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~41_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~42_combout\ : std_logic;
SIGNAL \U16|Mux27~2_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~108_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~109_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~110_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~111_combout\ : std_logic;
SIGNAL \U16|Mux27~3_combout\ : std_logic;
SIGNAL \U16|Mux24~19_combout\ : std_logic;
SIGNAL \U16|Mux27~5_combout\ : std_logic;
SIGNAL \U16|Mux27~7_combout\ : std_logic;
SIGNAL \U16|Mux27~8_combout\ : std_logic;
SIGNAL \U16|Mux27~9_combout\ : std_logic;
SIGNAL \U7|m_out[4]~3_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \U10|regB[11]~21_combout\ : std_logic;
SIGNAL \U4|sr_out~11_combout\ : std_logic;
SIGNAL \U14|m_out[10]~34_combout\ : std_logic;
SIGNAL \U14|m_out[10]~35_combout\ : std_logic;
SIGNAL \U16|tmp[10]~20_combout\ : std_logic;
SIGNAL \U16|Mux21~0_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~60_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~77_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~78_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~79_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~81_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~133_combout\ : std_logic;
SIGNAL \U16|Mux21~1_combout\ : std_logic;
SIGNAL \U16|Mux21~2_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \U16|Mux21~3_combout\ : std_logic;
SIGNAL \U16|Mux21~4_combout\ : std_logic;
SIGNAL \U16|Mux21~5_combout\ : std_logic;
SIGNAL \U16|Mux21~6_combout\ : std_logic;
SIGNAL \U16|Mux21~7_combout\ : std_logic;
SIGNAL \U7|m_out[10]~26_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \U10|regB[10]~22_combout\ : std_logic;
SIGNAL \U7|m_out[1]~30_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \U10|regB[20]~12_combout\ : std_logic;
SIGNAL \U4|sr_out~19_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \U10|regB[9]~23_combout\ : std_logic;
SIGNAL \U4|sr_out~18_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \U10|regB[8]~24_combout\ : std_logic;
SIGNAL \U4|sr_out~17_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \U10|regB[19]~13_combout\ : std_logic;
SIGNAL \U4|sr_out~20_combout\ : std_logic;
SIGNAL \U6|pstate.writereg_st~regout\ : std_logic;
SIGNAL \U8|m_out[3]~3_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \U10|regB[7]~25_combout\ : std_logic;
SIGNAL \U4|sr_out~14_combout\ : std_logic;
SIGNAL \U8|m_out[2]~2_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \U10|regB[6]~26_combout\ : std_logic;
SIGNAL \U4|sr_out~13_combout\ : std_logic;
SIGNAL \U8|m_out[1]~1_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \U10|regB[5]~27_combout\ : std_logic;
SIGNAL \U4|sr_out~12_combout\ : std_logic;
SIGNAL \U8|m_out[0]~0_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \U10|regB[4]~28_combout\ : std_logic;
SIGNAL \U5|sr_out[3]~feeder_combout\ : std_logic;
SIGNAL \U7|m_out[3]~1_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \U10|regB[3]~29_combout\ : std_logic;
SIGNAL \U4|sr_out~9_combout\ : std_logic;
SIGNAL \U13|m_out[2]~11_combout\ : std_logic;
SIGNAL \U16|tmp[2]~4_combout\ : std_logic;
SIGNAL \U16|Mux29~12_combout\ : std_logic;
SIGNAL \U16|Mux29~0_combout\ : std_logic;
SIGNAL \U16|a32~20_combout\ : std_logic;
SIGNAL \U16|Mux29~9_combout\ : std_logic;
SIGNAL \U16|Mux29~5_combout\ : std_logic;
SIGNAL \U16|Mux29~7_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~38_combout\ : std_logic;
SIGNAL \U16|Mux29~3_combout\ : std_logic;
SIGNAL \U16|Mux29~4_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~87_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~90_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~83_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~84_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~85_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~91_combout\ : std_logic;
SIGNAL \U16|Mux29~6_combout\ : std_logic;
SIGNAL \U16|Mux29~8_combout\ : std_logic;
SIGNAL \U16|Mux29~10_combout\ : std_logic;
SIGNAL \U16|Mux29~11_combout\ : std_logic;
SIGNAL \U16|Mux29~15_combout\ : std_logic;
SIGNAL \U7|m_out[2]~2_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \U10|regB[2]~30_combout\ : std_logic;
SIGNAL \U4|sr_out~16_combout\ : std_logic;
SIGNAL \U8|m_out[4]~4_combout\ : std_logic;
SIGNAL \U6|Mux8~0_combout\ : std_logic;
SIGNAL \U6|nstate.arith_imm_st~0_combout\ : std_logic;
SIGNAL \U6|pstate.arith_imm_st~regout\ : std_logic;
SIGNAL \U6|WideOr2~0_combout\ : std_logic;
SIGNAL \U10|breg32~44_combout\ : std_logic;
SIGNAL \U10|breg32~42_combout\ : std_logic;
SIGNAL \U10|breg32~45_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \U10|regB[1]~31_combout\ : std_logic;
SIGNAL \U4|sr_out~7_combout\ : std_logic;
SIGNAL \U14|m_out[8]~39_combout\ : std_logic;
SIGNAL \U16|a32~29_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~34_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~35_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~128_combout\ : std_logic;
SIGNAL \U16|Add1~16_combout\ : std_logic;
SIGNAL \U16|Mux23~1_combout\ : std_logic;
SIGNAL \U16|Mux23~2_combout\ : std_logic;
SIGNAL \U16|Mux23~3_combout\ : std_logic;
SIGNAL \U16|Mux23~4_combout\ : std_logic;
SIGNAL \U16|Mux23~5_combout\ : std_logic;
SIGNAL \U16|tmp[8]~16_combout\ : std_logic;
SIGNAL \U16|Mux23~0_combout\ : std_logic;
SIGNAL \U16|Mux23~6_combout\ : std_logic;
SIGNAL \U16|Mux23~7_combout\ : std_logic;
SIGNAL \U2|m_out[6]~6_combout\ : std_logic;
SIGNAL \U5|sr_out[0]~feeder_combout\ : std_logic;
SIGNAL \U7|m_out[0]~0_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \U10|regB[0]~0_combout\ : std_logic;
SIGNAL \U4|sr_out~6_combout\ : std_logic;
SIGNAL \U14|m_out[7]~40_combout\ : std_logic;
SIGNAL \U14|m_out[7]~41_combout\ : std_logic;
SIGNAL \U16|Mux24~9_combout\ : std_logic;
SIGNAL \U16|a32~27_combout\ : std_logic;
SIGNAL \U16|Add1~14_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~72_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~92_combout\ : std_logic;
SIGNAL \U16|Mux24~10_combout\ : std_logic;
SIGNAL \U16|Mux24~11_combout\ : std_logic;
SIGNAL \U16|Mux24~13_combout\ : std_logic;
SIGNAL \U16|Mux24~15_combout\ : std_logic;
SIGNAL \U16|Mux24~16_combout\ : std_logic;
SIGNAL \U16|Mux24~17_combout\ : std_logic;
SIGNAL \U2|m_out[5]~5_combout\ : std_logic;
SIGNAL \U4|sr_out~28_combout\ : std_logic;
SIGNAL \U6|Mux5~0_combout\ : std_logic;
SIGNAL \U6|Mux5~1_combout\ : std_logic;
SIGNAL \U6|nstate.c_mem_add_st~0_combout\ : std_logic;
SIGNAL \U6|pstate.c_mem_add_st~regout\ : std_logic;
SIGNAL \U6|Selector2~0_combout\ : std_logic;
SIGNAL \U6|op_alu[2]~0_combout\ : std_logic;
SIGNAL \U15|Equal15~0_combout\ : std_logic;
SIGNAL \U15|alu_ctr[1]~25_combout\ : std_logic;
SIGNAL \U15|alu_ctr[2]~26_combout\ : std_logic;
SIGNAL \U15|alu_ctr[2]~23_combout\ : std_logic;
SIGNAL \U15|alu_ctr[2]~27_combout\ : std_logic;
SIGNAL \U15|alu_ctr[2]~28_combout\ : std_logic;
SIGNAL \U16|Mux27~0_combout\ : std_logic;
SIGNAL \U16|a32~26_combout\ : std_logic;
SIGNAL \U16|Mux25~3_combout\ : std_logic;
SIGNAL \U16|Mux25~2_combout\ : std_logic;
SIGNAL \U16|Mux25~4_combout\ : std_logic;
SIGNAL \U16|Mux25~6_combout\ : std_logic;
SIGNAL \U16|Mux25~7_combout\ : std_logic;
SIGNAL \U16|Mux25~8_combout\ : std_logic;
SIGNAL \U1|sr_out[6]~4_combout\ : std_logic;
SIGNAL \U2|m_out[4]~4_combout\ : std_logic;
SIGNAL \U4|sr_out~31_combout\ : std_logic;
SIGNAL \U6|nstate.branch_ex_st~0_combout\ : std_logic;
SIGNAL \U6|pstate.branch_ex_st~regout\ : std_logic;
SIGNAL \U13|m_out[5]~31_combout\ : std_logic;
SIGNAL \U16|a32~25_combout\ : std_logic;
SIGNAL \U16|tmp[5]~10_combout\ : std_logic;
SIGNAL \U16|Mux26~5_combout\ : std_logic;
SIGNAL \U16|Add1~10_combout\ : std_logic;
SIGNAL \U16|Mux26~3_combout\ : std_logic;
SIGNAL \U16|Mux26~1_combout\ : std_logic;
SIGNAL \U16|Mux26~2_combout\ : std_logic;
SIGNAL \U16|Mux26~4_combout\ : std_logic;
SIGNAL \U16|Mux26~6_combout\ : std_logic;
SIGNAL \U16|Mux26~7_combout\ : std_logic;
SIGNAL \U16|Mux26~8_combout\ : std_logic;
SIGNAL \U1|sr_out[5]~3_combout\ : std_logic;
SIGNAL \U2|m_out[3]~3_combout\ : std_logic;
SIGNAL \U4|sr_out~30_combout\ : std_logic;
SIGNAL \U6|nstate.readmem_st~1_combout\ : std_logic;
SIGNAL \U6|pstate.readmem_st~regout\ : std_logic;
SIGNAL \U2|m_out[2]~2_combout\ : std_logic;
SIGNAL \U4|sr_out~27_combout\ : std_logic;
SIGNAL \U6|Selector2~1_combout\ : std_logic;
SIGNAL \U6|Selector2~2_combout\ : std_logic;
SIGNAL \U15|alu_ctr[3]~16_combout\ : std_logic;
SIGNAL \U15|alu_ctr[3]~17_combout\ : std_logic;
SIGNAL \U15|alu_ctr[3]~18_combout\ : std_logic;
SIGNAL \U15|alu_ctr~7_combout\ : std_logic;
SIGNAL \U15|alu_ctr~8_combout\ : std_logic;
SIGNAL \U15|alu_ctr[3]~19_combout\ : std_logic;
SIGNAL \U15|alu_ctr[3]~20_combout\ : std_logic;
SIGNAL \U15|alu_ctr[3]~34_combout\ : std_logic;
SIGNAL \U15|alu_ctr[0]~11_combout\ : std_logic;
SIGNAL \U15|alu_ctr[0]~12_combout\ : std_logic;
SIGNAL \U15|alu_ctr[0]~13_combout\ : std_logic;
SIGNAL \U15|alu_ctr[3]~22_combout\ : std_logic;
SIGNAL \U16|Mux29~14_combout\ : std_logic;
SIGNAL \U16|Mux28~4_combout\ : std_logic;
SIGNAL \U16|Mux28~1_combout\ : std_logic;
SIGNAL \U16|Mux28~2_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~103_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~105_combout\ : std_logic;
SIGNAL \U16|Mux28~3_combout\ : std_logic;
SIGNAL \U16|Mux28~5_combout\ : std_logic;
SIGNAL \U16|Mux28~6_combout\ : std_logic;
SIGNAL \U16|Mux28~7_combout\ : std_logic;
SIGNAL \U16|Mux28~8_combout\ : std_logic;
SIGNAL \U1|sr_out[3]~1_combout\ : std_logic;
SIGNAL \U2|m_out[1]~1_combout\ : std_logic;
SIGNAL \U4|sr_out~32_combout\ : std_logic;
SIGNAL \U6|nstate.writemem_st~0_combout\ : std_logic;
SIGNAL \U6|pstate.writemem_st~regout\ : std_logic;
SIGNAL \U1|sr_out[2]~0_combout\ : std_logic;
SIGNAL \U2|m_out[0]~0_combout\ : std_logic;
SIGNAL \U4|sr_out~21_combout\ : std_logic;
SIGNAL \U10|Equal1~1_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \U10|regB[18]~14_combout\ : std_logic;
SIGNAL \U4|sr_out~29_combout\ : std_logic;
SIGNAL \U6|nstate.readmem_st~0_combout\ : std_logic;
SIGNAL \U6|Selector1~0_combout\ : std_logic;
SIGNAL \U6|Selector1~1_combout\ : std_logic;
SIGNAL \U15|alu_ctr[1]~29_combout\ : std_logic;
SIGNAL \U15|alu_ctr[1]~30_combout\ : std_logic;
SIGNAL \U15|alu_ctr[1]~31_combout\ : std_logic;
SIGNAL \U15|alu_ctr[1]~32_combout\ : std_logic;
SIGNAL \U16|Add1~0_combout\ : std_logic;
SIGNAL \U16|tmp[0]~0_combout\ : std_logic;
SIGNAL \U16|Mux31~4_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~36_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~37_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~39_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~43_combout\ : std_logic;
SIGNAL \U16|ShiftRight0~44_combout\ : std_logic;
SIGNAL \U16|Mux31~5_combout\ : std_logic;
SIGNAL \U16|Mux31~6_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \U16|Mux31~2_combout\ : std_logic;
SIGNAL \U16|Mux31~0_combout\ : std_logic;
SIGNAL \U16|Mux31~1_combout\ : std_logic;
SIGNAL \U16|Mux31~3_combout\ : std_logic;
SIGNAL \U16|Mux31~7_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \U16|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \U16|Add1~60_combout\ : std_logic;
SIGNAL \U16|Mux1~0_combout\ : std_logic;
SIGNAL \U16|Mux1~1_combout\ : std_logic;
SIGNAL \U16|Mux1~2_combout\ : std_logic;
SIGNAL \U16|Mux1~3_combout\ : std_logic;
SIGNAL \U16|Mux1~4_combout\ : std_logic;
SIGNAL \U16|Mux1~5_combout\ : std_logic;
SIGNAL \U16|Mux1~6_combout\ : std_logic;
SIGNAL \U16|Mux1~7_combout\ : std_logic;
SIGNAL \U5|sr_out[4]~feeder_combout\ : std_logic;
SIGNAL \U1|sr_out~26_combout\ : std_logic;
SIGNAL \U1|sr_out[4]~2_combout\ : std_logic;
SIGNAL \U1|sr_out[8]~6_combout\ : std_logic;
SIGNAL \U1|sr_out[10]~8_combout\ : std_logic;
SIGNAL \U1|sr_out[11]~9_combout\ : std_logic;
SIGNAL \U1|sr_out[13]~11_combout\ : std_logic;
SIGNAL \U1|sr_out[15]~13_combout\ : std_logic;
SIGNAL \U1|sr_out[16]~14_combout\ : std_logic;
SIGNAL \U1|sr_out[25]~23_combout\ : std_logic;
SIGNAL \U1|sr_out~31_combout\ : std_logic;
SIGNAL \U1|sr_out~34_combout\ : std_logic;
SIGNAL \U20|m_out[29]~3_combout\ : std_logic;
SIGNAL \U20|m_out[28]~0_combout\ : std_logic;
SIGNAL \U20|m_out[28]~1_combout\ : std_logic;
SIGNAL \U20|m_out[30]~4_combout\ : std_logic;
SIGNAL \U20|m_out[30]~5_combout\ : std_logic;
SIGNAL \U20|m_out[31]~7_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \U20|m_out[27]~14_combout\ : std_logic;
SIGNAL \U20|m_out[27]~15_combout\ : std_logic;
SIGNAL \U20|m_out[25]~10_combout\ : std_logic;
SIGNAL \U20|m_out[25]~11_combout\ : std_logic;
SIGNAL \U20|m_out[26]~12_combout\ : std_logic;
SIGNAL \U20|m_out[26]~13_combout\ : std_logic;
SIGNAL \U20|m_out[24]~9_combout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \U20|m_out[22]~20_combout\ : std_logic;
SIGNAL \U20|m_out[22]~21_combout\ : std_logic;
SIGNAL \U20|m_out[21]~18_combout\ : std_logic;
SIGNAL \U20|m_out[21]~19_combout\ : std_logic;
SIGNAL \U20|m_out[23]~23_combout\ : std_logic;
SIGNAL \U20|m_out[20]~17_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \U20|m_out[16]~24_combout\ : std_logic;
SIGNAL \U20|m_out[16]~25_combout\ : std_logic;
SIGNAL \U20|m_out[18]~28_combout\ : std_logic;
SIGNAL \U20|m_out[18]~29_combout\ : std_logic;
SIGNAL \U20|m_out[17]~27_combout\ : std_logic;
SIGNAL \U20|m_out[19]~30_combout\ : std_logic;
SIGNAL \U20|m_out[19]~31_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \U20|m_out[12]~32_combout\ : std_logic;
SIGNAL \U20|m_out[12]~33_combout\ : std_logic;
SIGNAL \U20|m_out[15]~38_combout\ : std_logic;
SIGNAL \U20|m_out[15]~39_combout\ : std_logic;
SIGNAL \U20|m_out[13]~35_combout\ : std_logic;
SIGNAL \U20|m_out[14]~36_combout\ : std_logic;
SIGNAL \U20|m_out[14]~37_combout\ : std_logic;
SIGNAL \Mux34~0_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \U20|m_out[10]~44_combout\ : std_logic;
SIGNAL \U20|m_out[10]~45_combout\ : std_logic;
SIGNAL \U20|m_out[11]~46_combout\ : std_logic;
SIGNAL \U20|m_out[11]~47_combout\ : std_logic;
SIGNAL \U20|m_out[9]~42_combout\ : std_logic;
SIGNAL \U20|m_out[9]~43_combout\ : std_logic;
SIGNAL \U20|m_out[8]~40_combout\ : std_logic;
SIGNAL \U20|m_out[8]~41_combout\ : std_logic;
SIGNAL \Mux41~0_combout\ : std_logic;
SIGNAL \Mux40~0_combout\ : std_logic;
SIGNAL \Mux39~0_combout\ : std_logic;
SIGNAL \Mux38~0_combout\ : std_logic;
SIGNAL \Mux37~0_combout\ : std_logic;
SIGNAL \Mux36~0_combout\ : std_logic;
SIGNAL \Mux35~0_combout\ : std_logic;
SIGNAL \U20|m_out[7]~54_combout\ : std_logic;
SIGNAL \U20|m_out[7]~55_combout\ : std_logic;
SIGNAL \U20|m_out[6]~52_combout\ : std_logic;
SIGNAL \U20|m_out[6]~53_combout\ : std_logic;
SIGNAL \U20|m_out[5]~50_combout\ : std_logic;
SIGNAL \U20|m_out[5]~51_combout\ : std_logic;
SIGNAL \U20|m_out[4]~48_combout\ : std_logic;
SIGNAL \U20|m_out[4]~49_combout\ : std_logic;
SIGNAL \Mux48~0_combout\ : std_logic;
SIGNAL \Mux47~0_combout\ : std_logic;
SIGNAL \Mux46~0_combout\ : std_logic;
SIGNAL \Mux45~0_combout\ : std_logic;
SIGNAL \Mux44~0_combout\ : std_logic;
SIGNAL \Mux43~0_combout\ : std_logic;
SIGNAL \Mux42~0_combout\ : std_logic;
SIGNAL \U20|m_out[3]~62_combout\ : std_logic;
SIGNAL \U20|m_out[3]~63_combout\ : std_logic;
SIGNAL \U20|m_out[2]~60_combout\ : std_logic;
SIGNAL \U20|m_out[2]~61_combout\ : std_logic;
SIGNAL \U20|m_out[0]~56_combout\ : std_logic;
SIGNAL \U20|m_out[0]~57_combout\ : std_logic;
SIGNAL \U20|m_out[1]~58_combout\ : std_logic;
SIGNAL \U20|m_out[1]~59_combout\ : std_logic;
SIGNAL \Mux55~0_combout\ : std_logic;
SIGNAL \Mux54~0_combout\ : std_logic;
SIGNAL \Mux53~0_combout\ : std_logic;
SIGNAL \Mux52~0_combout\ : std_logic;
SIGNAL \Mux51~0_combout\ : std_logic;
SIGNAL \Mux50~0_combout\ : std_logic;
SIGNAL \Mux49~0_combout\ : std_logic;
SIGNAL \U10|breg32_rtl_1_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \U10|breg32_rtl_0_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \U4|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U11|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U12|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U17|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U1|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U3|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U5|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iSW~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \iKEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_iKEY~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;

BEGIN

ww_iKEY <= iKEY;
ula_out <= ww_ula_out;
inst <= ww_inst;
data <= ww_data;
pc <= ww_pc;
ww_iSW <= iSW;
oLEDG <= ww_oLEDG;
oHEX7_D <= ww_oHEX7_D;
oHEX6_D <= ww_oHEX6_D;
oHEX5_D <= ww_oHEX5_D;
oHEX4_D <= ww_oHEX4_D;
oHEX3_D <= ww_oHEX3_D;
oHEX2_D <= ww_oHEX2_D;
oHEX1_D <= ww_oHEX1_D;
oHEX0_D <= ww_oHEX0_D;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\U10|regB[17]~15_combout\ & \U10|regB[16]~16_combout\ & \U10|regB[15]~17_combout\ & \U10|regB[14]~18_combout\ & \U10|regB[13]~19_combout\ & \U10|regB[12]~20_combout\ & 
\U10|regB[11]~21_combout\ & \U10|regB[10]~22_combout\ & \U10|regB[9]~23_combout\ & \U10|regB[8]~24_combout\ & \U10|regB[7]~25_combout\ & \U10|regB[6]~26_combout\ & \U10|regB[5]~27_combout\ & \U10|regB[4]~28_combout\ & \U10|regB[3]~29_combout\ & 
\U10|regB[2]~30_combout\ & \U10|regB[1]~31_combout\ & \U10|regB[0]~0_combout\);

\U3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U2|m_out[7]~7_combout\ & \U2|m_out[6]~6_combout\ & \U2|m_out[5]~5_combout\ & \U2|m_out[4]~4_combout\ & \U2|m_out[3]~3_combout\ & \U2|m_out[2]~2_combout\ & \U2|m_out[1]~1_combout\ & 
\U2|m_out[0]~0_combout\);

\U3|altsyncram_component|auto_generated|q_a\(0) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\U3|altsyncram_component|auto_generated|q_a\(1) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\U3|altsyncram_component|auto_generated|q_a\(2) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\U3|altsyncram_component|auto_generated|q_a\(3) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\U3|altsyncram_component|auto_generated|q_a\(4) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\U3|altsyncram_component|auto_generated|q_a\(5) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\U3|altsyncram_component|auto_generated|q_a\(6) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\U3|altsyncram_component|auto_generated|q_a\(7) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\U3|altsyncram_component|auto_generated|q_a\(8) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\U3|altsyncram_component|auto_generated|q_a\(9) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\U3|altsyncram_component|auto_generated|q_a\(10) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\U3|altsyncram_component|auto_generated|q_a\(11) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\U3|altsyncram_component|auto_generated|q_a\(12) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\U3|altsyncram_component|auto_generated|q_a\(13) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\U3|altsyncram_component|auto_generated|q_a\(14) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\U3|altsyncram_component|auto_generated|q_a\(15) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\U3|altsyncram_component|auto_generated|q_a\(16) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\U3|altsyncram_component|auto_generated|q_a\(17) <= \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\U10|regB[31]~1_combout\ & \U10|regB[30]~2_combout\ & \U10|regB[29]~3_combout\ & \U10|regB[28]~4_combout\ & \U10|regB[27]~5_combout\ & \U10|regB[26]~6_combout\ & 
\U10|regB[25]~7_combout\ & \U10|regB[24]~8_combout\ & \U10|regB[23]~9_combout\ & \U10|regB[22]~10_combout\ & \U10|regB[21]~11_combout\ & \U10|regB[20]~12_combout\ & \U10|regB[19]~13_combout\ & \U10|regB[18]~14_combout\);

\U3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\U2|m_out[7]~7_combout\ & \U2|m_out[6]~6_combout\ & \U2|m_out[5]~5_combout\ & \U2|m_out[4]~4_combout\ & \U2|m_out[3]~3_combout\ & \U2|m_out[2]~2_combout\ & \U2|m_out[1]~1_combout\ & 
\U2|m_out[0]~0_combout\);

\U3|altsyncram_component|auto_generated|q_a\(18) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\U3|altsyncram_component|auto_generated|q_a\(19) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\U3|altsyncram_component|auto_generated|q_a\(20) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\U3|altsyncram_component|auto_generated|q_a\(21) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\U3|altsyncram_component|auto_generated|q_a\(22) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\U3|altsyncram_component|auto_generated|q_a\(23) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\U3|altsyncram_component|auto_generated|q_a\(24) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\U3|altsyncram_component|auto_generated|q_a\(25) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\U3|altsyncram_component|auto_generated|q_a\(26) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\U3|altsyncram_component|auto_generated|q_a\(27) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\U3|altsyncram_component|auto_generated|q_a\(28) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\U3|altsyncram_component|auto_generated|q_a\(29) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\U3|altsyncram_component|auto_generated|q_a\(30) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\U3|altsyncram_component|auto_generated|q_a\(31) <= \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\U7|m_out[31]~31_combout\ & \U7|m_out[30]~4_combout\ & \U7|m_out[29]~5_combout\ & \U7|m_out[28]~6_combout\ & \U7|m_out[27]~7_combout\ & \U7|m_out[26]~8_combout\ & \U7|m_out[25]~9_combout\
& \U7|m_out[24]~10_combout\ & \U7|m_out[23]~11_combout\ & \U7|m_out[22]~12_combout\ & \U7|m_out[21]~13_combout\ & \U7|m_out[20]~14_combout\ & \U7|m_out[19]~15_combout\ & \U7|m_out[18]~16_combout\ & \U7|m_out[17]~17_combout\ & \U7|m_out[16]~18_combout\ & 
\U7|m_out[15]~19_combout\ & \U7|m_out[14]~22_combout\ & \U7|m_out[13]~23_combout\ & \U7|m_out[12]~24_combout\ & \U7|m_out[11]~25_combout\ & \U7|m_out[10]~26_combout\ & \U7|m_out[9]~27_combout\ & \U7|m_out[8]~28_combout\ & \U7|m_out[7]~29_combout\ & 
\U7|m_out[6]~20_combout\ & \U7|m_out[5]~21_combout\ & \U7|m_out[4]~3_combout\ & \U7|m_out[3]~1_combout\ & \U7|m_out[2]~2_combout\ & \U7|m_out[1]~30_combout\ & \U7|m_out[0]~0_combout\);

\U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U8|m_out[4]~4_combout\ & \U8|m_out[3]~3_combout\ & \U8|m_out[2]~2_combout\ & \U8|m_out[1]~1_combout\ & \U8|m_out[0]~0_combout\);

\U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\U4|sr_out~26_combout\ & \U4|sr_out~25_combout\ & \U4|sr_out~24_combout\ & \U4|sr_out~23_combout\ & \U4|sr_out~22_combout\);

\U10|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\U10|breg32_rtl_0|auto_generated|ram_block1a1\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\U10|breg32_rtl_0|auto_generated|ram_block1a2\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\U10|breg32_rtl_0|auto_generated|ram_block1a3\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\U10|breg32_rtl_0|auto_generated|ram_block1a4\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\U10|breg32_rtl_0|auto_generated|ram_block1a5\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\U10|breg32_rtl_0|auto_generated|ram_block1a6\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\U10|breg32_rtl_0|auto_generated|ram_block1a7\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\U10|breg32_rtl_0|auto_generated|ram_block1a8\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\U10|breg32_rtl_0|auto_generated|ram_block1a9\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\U10|breg32_rtl_0|auto_generated|ram_block1a10\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\U10|breg32_rtl_0|auto_generated|ram_block1a11\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\U10|breg32_rtl_0|auto_generated|ram_block1a12\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\U10|breg32_rtl_0|auto_generated|ram_block1a13\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\U10|breg32_rtl_0|auto_generated|ram_block1a14\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\U10|breg32_rtl_0|auto_generated|ram_block1a15\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\U10|breg32_rtl_0|auto_generated|ram_block1a16\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\U10|breg32_rtl_0|auto_generated|ram_block1a17\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\U10|breg32_rtl_0|auto_generated|ram_block1a18\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\U10|breg32_rtl_0|auto_generated|ram_block1a19\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\U10|breg32_rtl_0|auto_generated|ram_block1a20\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\U10|breg32_rtl_0|auto_generated|ram_block1a21\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\U10|breg32_rtl_0|auto_generated|ram_block1a22\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\U10|breg32_rtl_0|auto_generated|ram_block1a23\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\U10|breg32_rtl_0|auto_generated|ram_block1a24\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\U10|breg32_rtl_0|auto_generated|ram_block1a25\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\U10|breg32_rtl_0|auto_generated|ram_block1a26\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\U10|breg32_rtl_0|auto_generated|ram_block1a27\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\U10|breg32_rtl_0|auto_generated|ram_block1a28\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\U10|breg32_rtl_0|auto_generated|ram_block1a29\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\U10|breg32_rtl_0|auto_generated|ram_block1a30\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\U10|breg32_rtl_0|auto_generated|ram_block1a31\ <= \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\U7|m_out[31]~31_combout\ & \U7|m_out[30]~4_combout\ & \U7|m_out[29]~5_combout\ & \U7|m_out[28]~6_combout\ & \U7|m_out[27]~7_combout\ & \U7|m_out[26]~8_combout\ & \U7|m_out[25]~9_combout\
& \U7|m_out[24]~10_combout\ & \U7|m_out[23]~11_combout\ & \U7|m_out[22]~12_combout\ & \U7|m_out[21]~13_combout\ & \U7|m_out[20]~14_combout\ & \U7|m_out[19]~15_combout\ & \U7|m_out[18]~16_combout\ & \U7|m_out[17]~17_combout\ & \U7|m_out[16]~18_combout\ & 
\U7|m_out[15]~19_combout\ & \U7|m_out[14]~22_combout\ & \U7|m_out[13]~23_combout\ & \U7|m_out[12]~24_combout\ & \U7|m_out[11]~25_combout\ & \U7|m_out[10]~26_combout\ & \U7|m_out[9]~27_combout\ & \U7|m_out[8]~28_combout\ & \U7|m_out[7]~29_combout\ & 
\U7|m_out[6]~20_combout\ & \U7|m_out[5]~21_combout\ & \U7|m_out[4]~3_combout\ & \U7|m_out[3]~1_combout\ & \U7|m_out[2]~2_combout\ & \U7|m_out[1]~30_combout\ & \U7|m_out[0]~0_combout\);

\U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U8|m_out[4]~4_combout\ & \U8|m_out[3]~3_combout\ & \U8|m_out[2]~2_combout\ & \U8|m_out[1]~1_combout\ & \U8|m_out[0]~0_combout\);

\U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\U4|sr_out~21_combout\ & \U4|sr_out~20_combout\ & \U4|sr_out~19_combout\ & \U4|sr_out~18_combout\ & \U4|sr_out~17_combout\);

\U10|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\U10|breg32_rtl_1|auto_generated|ram_block1a1\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\U10|breg32_rtl_1|auto_generated|ram_block1a2\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\U10|breg32_rtl_1|auto_generated|ram_block1a3\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\U10|breg32_rtl_1|auto_generated|ram_block1a4\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\U10|breg32_rtl_1|auto_generated|ram_block1a5\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\U10|breg32_rtl_1|auto_generated|ram_block1a6\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\U10|breg32_rtl_1|auto_generated|ram_block1a7\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\U10|breg32_rtl_1|auto_generated|ram_block1a8\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\U10|breg32_rtl_1|auto_generated|ram_block1a9\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\U10|breg32_rtl_1|auto_generated|ram_block1a10\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\U10|breg32_rtl_1|auto_generated|ram_block1a11\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\U10|breg32_rtl_1|auto_generated|ram_block1a12\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\U10|breg32_rtl_1|auto_generated|ram_block1a13\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\U10|breg32_rtl_1|auto_generated|ram_block1a14\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\U10|breg32_rtl_1|auto_generated|ram_block1a15\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\U10|breg32_rtl_1|auto_generated|ram_block1a16\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\U10|breg32_rtl_1|auto_generated|ram_block1a17\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\U10|breg32_rtl_1|auto_generated|ram_block1a18\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\U10|breg32_rtl_1|auto_generated|ram_block1a19\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\U10|breg32_rtl_1|auto_generated|ram_block1a20\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\U10|breg32_rtl_1|auto_generated|ram_block1a21\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\U10|breg32_rtl_1|auto_generated|ram_block1a22\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\U10|breg32_rtl_1|auto_generated|ram_block1a23\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\U10|breg32_rtl_1|auto_generated|ram_block1a24\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\U10|breg32_rtl_1|auto_generated|ram_block1a25\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\U10|breg32_rtl_1|auto_generated|ram_block1a26\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\U10|breg32_rtl_1|auto_generated|ram_block1a27\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\U10|breg32_rtl_1|auto_generated|ram_block1a28\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\U10|breg32_rtl_1|auto_generated|ram_block1a29\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\U10|breg32_rtl_1|auto_generated|ram_block1a30\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\U10|breg32_rtl_1|auto_generated|ram_block1a31\ <= \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);
\ALT_INV_iKEY~combout\(1) <= NOT \iKEY~combout\(1);
\ALT_INV_iKEY~combout\(0) <= NOT \iKEY~combout\(0);
\ALT_INV_Mux49~0_combout\ <= NOT \Mux49~0_combout\;
\ALT_INV_Mux42~0_combout\ <= NOT \Mux42~0_combout\;
\ALT_INV_Mux35~0_combout\ <= NOT \Mux35~0_combout\;
\ALT_INV_Mux28~0_combout\ <= NOT \Mux28~0_combout\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_Mux14~0_combout\ <= NOT \Mux14~0_combout\;
\ALT_INV_Mux7~0_combout\ <= NOT \Mux7~0_combout\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;

-- Location: LCCOMB_X90_Y22_N12
\U16|tmp[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[6]~12_combout\ = ((\U14|m_out[6]~43_combout\ $ (\U13|m_out[6]~30_combout\ $ (\U16|tmp[5]~11\)))) # (GND)
-- \U16|tmp[6]~13\ = CARRY((\U14|m_out[6]~43_combout\ & (\U13|m_out[6]~30_combout\ & !\U16|tmp[5]~11\)) # (!\U14|m_out[6]~43_combout\ & ((\U13|m_out[6]~30_combout\) # (!\U16|tmp[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[6]~43_combout\,
	datab => \U13|m_out[6]~30_combout\,
	datad => VCC,
	cin => \U16|tmp[5]~11\,
	combout => \U16|tmp[6]~12_combout\,
	cout => \U16|tmp[6]~13\);

-- Location: LCCOMB_X90_Y22_N14
\U16|tmp[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[7]~14_combout\ = (\U14|m_out[7]~41_combout\ & ((\U13|m_out[7]~39_combout\ & (!\U16|tmp[6]~13\)) # (!\U13|m_out[7]~39_combout\ & ((\U16|tmp[6]~13\) # (GND))))) # (!\U14|m_out[7]~41_combout\ & ((\U13|m_out[7]~39_combout\ & (\U16|tmp[6]~13\ & VCC)) 
-- # (!\U13|m_out[7]~39_combout\ & (!\U16|tmp[6]~13\))))
-- \U16|tmp[7]~15\ = CARRY((\U14|m_out[7]~41_combout\ & ((!\U16|tmp[6]~13\) # (!\U13|m_out[7]~39_combout\))) # (!\U14|m_out[7]~41_combout\ & (!\U13|m_out[7]~39_combout\ & !\U16|tmp[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[7]~41_combout\,
	datab => \U13|m_out[7]~39_combout\,
	datad => VCC,
	cin => \U16|tmp[6]~13\,
	combout => \U16|tmp[7]~14_combout\,
	cout => \U16|tmp[7]~15\);

-- Location: LCCOMB_X90_Y21_N2
\U16|tmp[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[17]~34_combout\ = (\U14|m_out[17]~19_combout\ & ((\U13|m_out[17]~27_combout\ & (!\U16|tmp[16]~33\)) # (!\U13|m_out[17]~27_combout\ & ((\U16|tmp[16]~33\) # (GND))))) # (!\U14|m_out[17]~19_combout\ & ((\U13|m_out[17]~27_combout\ & (\U16|tmp[16]~33\ 
-- & VCC)) # (!\U13|m_out[17]~27_combout\ & (!\U16|tmp[16]~33\))))
-- \U16|tmp[17]~35\ = CARRY((\U14|m_out[17]~19_combout\ & ((!\U16|tmp[16]~33\) # (!\U13|m_out[17]~27_combout\))) # (!\U14|m_out[17]~19_combout\ & (!\U13|m_out[17]~27_combout\ & !\U16|tmp[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[17]~19_combout\,
	datab => \U13|m_out[17]~27_combout\,
	datad => VCC,
	cin => \U16|tmp[16]~33\,
	combout => \U16|tmp[17]~34_combout\,
	cout => \U16|tmp[17]~35\);

-- Location: LCCOMB_X90_Y21_N24
\U16|tmp[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[28]~56_combout\ = ((\U14|m_out[28]~8_combout\ $ (\U13|m_out[28]~16_combout\ $ (\U16|tmp[27]~55\)))) # (GND)
-- \U16|tmp[28]~57\ = CARRY((\U14|m_out[28]~8_combout\ & (\U13|m_out[28]~16_combout\ & !\U16|tmp[27]~55\)) # (!\U14|m_out[28]~8_combout\ & ((\U13|m_out[28]~16_combout\) # (!\U16|tmp[27]~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[28]~8_combout\,
	datab => \U13|m_out[28]~16_combout\,
	datad => VCC,
	cin => \U16|tmp[27]~55\,
	combout => \U16|tmp[28]~56_combout\,
	cout => \U16|tmp[28]~57\);

-- Location: LCCOMB_X89_Y22_N4
\U16|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~4_combout\ = ((\U13|m_out[2]~11_combout\ $ (\U14|m_out[2]~52_combout\ $ (!\U16|Add1~3\)))) # (GND)
-- \U16|Add1~5\ = CARRY((\U13|m_out[2]~11_combout\ & ((\U14|m_out[2]~52_combout\) # (!\U16|Add1~3\))) # (!\U13|m_out[2]~11_combout\ & (\U14|m_out[2]~52_combout\ & !\U16|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U14|m_out[2]~52_combout\,
	datad => VCC,
	cin => \U16|Add1~3\,
	combout => \U16|Add1~4_combout\,
	cout => \U16|Add1~5\);

-- Location: LCCOMB_X89_Y22_N6
\U16|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~6_combout\ = (\U13|m_out[3]~9_combout\ & ((\U14|m_out[3]~49_combout\ & (\U16|Add1~5\ & VCC)) # (!\U14|m_out[3]~49_combout\ & (!\U16|Add1~5\)))) # (!\U13|m_out[3]~9_combout\ & ((\U14|m_out[3]~49_combout\ & (!\U16|Add1~5\)) # 
-- (!\U14|m_out[3]~49_combout\ & ((\U16|Add1~5\) # (GND)))))
-- \U16|Add1~7\ = CARRY((\U13|m_out[3]~9_combout\ & (!\U14|m_out[3]~49_combout\ & !\U16|Add1~5\)) # (!\U13|m_out[3]~9_combout\ & ((!\U16|Add1~5\) # (!\U14|m_out[3]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U14|m_out[3]~49_combout\,
	datad => VCC,
	cin => \U16|Add1~5\,
	combout => \U16|Add1~6_combout\,
	cout => \U16|Add1~7\);

-- Location: LCCOMB_X89_Y22_N8
\U16|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~8_combout\ = ((\U14|m_out[4]~47_combout\ $ (\U13|m_out[4]~13_combout\ $ (!\U16|Add1~7\)))) # (GND)
-- \U16|Add1~9\ = CARRY((\U14|m_out[4]~47_combout\ & ((\U13|m_out[4]~13_combout\) # (!\U16|Add1~7\))) # (!\U14|m_out[4]~47_combout\ & (\U13|m_out[4]~13_combout\ & !\U16|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[4]~47_combout\,
	datab => \U13|m_out[4]~13_combout\,
	datad => VCC,
	cin => \U16|Add1~7\,
	combout => \U16|Add1~8_combout\,
	cout => \U16|Add1~9\);

-- Location: LCCOMB_X89_Y22_N12
\U16|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~12_combout\ = ((\U13|m_out[6]~30_combout\ $ (\U14|m_out[6]~43_combout\ $ (!\U16|Add1~11\)))) # (GND)
-- \U16|Add1~13\ = CARRY((\U13|m_out[6]~30_combout\ & ((\U14|m_out[6]~43_combout\) # (!\U16|Add1~11\))) # (!\U13|m_out[6]~30_combout\ & (\U14|m_out[6]~43_combout\ & !\U16|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[6]~30_combout\,
	datab => \U14|m_out[6]~43_combout\,
	datad => VCC,
	cin => \U16|Add1~11\,
	combout => \U16|Add1~12_combout\,
	cout => \U16|Add1~13\);

-- Location: LCCOMB_X89_Y22_N20
\U16|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~20_combout\ = ((\U14|m_out[10]~35_combout\ $ (\U13|m_out[10]~36_combout\ $ (!\U16|Add1~19\)))) # (GND)
-- \U16|Add1~21\ = CARRY((\U14|m_out[10]~35_combout\ & ((\U13|m_out[10]~36_combout\) # (!\U16|Add1~19\))) # (!\U14|m_out[10]~35_combout\ & (\U13|m_out[10]~36_combout\ & !\U16|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[10]~35_combout\,
	datab => \U13|m_out[10]~36_combout\,
	datad => VCC,
	cin => \U16|Add1~19\,
	combout => \U16|Add1~20_combout\,
	cout => \U16|Add1~21\);

-- Location: LCCOMB_X89_Y22_N22
\U16|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~22_combout\ = (\U14|m_out[11]~33_combout\ & ((\U13|m_out[11]~35_combout\ & (\U16|Add1~21\ & VCC)) # (!\U13|m_out[11]~35_combout\ & (!\U16|Add1~21\)))) # (!\U14|m_out[11]~33_combout\ & ((\U13|m_out[11]~35_combout\ & (!\U16|Add1~21\)) # 
-- (!\U13|m_out[11]~35_combout\ & ((\U16|Add1~21\) # (GND)))))
-- \U16|Add1~23\ = CARRY((\U14|m_out[11]~33_combout\ & (!\U13|m_out[11]~35_combout\ & !\U16|Add1~21\)) # (!\U14|m_out[11]~33_combout\ & ((!\U16|Add1~21\) # (!\U13|m_out[11]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[11]~33_combout\,
	datab => \U13|m_out[11]~35_combout\,
	datad => VCC,
	cin => \U16|Add1~21\,
	combout => \U16|Add1~22_combout\,
	cout => \U16|Add1~23\);

-- Location: M4K_X84_Y23
\U10|breg32_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "breg:U10|altsyncram:breg32_rtl_0|altsyncram_48c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U6|WideOr2~0_combout\,
	portbrewe => VCC,
	clk0 => \ALT_INV_iKEY~combout\(0),
	portadatain => \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U10|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X93_Y24_N10
\U20|m_out[29]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[29]~2_combout\ = (\iSW~combout\(0) & (((\U17|sr_out\(29)) # (\iSW~combout\(1))))) # (!\iSW~combout\(0) & (\U1|sr_out\(29) & ((!\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U1|sr_out\(29),
	datac => \U17|sr_out\(29),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[29]~2_combout\);

-- Location: LCCOMB_X93_Y24_N20
\U20|m_out[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[31]~6_combout\ = (\iSW~combout\(0) & (((\U17|sr_out\(31)) # (\iSW~combout\(1))))) # (!\iSW~combout\(0) & (\U1|sr_out\(31) & ((!\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U1|sr_out\(31),
	datac => \U17|sr_out\(31),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[31]~6_combout\);

-- Location: LCCOMB_X92_Y25_N26
\U20|m_out[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[24]~8_combout\ = (\iSW~combout\(1) & (((\U4|sr_out\(24)) # (\iSW~combout\(0))))) # (!\iSW~combout\(1) & (\U1|sr_out\(24) & ((!\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U1|sr_out\(24),
	datac => \U4|sr_out\(24),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[24]~8_combout\);

-- Location: LCCOMB_X88_Y28_N10
\U20|m_out[20]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[20]~16_combout\ = (\iSW~combout\(1) & (((\U4|sr_out\(20)) # (\iSW~combout\(0))))) # (!\iSW~combout\(1) & (\U1|sr_out\(20) & ((!\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U1|sr_out\(20),
	datac => \U4|sr_out\(20),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[20]~16_combout\);

-- Location: LCCOMB_X92_Y25_N22
\U20|m_out[23]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[23]~22_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & (\U17|sr_out\(23))) # (!\iSW~combout\(0) & ((\U1|sr_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U17|sr_out\(23),
	datac => \U1|sr_out\(23),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[23]~22_combout\);

-- Location: LCCOMB_X87_Y21_N12
\U20|m_out[17]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[17]~26_combout\ = (\iSW~combout\(0) & ((\U17|sr_out\(17)) # ((\iSW~combout\(1))))) # (!\iSW~combout\(0) & (((\U1|sr_out\(17) & !\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(17),
	datab => \U1|sr_out\(17),
	datac => \iSW~combout\(0),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[17]~26_combout\);

-- Location: LCCOMB_X86_Y25_N12
\U20|m_out[13]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[13]~34_combout\ = (\iSW~combout\(0) & ((\iSW~combout\(1)) # ((\U17|sr_out\(13))))) # (!\iSW~combout\(0) & (!\iSW~combout\(1) & ((\U1|sr_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \iSW~combout\(1),
	datac => \U17|sr_out\(13),
	datad => \U1|sr_out\(13),
	combout => \U20|m_out[13]~34_combout\);

-- Location: LCCOMB_X87_Y24_N20
\U14|m_out[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[1]~2_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (\U6|pstate.fetch_st~regout\ & !\U6|pstate.decode_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.fetch_st~regout\,
	datad => \U6|pstate.decode_st~regout\,
	combout => \U14|m_out[1]~2_combout\);

-- Location: LCCOMB_X89_Y23_N0
\U15|alu_ctr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr~4_combout\ = (\U4|sr_out\(1) & !\U4|sr_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|sr_out\(1),
	datad => \U4|sr_out\(0),
	combout => \U15|alu_ctr~4_combout\);

-- Location: LCCOMB_X89_Y25_N16
\U15|alu_ctr~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr~9_combout\ = (!\U4|sr_out\(1) & (!\U4|sr_out\(5) & \U15|alu_ctr~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(1),
	datac => \U4|sr_out\(5),
	datad => \U15|alu_ctr~8_combout\,
	combout => \U15|alu_ctr~9_combout\);

-- Location: LCCOMB_X89_Y23_N10
\U15|alu_ctr~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr~14_combout\ = (!\U4|sr_out\(2) & (\U4|sr_out\(5) & (\U4|sr_out\(3) & \U15|alu_ctr~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(2),
	datab => \U4|sr_out\(5),
	datac => \U4|sr_out\(3),
	datad => \U15|alu_ctr~4_combout\,
	combout => \U15|alu_ctr~14_combout\);

-- Location: LCCOMB_X89_Y25_N6
\U15|alu_ctr[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[3]~15_combout\ = (!\U6|op_alu[2]~0_combout\ & (!\U4|sr_out\(4) & (\U15|alu_ctr~14_combout\ & \U6|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|op_alu[2]~0_combout\,
	datab => \U4|sr_out\(4),
	datac => \U15|alu_ctr~14_combout\,
	datad => \U6|Selector1~1_combout\,
	combout => \U15|alu_ctr[3]~15_combout\);

-- Location: LCCOMB_X88_Y25_N10
\U15|Equal15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|Equal15~1_combout\ = (!\U6|Selector2~2_combout\ & (\U6|Selector1~1_combout\ & \U6|op_alu[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Selector2~2_combout\,
	datab => \U6|Selector1~1_combout\,
	datad => \U6|op_alu[2]~0_combout\,
	combout => \U15|Equal15~1_combout\);

-- Location: LCCOMB_X87_Y25_N20
\U13|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|Equal0~2_combout\ = (\U4|sr_out\(28)) # (\U4|sr_out\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(28),
	datad => \U4|sr_out\(26),
	combout => \U13|Equal0~2_combout\);

-- Location: LCFF_X86_Y22_N5
\U11|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(4));

-- Location: LCFF_X93_Y25_N5
\U11|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regA[29]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(29));

-- Location: LCFF_X94_Y24_N11
\U11|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[26]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(26));

-- Location: LCFF_X94_Y25_N23
\U11|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[24]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(24));

-- Location: LCFF_X94_Y24_N29
\U11|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[23]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(23));

-- Location: LCFF_X87_Y24_N15
\U11|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regA[22]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(22));

-- Location: LCFF_X86_Y25_N25
\U11|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(20));

-- Location: LCFF_X86_Y24_N29
\U11|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[19]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(19));

-- Location: LCFF_X94_Y25_N17
\U11|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[18]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(18));

-- Location: LCFF_X87_Y21_N15
\U11|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(17));

-- Location: LCCOMB_X91_Y25_N10
\U16|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~14_combout\ = (\U13|m_out[15]~29_combout\) # ((\U13|m_out[18]~26_combout\) # ((\U13|m_out[17]~27_combout\) # (\U13|m_out[16]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[15]~29_combout\,
	datab => \U13|m_out[18]~26_combout\,
	datac => \U13|m_out[17]~27_combout\,
	datad => \U13|m_out[16]~28_combout\,
	combout => \U16|ShiftLeft0~14_combout\);

-- Location: LCFF_X88_Y22_N23
\U11|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(5));

-- Location: LCFF_X94_Y25_N5
\U11|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[14]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(14));

-- Location: LCFF_X94_Y24_N3
\U11|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[12]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(12));

-- Location: LCFF_X88_Y22_N27
\U11|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[9]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(9));

-- Location: LCFF_X88_Y22_N7
\U11|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(7));

-- Location: LCFF_X86_Y24_N19
\U11|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(1));

-- Location: LCCOMB_X89_Y23_N24
\U15|alu_ctr[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[2]~24_combout\ = (((!\U4|sr_out\(3) & \U4|sr_out\(1))) # (!\U4|sr_out\(2))) # (!\U4|sr_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(3),
	datab => \U4|sr_out\(5),
	datac => \U4|sr_out\(2),
	datad => \U4|sr_out\(1),
	combout => \U15|alu_ctr[2]~24_combout\);

-- Location: LCFF_X94_Y24_N17
\U11|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(31));

-- Location: LCCOMB_X89_Y23_N26
\U14|m_out[28]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[28]~8_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(28) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(28),
	datac => \U14|m_out[16]~4_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U14|m_out[28]~8_combout\);

-- Location: LCCOMB_X90_Y23_N24
\U14|m_out[23]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[23]~13_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(23) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[16]~4_combout\,
	datac => \U12|sr_out\(23),
	datad => \U14|Equal2~0_combout\,
	combout => \U14|m_out[23]~13_combout\);

-- Location: LCFF_X86_Y27_N11
\U12|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[20]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(20));

-- Location: LCCOMB_X86_Y23_N30
\U14|m_out[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[19]~17_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[16]~4_combout\,
	datac => \U14|Equal2~0_combout\,
	datad => \U12|sr_out\(19),
	combout => \U14|m_out[19]~17_combout\);

-- Location: LCFF_X87_Y23_N7
\U12|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[15]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(15));

-- Location: LCCOMB_X87_Y23_N6
\U14|m_out[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[15]~24_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (((\U4|sr_out\(15))))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U6|pstate.decode_st~regout\ & ((\U4|sr_out\(15)))) # (!\U6|pstate.decode_st~regout\ & (\U12|sr_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(15),
	datad => \U4|sr_out\(15),
	combout => \U14|m_out[15]~24_combout\);

-- Location: LCFF_X86_Y22_N15
\U12|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[11]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(11));

-- Location: LCCOMB_X86_Y22_N14
\U14|m_out[11]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[11]~32_combout\ = (\U6|pstate.decode_st~regout\ & (\U4|sr_out\(11))) # (!\U6|pstate.decode_st~regout\ & ((\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(11))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U12|sr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(11),
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(11),
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U14|m_out[11]~32_combout\);

-- Location: LCFF_X86_Y22_N9
\U12|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[8]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(8));

-- Location: LCCOMB_X86_Y22_N8
\U14|m_out[8]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[8]~38_combout\ = (\U6|pstate.decode_st~regout\ & (\U4|sr_out\(8))) # (!\U6|pstate.decode_st~regout\ & ((\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(8))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U12|sr_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(8),
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(8),
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U14|m_out[8]~38_combout\);

-- Location: LCFF_X86_Y24_N3
\U12|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[7]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(7));

-- Location: LCCOMB_X88_Y21_N20
\U16|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~2_combout\ = (\U14|m_out[1]~50_combout\) # (((\U15|alu_ctr[0]~21_combout\) # (\U13|m_out[1]~41_combout\)) # (!\U15|alu_ctr[3]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~50_combout\,
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|Mux30~2_combout\);

-- Location: LCCOMB_X92_Y26_N16
\U16|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~1_combout\ = (\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[4]~13_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[4]~13_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux29~1_combout\);

-- Location: LCCOMB_X89_Y26_N18
\U16|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~71_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U14|m_out[8]~39_combout\))) # (!\U13|m_out[1]~41_combout\ & (\U14|m_out[6]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[6]~43_combout\,
	datac => \U14|m_out[8]~39_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~71_combout\);

-- Location: LCCOMB_X89_Y26_N24
\U16|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~73_combout\ = (\U16|ShiftRight0~71_combout\) # ((\U13|m_out[0]~7_combout\ & \U16|ShiftRight0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~72_combout\,
	datad => \U16|ShiftRight0~71_combout\,
	combout => \U16|ShiftRight0~73_combout\);

-- Location: LCCOMB_X91_Y28_N26
\U16|a32~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~21_combout\ = (\U13|m_out[2]~11_combout\) # (\U14|m_out[2]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datad => \U14|m_out[2]~52_combout\,
	combout => \U16|a32~21_combout\);

-- Location: LCCOMB_X91_Y22_N30
\U16|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~13_combout\ = (!\U15|alu_ctr[0]~21_combout\ & (\U15|alu_ctr[2]~28_combout\ & (\U15|alu_ctr[3]~22_combout\ $ (\U15|alu_ctr[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux29~13_combout\);

-- Location: LCCOMB_X92_Y22_N10
\U16|a32~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~22_combout\ = (\U14|m_out[3]~49_combout\) # (\U13|m_out[3]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[3]~49_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|a32~22_combout\);

-- Location: LCCOMB_X92_Y22_N4
\U16|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~0_combout\ = (\U16|Mux29~13_combout\ & ((\U15|alu_ctr[3]~22_combout\ & ((!\U16|a32~22_combout\))) # (!\U15|alu_ctr[3]~22_combout\ & (\U16|tmp[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux29~13_combout\,
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U16|tmp[3]~6_combout\,
	datad => \U16|a32~22_combout\,
	combout => \U16|Mux28~0_combout\);

-- Location: LCCOMB_X87_Y24_N8
\U16|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~24_combout\ = (!\U13|m_out[1]~41_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U14|m_out[2]~52_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[3]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[3]~49_combout\,
	datab => \U14|m_out[2]~52_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X91_Y28_N20
\U16|a32~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~23_combout\ = \U14|m_out[3]~49_combout\ $ (\U13|m_out[3]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[3]~49_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|a32~23_combout\);

-- Location: LCCOMB_X87_Y27_N10
\U16|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~98_combout\ = (\U16|ShiftRight0~20_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~26_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|ShiftRight0~20_combout\,
	datac => \U16|ShiftRight0~86_combout\,
	datad => \U16|ShiftRight0~26_combout\,
	combout => \U16|ShiftRight0~98_combout\);

-- Location: LCCOMB_X87_Y28_N2
\U16|ShiftRight0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~99_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~17_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~17_combout\,
	datad => \U16|ShiftRight0~88_combout\,
	combout => \U16|ShiftRight0~99_combout\);

-- Location: LCCOMB_X87_Y27_N0
\U16|ShiftRight0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~100_combout\ = (\U16|ShiftRight0~98_combout\) # ((\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~136_combout\ & \U16|ShiftRight0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~98_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftRight0~136_combout\,
	datad => \U16|ShiftRight0~99_combout\,
	combout => \U16|ShiftRight0~100_combout\);

-- Location: LCCOMB_X89_Y29_N10
\U16|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~30_combout\ = (\U16|ShiftLeft0~29_combout\ & !\U13|m_out[3]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U16|ShiftLeft0~29_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X91_Y24_N2
\U16|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~6_combout\ = (!\U15|alu_ctr[0]~21_combout\ & (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[4]~8_combout\,
	combout => \U16|Mux27~6_combout\);

-- Location: LCCOMB_X88_Y24_N30
\U16|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~0_combout\ = (!\U14|m_out[5]~45_combout\ & !\U13|m_out[5]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[5]~45_combout\,
	datad => \U13|m_out[5]~31_combout\,
	combout => \U16|Mux26~0_combout\);

-- Location: LCCOMB_X90_Y23_N6
\U16|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~0_combout\ = (!\U14|m_out[6]~43_combout\ & !\U13|m_out[6]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[6]~43_combout\,
	datac => \U13|m_out[6]~30_combout\,
	combout => \U16|Mux25~0_combout\);

-- Location: LCCOMB_X90_Y28_N20
\U16|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~37_combout\ = (!\U13|m_out[3]~9_combout\ & ((\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~23_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~23_combout\,
	datad => \U16|ShiftLeft0~36_combout\,
	combout => \U16|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X89_Y26_N10
\U16|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~1_combout\ = (\U16|Mux24~5_combout\ & (((\U16|ShiftRight0~77_combout\) # (\U16|Mux24~4_combout\)))) # (!\U16|Mux24~5_combout\ & (\U16|ShiftRight0~73_combout\ & ((!\U16|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~73_combout\,
	datab => \U16|Mux24~5_combout\,
	datac => \U16|ShiftRight0~77_combout\,
	datad => \U16|Mux24~4_combout\,
	combout => \U16|Mux25~1_combout\);

-- Location: LCCOMB_X90_Y27_N20
\U16|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~5_combout\ = (!\U15|alu_ctr[0]~21_combout\ & (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[6]~12_combout\,
	combout => \U16|Mux25~5_combout\);

-- Location: LCCOMB_X92_Y27_N6
\U16|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~12_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[7]~39_combout\ & ((\U14|m_out[7]~41_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U13|m_out[7]~39_combout\ & 
-- (\U14|m_out[7]~41_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[7]~39_combout\,
	datab => \U14|m_out[7]~41_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux24~12_combout\);

-- Location: LCCOMB_X91_Y24_N20
\U16|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~14_combout\ = (!\U15|alu_ctr[0]~21_combout\ & (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[7]~14_combout\,
	combout => \U16|Mux24~14_combout\);

-- Location: LCCOMB_X91_Y21_N20
\U16|a32~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~28_combout\ = (\U14|m_out[8]~39_combout\) # (\U13|m_out[8]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[8]~39_combout\,
	datad => \U13|m_out[8]~38_combout\,
	combout => \U16|a32~28_combout\);

-- Location: LCCOMB_X89_Y28_N12
\U16|a32~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~31_combout\ = \U14|m_out[9]~37_combout\ $ (\U13|m_out[9]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[9]~37_combout\,
	datad => \U13|m_out[9]~37_combout\,
	combout => \U16|a32~31_combout\);

-- Location: LCCOMB_X87_Y28_N28
\U16|ShiftRight0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~130_combout\ = (\U13|m_out[2]~11_combout\ & (\U16|ShiftRight0~59_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftRight0~59_combout\,
	datac => \U16|ShiftRight0~61_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftRight0~130_combout\);

-- Location: LCCOMB_X90_Y26_N10
\U16|a32~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~32_combout\ = (\U14|m_out[10]~35_combout\) # (\U13|m_out[10]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[10]~35_combout\,
	datad => \U13|m_out[10]~36_combout\,
	combout => \U16|a32~32_combout\);

-- Location: LCCOMB_X90_Y26_N16
\U16|a32~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~33_combout\ = \U14|m_out[10]~35_combout\ $ (\U13|m_out[10]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[10]~35_combout\,
	datad => \U13|m_out[10]~36_combout\,
	combout => \U16|a32~33_combout\);

-- Location: LCCOMB_X88_Y27_N10
\U16|a32~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~34_combout\ = (\U13|m_out[11]~35_combout\) # (\U14|m_out[11]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U13|m_out[11]~35_combout\,
	datad => \U14|m_out[11]~33_combout\,
	combout => \U16|a32~34_combout\);

-- Location: LCCOMB_X89_Y27_N6
\U16|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~59_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[10]~35_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[12]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U14|m_out[10]~35_combout\,
	datad => \U14|m_out[12]~31_combout\,
	combout => \U16|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X89_Y27_N20
\U16|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~64_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~59_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~59_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftLeft0~63_combout\,
	combout => \U16|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X90_Y29_N6
\U16|a32~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~42_combout\ = (\U14|m_out[15]~25_combout\) # (\U13|m_out[15]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[15]~25_combout\,
	datac => \U13|m_out[15]~29_combout\,
	combout => \U16|a32~42_combout\);

-- Location: LCCOMB_X89_Y26_N12
\U16|ShiftRight0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~135_combout\ = (!\U13|m_out[1]~41_combout\ & (!\U13|m_out[0]~7_combout\ & (\U14|m_out[31]~5_combout\ & \U16|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U13|m_out[0]~7_combout\,
	datac => \U14|m_out[31]~5_combout\,
	datad => \U16|ShiftLeft0~10_combout\,
	combout => \U16|ShiftRight0~135_combout\);

-- Location: LCCOMB_X88_Y22_N30
\U16|a32~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~45_combout\ = \U14|m_out[16]~23_combout\ $ (\U13|m_out[16]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[16]~23_combout\,
	datad => \U13|m_out[16]~28_combout\,
	combout => \U16|a32~45_combout\);

-- Location: LCCOMB_X93_Y26_N20
\U16|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[17]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[17]~34_combout\,
	combout => \U16|Mux14~0_combout\);

-- Location: LCCOMB_X93_Y26_N6
\U16|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~83_combout\ = (\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~64_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~64_combout\,
	datad => \U16|ShiftLeft0~82_combout\,
	combout => \U16|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X93_Y26_N24
\U16|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~84_combout\ = (!\U13|m_out[3]~9_combout\ & (!\U13|m_out[1]~41_combout\ & (\U16|ShiftLeft0~21_combout\ & !\U13|m_out[2]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datac => \U16|ShiftLeft0~21_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X90_Y27_N30
\U16|a32~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~47_combout\ = \U13|m_out[19]~25_combout\ $ (((\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(19),
	datac => \U14|m_out[16]~4_combout\,
	datad => \U13|m_out[19]~25_combout\,
	combout => \U16|a32~47_combout\);

-- Location: LCCOMB_X87_Y29_N12
\U16|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~97_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(18)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(20),
	datab => \U12|sr_out\(18),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X86_Y23_N2
\U16|a32~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~49_combout\ = \U13|m_out[21]~23_combout\ $ (((\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(21) & !\U14|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(21),
	datab => \U14|m_out[16]~4_combout\,
	datac => \U14|Equal2~0_combout\,
	datad => \U13|m_out[21]~23_combout\,
	combout => \U16|a32~49_combout\);

-- Location: LCCOMB_X89_Y27_N16
\U16|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~12_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[21]~15_combout\ & ((\U13|m_out[21]~23_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U14|m_out[21]~15_combout\ & 
-- (\U13|m_out[21]~23_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[21]~15_combout\,
	datab => \U13|m_out[21]~23_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux10~12_combout\);

-- Location: LCCOMB_X86_Y27_N10
\U16|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~102_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(20)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U12|sr_out\(22),
	datac => \U12|sr_out\(20),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X90_Y28_N6
\U16|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~4_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[22]~22_combout\ & ((\U14|m_out[22]~14_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U13|m_out[22]~22_combout\ & 
-- (\U14|m_out[22]~14_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U13|m_out[22]~22_combout\,
	datac => \U14|m_out[22]~14_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux9~4_combout\);

-- Location: LCCOMB_X87_Y27_N12
\U16|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~106_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(21))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(21),
	datab => \U13|m_out[1]~41_combout\,
	datac => \U12|sr_out\(23),
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X90_Y27_N10
\U16|a32~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~51_combout\ = \U13|m_out[23]~21_combout\ $ (((\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U13|m_out[23]~21_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U12|sr_out\(23),
	combout => \U16|a32~51_combout\);

-- Location: LCCOMB_X90_Y27_N22
\U16|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~4_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[23]~21_combout\ & ((\U15|alu_ctr[0]~21_combout\) # (\U14|m_out[23]~13_combout\))) # (!\U13|m_out[23]~21_combout\ & 
-- (\U15|alu_ctr[0]~21_combout\ & \U14|m_out[23]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U13|m_out[23]~21_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U14|m_out[23]~13_combout\,
	combout => \U16|Mux8~4_combout\);

-- Location: LCCOMB_X90_Y23_N20
\U16|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~5_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[24]~12_combout\ & ((\U13|m_out[24]~20_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U14|m_out[24]~12_combout\ & 
-- (\U13|m_out[24]~20_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[24]~12_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U13|m_out[24]~20_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux7~5_combout\);

-- Location: LCCOMB_X92_Y21_N24
\U16|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~18_combout\ = (\U15|alu_ctr[1]~32_combout\ & !\U15|alu_ctr[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux24~18_combout\);

-- Location: LCCOMB_X88_Y29_N12
\U16|ShiftLeft0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~115_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(23))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(23),
	datab => \U12|sr_out\(25),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X94_Y25_N10
\U16|ShiftLeft0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~118_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftLeft0~117_combout\ & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~117_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X88_Y29_N18
\U16|ShiftLeft0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~121_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftLeft0~120_combout\ & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftLeft0~120_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X91_Y27_N12
\U16|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~3_combout\ = (\U16|Mux24~5_combout\ & (((\U16|Mux24~4_combout\)))) # (!\U16|Mux24~5_combout\ & ((\U16|Mux24~4_combout\ & ((\U16|ShiftLeft0~92_combout\))) # (!\U16|Mux24~4_combout\ & (\U16|ShiftLeft0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~121_combout\,
	datab => \U16|Mux24~5_combout\,
	datac => \U16|Mux24~4_combout\,
	datad => \U16|ShiftLeft0~92_combout\,
	combout => \U16|Mux4~3_combout\);

-- Location: LCCOMB_X92_Y23_N12
\U16|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~1_combout\ = (\U15|alu_ctr[3]~22_combout\ & (!\U14|m_out[28]~8_combout\ & (!\U13|m_out[28]~16_combout\))) # (!\U15|alu_ctr[3]~22_combout\ & (((\U16|tmp[28]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[28]~8_combout\,
	datab => \U13|m_out[28]~16_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U16|tmp[28]~56_combout\,
	combout => \U16|Mux3~1_combout\);

-- Location: LCCOMB_X92_Y23_N10
\U16|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~2_combout\ = (\U15|alu_ctr[2]~28_combout\ & (\U16|Mux3~1_combout\ & (\U15|alu_ctr[1]~32_combout\ $ (\U15|alu_ctr[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U16|Mux3~1_combout\,
	combout => \U16|Mux3~2_combout\);

-- Location: LCCOMB_X92_Y23_N16
\U16|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~6_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[28]~8_combout\ & ((\U13|m_out[28]~16_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U14|m_out[28]~8_combout\ & 
-- (\U13|m_out[28]~16_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[28]~8_combout\,
	datab => \U13|m_out[28]~16_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux3~6_combout\);

-- Location: LCCOMB_X92_Y21_N12
\U16|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~2_combout\ = (\U14|m_out[31]~5_combout\ & ((\U13|m_out[31]~42_combout\ & ((!\U15|alu_ctr[3]~22_combout\))) # (!\U13|m_out[31]~42_combout\ & (\U15|alu_ctr[0]~21_combout\)))) # (!\U14|m_out[31]~5_combout\ & (\U15|alu_ctr[0]~21_combout\ & 
-- ((\U13|m_out[31]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[31]~5_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U13|m_out[31]~42_combout\,
	combout => \U16|Mux0~2_combout\);

-- Location: LCCOMB_X92_Y22_N14
\habilita_pc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~0_combout\ = (\U6|pstate.branch_ex_st~regout\ & (!\U4|sr_out\(28) & \U4|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.branch_ex_st~regout\,
	datac => \U4|sr_out\(28),
	datad => \U4|sr_out\(26),
	combout => \habilita_pc~0_combout\);

-- Location: LCCOMB_X92_Y22_N20
\U1|sr_out[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[1]~27_combout\ = ((\U4|sr_out\(16) $ (!\U11|sr_out\(31))) # (!\habilita_pc~0_combout\)) # (!\U6|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Mux2~0_combout\,
	datab => \U4|sr_out\(16),
	datac => \habilita_pc~0_combout\,
	datad => \U11|sr_out\(31),
	combout => \U1|sr_out[1]~27_combout\);

-- Location: LCCOMB_X91_Y21_N8
\habilita_pc~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~4_combout\ = (!\U16|tmp[5]~10_combout\ & (!\U16|tmp[6]~12_combout\ & (!\U16|tmp[7]~14_combout\ & !\U16|tmp[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|tmp[5]~10_combout\,
	datab => \U16|tmp[6]~12_combout\,
	datac => \U16|tmp[7]~14_combout\,
	datad => \U16|tmp[8]~16_combout\,
	combout => \habilita_pc~4_combout\);

-- Location: LCCOMB_X91_Y21_N12
\habilita_pc~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~10_combout\ = (!\U16|tmp[26]~52_combout\ & (!\U16|tmp[27]~54_combout\ & (!\U16|tmp[25]~50_combout\ & !\U16|tmp[28]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|tmp[26]~52_combout\,
	datab => \U16|tmp[27]~54_combout\,
	datac => \U16|tmp[25]~50_combout\,
	datad => \U16|tmp[28]~56_combout\,
	combout => \habilita_pc~10_combout\);

-- Location: LCFF_X83_Y24_N17
\U10|breg32_rtl_1_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U8|m_out[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(5));

-- Location: LCCOMB_X83_Y24_N10
\U10|breg32~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32~40_combout\ = (\U10|breg32_rtl_1_bypass\(0) & (\U10|breg32_rtl_1_bypass\(9) $ (!\U4|sr_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(0),
	datab => \U10|breg32_rtl_1_bypass\(9),
	datad => \U4|sr_out\(25),
	combout => \U10|breg32~40_combout\);

-- Location: LCCOMB_X86_Y21_N20
\U6|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Mux3~0_combout\ = (!\U4|sr_out\(27) & (!\U4|sr_out\(29) & ((\U4|sr_out\(28)) # (\U4|sr_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(28),
	datab => \U4|sr_out\(27),
	datac => \U4|sr_out\(29),
	datad => \U4|sr_out\(26),
	combout => \U6|Mux3~0_combout\);

-- Location: LCCOMB_X86_Y21_N24
\U6|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Mux0~0_combout\ = (\U4|sr_out\(28) & (\U4|sr_out\(27))) # (!\U4|sr_out\(28) & (\U4|sr_out\(26) & ((\U4|sr_out\(27)) # (\U4|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(28),
	datab => \U4|sr_out\(27),
	datac => \U4|sr_out\(29),
	datad => \U4|sr_out\(26),
	combout => \U6|Mux0~0_combout\);

-- Location: LCCOMB_X83_Y24_N16
\U10|breg32~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32~43_combout\ = (\U4|sr_out\(18) & (\U10|breg32_rtl_1_bypass\(5) & (\U4|sr_out\(19) $ (!\U10|breg32_rtl_1_bypass\(7))))) # (!\U4|sr_out\(18) & (!\U10|breg32_rtl_1_bypass\(5) & (\U4|sr_out\(19) $ (!\U10|breg32_rtl_1_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(18),
	datab => \U4|sr_out\(19),
	datac => \U10|breg32_rtl_1_bypass\(5),
	datad => \U10|breg32_rtl_1_bypass\(7),
	combout => \U10|breg32~43_combout\);

-- Location: LCCOMB_X83_Y24_N14
\U10|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|Equal1~0_combout\ = (!\U4|sr_out\(16) & (!\U4|sr_out\(19) & (!\U4|sr_out\(18) & !\U4|sr_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(16),
	datab => \U4|sr_out\(19),
	datac => \U4|sr_out\(18),
	datad => \U4|sr_out\(17),
	combout => \U10|Equal1~0_combout\);

-- Location: LCFF_X87_Y22_N7
\U10|breg32_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U7|m_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(15));

-- Location: LCCOMB_X86_Y22_N4
\U10|regA[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[4]~3_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(15))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(15),
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0|auto_generated|ram_block1a4\,
	datad => \U10|breg32~41_combout\,
	combout => \U10|regA[4]~3_combout\);

-- Location: LCCOMB_X86_Y24_N22
\U10|regA[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[29]~5_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(40)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|breg32_rtl_0|auto_generated|ram_block1a29\,
	datac => \U10|breg32_rtl_0_bypass\(40),
	datad => \U10|Equal0~1_combout\,
	combout => \U10|regA[29]~5_combout\);

-- Location: LCCOMB_X94_Y24_N10
\U10|regA[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[26]~8_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(37))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a26\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal0~1_combout\,
	datab => \U10|breg32_rtl_0_bypass\(37),
	datac => \U10|breg32~41_combout\,
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a26\,
	combout => \U10|regA[26]~8_combout\);

-- Location: LCFF_X94_Y24_N1
\U10|breg32_rtl_1_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[24]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(35));

-- Location: LCCOMB_X94_Y25_N22
\U10|regA[24]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[24]~10_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_1_bypass\(35)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0|auto_generated|ram_block1a24\,
	datad => \U10|breg32_rtl_1_bypass\(35),
	combout => \U10|regA[24]~10_combout\);

-- Location: LCCOMB_X94_Y24_N28
\U10|regA[23]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[23]~11_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_1_bypass\(34))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a23\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(34),
	datab => \U10|breg32~41_combout\,
	datac => \U10|Equal0~1_combout\,
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a23\,
	combout => \U10|regA[23]~11_combout\);

-- Location: LCCOMB_X86_Y27_N6
\U10|regA[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[22]~12_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_1_bypass\(33))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a22\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal0~1_combout\,
	datab => \U10|breg32~41_combout\,
	datac => \U10|breg32_rtl_1_bypass\(33),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a22\,
	combout => \U10|regA[22]~12_combout\);

-- Location: LCFF_X85_Y24_N11
\U10|breg32_rtl_1_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U7|m_out[20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(31));

-- Location: LCCOMB_X86_Y25_N24
\U10|regA[20]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[20]~14_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_1_bypass\(31))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a20\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(31),
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0|auto_generated|ram_block1a20\,
	datad => \U10|breg32~41_combout\,
	combout => \U10|regA[20]~14_combout\);

-- Location: LCFF_X86_Y24_N5
\U10|breg32_rtl_1_bypass[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_1_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(30));

-- Location: LCCOMB_X86_Y24_N28
\U10|regA[19]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[19]~15_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_1_bypass\(30))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a19\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_1_bypass\(30),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a19\,
	combout => \U10|regA[19]~15_combout\);

-- Location: LCFF_X94_Y25_N21
\U10|breg32_rtl_1_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_1_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(29));

-- Location: LCCOMB_X94_Y25_N16
\U10|regA[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[18]~16_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_1_bypass\(29))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a18\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_1_bypass\(29),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a18\,
	combout => \U10|regA[18]~16_combout\);

-- Location: LCCOMB_X87_Y21_N14
\U10|regA[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[17]~17_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_1_bypass\(28)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|breg32_rtl_0|auto_generated|ram_block1a17\,
	datac => \U10|Equal0~1_combout\,
	datad => \U10|breg32_rtl_1_bypass\(28),
	combout => \U10|regA[17]~17_combout\);

-- Location: LCCOMB_X88_Y22_N22
\U10|regA[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[5]~21_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(16)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0|auto_generated|ram_block1a5\,
	datab => \U10|breg32_rtl_0_bypass\(16),
	datac => \U10|breg32~41_combout\,
	datad => \U10|Equal0~1_combout\,
	combout => \U10|regA[5]~21_combout\);

-- Location: LCCOMB_X94_Y25_N4
\U10|regA[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[14]~22_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(25)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0|auto_generated|ram_block1a14\,
	datad => \U10|breg32_rtl_0_bypass\(25),
	combout => \U10|regA[14]~22_combout\);

-- Location: LCCOMB_X94_Y24_N2
\U10|regA[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[12]~24_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(23))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(23),
	datab => \U10|breg32~41_combout\,
	datac => \U10|Equal0~1_combout\,
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a12\,
	combout => \U10|regA[12]~24_combout\);

-- Location: LCFF_X94_Y22_N23
\U10|breg32_rtl_0_bypass[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[9]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(20));

-- Location: LCCOMB_X88_Y22_N26
\U10|regA[9]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[9]~27_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(20)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0|auto_generated|ram_block1a9\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32~41_combout\,
	datad => \U10|breg32_rtl_0_bypass\(20),
	combout => \U10|regA[9]~27_combout\);

-- Location: LCCOMB_X88_Y22_N6
\U10|regA[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[7]~29_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(18))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a7\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(18),
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32~41_combout\,
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a7\,
	combout => \U10|regA[7]~29_combout\);

-- Location: LCFF_X86_Y24_N11
\U10|breg32_rtl_0_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[1]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(12));

-- Location: LCCOMB_X86_Y24_N18
\U10|regA[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[1]~30_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(12))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(12),
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0|auto_generated|ram_block1a1\,
	datad => \U10|breg32~41_combout\,
	combout => \U10|regA[1]~30_combout\);

-- Location: LCCOMB_X94_Y24_N16
\U10|regA[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[31]~31_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(42)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0|auto_generated|ram_block1a31\,
	datab => \U10|breg32~41_combout\,
	datac => \U10|Equal0~1_combout\,
	datad => \U10|breg32_rtl_0_bypass\(42),
	combout => \U10|regA[31]~31_combout\);

-- Location: LCCOMB_X87_Y26_N10
\U13|m_out[2]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[2]~44_combout\ = (!\U6|pstate.c_mem_add_st~regout\ & (!\U6|pstate.rtype_ex_st~regout\ & (!\U6|pstate.branch_ex_st~regout\ & \U1|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.rtype_ex_st~regout\,
	datac => \U6|pstate.branch_ex_st~regout\,
	datad => \U1|sr_out\(2),
	combout => \U13|m_out[2]~44_combout\);

-- Location: LCCOMB_X89_Y24_N2
\U16|ShiftRight0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~141_combout\ = (!\U13|m_out[2]~11_combout\ & (\U16|ShiftRight0~84_combout\ & (!\U13|m_out[3]~9_combout\ & !\U13|m_out[1]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U16|ShiftRight0~84_combout\,
	datac => \U13|m_out[3]~9_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~141_combout\);

-- Location: LCCOMB_X90_Y27_N14
\U16|a32~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~55_combout\ = (\U14|m_out[16]~4_combout\) # ((\U13|m_out[19]~25_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(19),
	datac => \U14|m_out[16]~4_combout\,
	datad => \U13|m_out[19]~25_combout\,
	combout => \U16|a32~55_combout\);

-- Location: LCCOMB_X86_Y23_N26
\U16|a32~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~57_combout\ = (\U14|m_out[16]~4_combout\) # ((\U13|m_out[21]~23_combout\) # ((\U12|sr_out\(21) & !\U14|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(21),
	datab => \U14|m_out[16]~4_combout\,
	datac => \U14|Equal2~0_combout\,
	datad => \U13|m_out[21]~23_combout\,
	combout => \U16|a32~57_combout\);

-- Location: LCCOMB_X90_Y28_N10
\U16|a32~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~58_combout\ = (\U14|m_out[16]~4_combout\) # ((\U13|m_out[22]~22_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U13|m_out[22]~22_combout\,
	datac => \U14|Equal2~0_combout\,
	datad => \U12|sr_out\(22),
	combout => \U16|a32~58_combout\);

-- Location: LCCOMB_X92_Y23_N28
\U16|a32~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~59_combout\ = (\U14|m_out[16]~4_combout\) # ((\U13|m_out[23]~21_combout\) # ((\U12|sr_out\(23) & !\U14|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U12|sr_out\(23),
	datac => \U13|m_out[23]~21_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U16|a32~59_combout\);

-- Location: LCCOMB_X91_Y21_N6
\U16|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~10_combout\ = (\U15|alu_ctr[1]~32_combout\ & (!\U15|alu_ctr[0]~21_combout\ & \U16|tmp[24]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|tmp[24]~48_combout\,
	combout => \U16|Mux7~10_combout\);

-- Location: LCCOMB_X86_Y24_N4
\U10|breg32_rtl_1_bypass[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_1_bypass[30]~feeder_combout\ = \U7|m_out[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[19]~15_combout\,
	combout => \U10|breg32_rtl_1_bypass[30]~feeder_combout\);

-- Location: LCCOMB_X94_Y25_N20
\U10|breg32_rtl_1_bypass[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_1_bypass[29]~feeder_combout\ = \U7|m_out[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[18]~16_combout\,
	combout => \U10|breg32_rtl_1_bypass[29]~feeder_combout\);

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(0),
	combout => \iKEY~combout\(0));

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(1),
	combout => \iKEY~combout\(1));

-- Location: LCCOMB_X86_Y22_N30
\U6|pstate.ldreg_st~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|pstate.ldreg_st~feeder_combout\ = \U6|pstate.readmem_st~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U6|pstate.readmem_st~regout\,
	combout => \U6|pstate.ldreg_st~feeder_combout\);

-- Location: LCFF_X86_Y22_N31
\U6|pstate.ldreg_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U6|pstate.ldreg_st~feeder_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.ldreg_st~regout\);

-- Location: LCCOMB_X90_Y27_N18
\U16|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~6_combout\ = (\U15|alu_ctr[2]~28_combout\ & ((!\U15|alu_ctr[3]~22_combout\) # (!\U15|alu_ctr[1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U15|alu_ctr[2]~28_combout\,
	combout => \U16|Mux18~6_combout\);

-- Location: LCCOMB_X92_Y22_N12
\U6|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Mux2~0_combout\ = (!\U4|sr_out\(30) & (!\U4|sr_out\(29) & (!\U4|sr_out\(31) & !\U4|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(30),
	datab => \U4|sr_out\(29),
	datac => \U4|sr_out\(31),
	datad => \U4|sr_out\(27),
	combout => \U6|Mux2~0_combout\);

-- Location: LCCOMB_X88_Y25_N26
\U6|nstate.rtype_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|nstate.rtype_ex_st~0_combout\ = (!\U4|sr_out\(26) & (\U6|pstate.decode_st~regout\ & (!\U4|sr_out\(28) & \U6|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(26),
	datab => \U6|pstate.decode_st~regout\,
	datac => \U4|sr_out\(28),
	datad => \U6|Mux2~0_combout\,
	combout => \U6|nstate.rtype_ex_st~0_combout\);

-- Location: LCFF_X87_Y25_N11
\U6|pstate.rtype_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U6|nstate.rtype_ex_st~0_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.rtype_ex_st~regout\);

-- Location: LCCOMB_X86_Y22_N16
\U6|WideNor0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|WideNor0~0_combout\ = (!\U6|pstate.c_mem_add_st~regout\ & (!\U6|pstate.rtype_ex_st~regout\ & (\U6|pstate.fetch_st~regout\ & !\U6|pstate.decode_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.rtype_ex_st~regout\,
	datac => \U6|pstate.fetch_st~regout\,
	datad => \U6|pstate.decode_st~regout\,
	combout => \U6|WideNor0~0_combout\);

-- Location: LCCOMB_X86_Y21_N18
\U6|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector3~0_combout\ = (\U4|sr_out\(26) & (!\U4|sr_out\(28) & \U4|sr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(26),
	datac => \U4|sr_out\(28),
	datad => \U4|sr_out\(27),
	combout => \U6|Selector3~0_combout\);

-- Location: LCCOMB_X86_Y21_N30
\U6|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector3~1_combout\ = (\U4|sr_out\(30)) # ((\U4|sr_out\(31) & ((!\U6|Selector3~0_combout\))) # (!\U4|sr_out\(31) & (\U6|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Mux0~0_combout\,
	datab => \U6|Selector3~0_combout\,
	datac => \U4|sr_out\(30),
	datad => \U4|sr_out\(31),
	combout => \U6|Selector3~1_combout\);

-- Location: LCCOMB_X86_Y21_N10
\U6|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector3~2_combout\ = (\U6|pstate.readmem_st~regout\ & (\U6|pstate.decode_st~regout\ & ((\U6|Selector3~1_combout\)))) # (!\U6|pstate.readmem_st~regout\ & ((\U6|WideNor0~0_combout\) # ((\U6|pstate.decode_st~regout\ & \U6|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.readmem_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datac => \U6|WideNor0~0_combout\,
	datad => \U6|Selector3~1_combout\,
	combout => \U6|Selector3~2_combout\);

-- Location: LCCOMB_X87_Y23_N26
\U6|Selector3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector3~3_combout\ = (!\U6|Selector3~2_combout\ & (((!\U4|sr_out\(30) & \U6|Mux5~1_combout\)) # (!\U6|pstate.c_mem_add_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U4|sr_out\(30),
	datac => \U6|Mux5~1_combout\,
	datad => \U6|Selector3~2_combout\,
	combout => \U6|Selector3~3_combout\);

-- Location: LCFF_X87_Y23_N27
\U6|pstate.fetch_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U6|Selector3~3_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.fetch_st~regout\);

-- Location: LCCOMB_X86_Y22_N12
\U6|pstate.decode_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|pstate.decode_st~0_combout\ = !\U6|pstate.fetch_st~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U6|pstate.fetch_st~regout\,
	combout => \U6|pstate.decode_st~0_combout\);

-- Location: LCFF_X87_Y23_N1
\U6|pstate.decode_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U6|pstate.decode_st~0_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.decode_st~regout\);

-- Location: LCCOMB_X87_Y23_N18
\U14|m_out[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[2]~22_combout\ = (!\U6|pstate.c_mem_add_st~regout\ & !\U6|pstate.decode_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datad => \U6|pstate.decode_st~regout\,
	combout => \U14|m_out[2]~22_combout\);

-- Location: LCCOMB_X85_Y22_N28
\U2|m_out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U2|m_out[7]~7_combout\ = (\U1|sr_out\(9)) # ((\U6|pstate.readmem_st~regout\) # (\U6|pstate.writemem_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(9),
	datab => \U6|pstate.readmem_st~regout\,
	datad => \U6|pstate.writemem_st~regout\,
	combout => \U2|m_out[7]~7_combout\);

-- Location: LCCOMB_X88_Y24_N14
\U4|sr_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~0_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(0),
	combout => \U4|sr_out~0_combout\);

-- Location: LCCOMB_X85_Y24_N6
\U4|sr_out[12]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out[12]~1_combout\ = (!\U6|pstate.fetch_st~regout\) # (!\iKEY~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iKEY~combout\(1),
	datad => \U6|pstate.fetch_st~regout\,
	combout => \U4|sr_out[12]~1_combout\);

-- Location: LCFF_X88_Y24_N15
\U4|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~0_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(0));

-- Location: LCFF_X87_Y24_N3
\U12|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[2]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(2));

-- Location: LCCOMB_X87_Y24_N2
\U14|m_out[2]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[2]~51_combout\ = (\U6|pstate.fetch_st~regout\ & ((\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(2))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U12|sr_out\(2)))))) # (!\U6|pstate.fetch_st~regout\ & (((!\U6|pstate.c_mem_add_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(2),
	datab => \U6|pstate.fetch_st~regout\,
	datac => \U12|sr_out\(2),
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U14|m_out[2]~51_combout\);

-- Location: LCCOMB_X87_Y24_N30
\U14|m_out[2]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[2]~52_combout\ = (\U6|pstate.decode_st~regout\ & (((\U4|sr_out\(0))))) # (!\U6|pstate.decode_st~regout\ & ((\U14|m_out[2]~51_combout\) # ((!\U6|pstate.fetch_st~regout\ & \U4|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datac => \U4|sr_out\(0),
	datad => \U14|m_out[2]~51_combout\,
	combout => \U14|m_out[2]~52_combout\);

-- Location: LCCOMB_X85_Y21_N20
\U5|sr_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[5]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(5),
	combout => \U5|sr_out[5]~feeder_combout\);

-- Location: LCFF_X85_Y21_N21
\U5|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(5));

-- Location: LCCOMB_X85_Y21_N22
\U7|m_out[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[5]~21_combout\ = (\U6|pstate.ldreg_st~regout\ & ((\U5|sr_out\(5)))) # (!\U6|pstate.ldreg_st~regout\ & (\U17|sr_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(5),
	datab => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(5),
	combout => \U7|m_out[5]~21_combout\);

-- Location: LCFF_X94_Y24_N31
\U10|breg32_rtl_0_bypass[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[5]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(16));

-- Location: LCFF_X85_Y22_N29
\U5|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(6));

-- Location: LCCOMB_X85_Y22_N30
\U7|m_out[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[6]~20_combout\ = (\U6|pstate.ldreg_st~regout\ & ((\U5|sr_out\(6)))) # (!\U6|pstate.ldreg_st~regout\ & (\U17|sr_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(6),
	datab => \U6|pstate.ldreg_st~regout\,
	datad => \U5|sr_out\(6),
	combout => \U7|m_out[6]~20_combout\);

-- Location: LCFF_X94_Y22_N17
\U10|breg32_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[6]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(17));

-- Location: LCCOMB_X85_Y25_N16
\U7|m_out[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[7]~29_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(7))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(7),
	datab => \U6|pstate.ldreg_st~regout\,
	datad => \U17|sr_out\(7),
	combout => \U7|m_out[7]~29_combout\);

-- Location: LCCOMB_X94_Y24_N4
\U10|breg32_rtl_0_bypass[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[18]~feeder_combout\ = \U7|m_out[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[7]~29_combout\,
	combout => \U10|breg32_rtl_0_bypass[18]~feeder_combout\);

-- Location: LCFF_X94_Y24_N5
\U10|breg32_rtl_0_bypass[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(18));

-- Location: LCFF_X83_Y24_N21
\U4|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(18));

-- Location: LCFF_X87_Y23_N23
\U12|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[10]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(10));

-- Location: LCCOMB_X85_Y22_N0
\U5|sr_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[12]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(12),
	combout => \U5|sr_out[12]~feeder_combout\);

-- Location: LCFF_X85_Y22_N1
\U5|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(12));

-- Location: LCCOMB_X88_Y24_N0
\U4|sr_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~2_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(1),
	combout => \U4|sr_out~2_combout\);

-- Location: LCFF_X88_Y24_N1
\U4|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~2_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(1));

-- Location: LCCOMB_X83_Y25_N26
\U4|sr_out~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~26_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & ((\U4|sr_out\(25)))) # (!\U6|pstate.fetch_st~regout\ & (\U3|altsyncram_component|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|altsyncram_component|auto_generated|q_a\(25),
	datab => \iKEY~combout\(1),
	datac => \U4|sr_out\(25),
	datad => \U6|pstate.fetch_st~regout\,
	combout => \U4|sr_out~26_combout\);

-- Location: LCFF_X83_Y25_N27
\U4|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(25));

-- Location: LCFF_X83_Y24_N19
\U10|breg32_rtl_1_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U8|m_out[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(7));

-- Location: LCFF_X83_Y23_N5
\U5|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(23));

-- Location: LCCOMB_X87_Y25_N18
\U13|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|Equal1~0_combout\ = (\U6|pstate.c_mem_add_st~regout\) # ((\U6|pstate.branch_ex_st~regout\) # (\U6|pstate.rtype_ex_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.c_mem_add_st~regout\,
	datac => \U6|pstate.branch_ex_st~regout\,
	datad => \U6|pstate.rtype_ex_st~regout\,
	combout => \U13|Equal1~0_combout\);

-- Location: LCCOMB_X92_Y25_N20
\U1|sr_out[23]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[23]~21_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(23))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux8~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(23),
	datad => \U16|Mux8~8_combout\,
	combout => \U1|sr_out[23]~21_combout\);

-- Location: LCFF_X85_Y22_N11
\U5|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(8));

-- Location: LCCOMB_X85_Y22_N10
\U7|m_out[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[8]~28_combout\ = (\U6|pstate.ldreg_st~regout\ & ((\U5|sr_out\(8)))) # (!\U6|pstate.ldreg_st~regout\ & (\U17|sr_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U17|sr_out\(8),
	datac => \U5|sr_out\(8),
	datad => \U6|pstate.ldreg_st~regout\,
	combout => \U7|m_out[8]~28_combout\);

-- Location: LCFF_X83_Y22_N19
\U5|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(11));

-- Location: LCCOMB_X94_Y24_N26
\U10|breg32_rtl_0_bypass[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[22]~feeder_combout\ = \U7|m_out[11]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[11]~25_combout\,
	combout => \U10|breg32_rtl_0_bypass[22]~feeder_combout\);

-- Location: LCFF_X94_Y24_N27
\U10|breg32_rtl_0_bypass[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(22));

-- Location: LCFF_X83_Y25_N29
\U4|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(22));

-- Location: LCCOMB_X83_Y25_N28
\U4|sr_out~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~23_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & (\U4|sr_out\(22))) # (!\U6|pstate.fetch_st~regout\ & ((\U3|altsyncram_component|auto_generated|q_a\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \iKEY~combout\(1),
	datac => \U4|sr_out\(22),
	datad => \U3|altsyncram_component|auto_generated|q_a\(22),
	combout => \U4|sr_out~23_combout\);

-- Location: LCCOMB_X92_Y24_N20
\U1|sr_out[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[14]~12_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(14))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(14),
	datad => \U16|Mux17~7_combout\,
	combout => \U1|sr_out[14]~12_combout\);

-- Location: LCCOMB_X86_Y21_N14
\U6|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Mux4~1_combout\ = (!\U4|sr_out\(28) & \U4|sr_out\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|sr_out\(28),
	datad => \U4|sr_out\(27),
	combout => \U6|Mux4~1_combout\);

-- Location: LCCOMB_X88_Y25_N24
\U6|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Mux4~0_combout\ = (!\U4|sr_out\(30) & (!\U4|sr_out\(29) & !\U4|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(30),
	datab => \U4|sr_out\(29),
	datad => \U4|sr_out\(31),
	combout => \U6|Mux4~0_combout\);

-- Location: LCCOMB_X86_Y21_N4
\U6|nstate.jump_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|nstate.jump_ex_st~0_combout\ = (!\U4|sr_out\(26) & (\U6|pstate.decode_st~regout\ & (\U6|Mux4~1_combout\ & \U6|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(26),
	datab => \U6|pstate.decode_st~regout\,
	datac => \U6|Mux4~1_combout\,
	datad => \U6|Mux4~0_combout\,
	combout => \U6|nstate.jump_ex_st~0_combout\);

-- Location: LCFF_X86_Y21_N5
\U6|pstate.jump_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U6|nstate.jump_ex_st~0_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.jump_ex_st~regout\);

-- Location: LCFF_X88_Y24_N11
\U12|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[1]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(1));

-- Location: LCCOMB_X87_Y23_N10
\U14|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|Equal2~0_combout\ = (\U6|pstate.c_mem_add_st~regout\) # ((\U6|pstate.decode_st~regout\) # (!\U6|pstate.fetch_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datad => \U6|pstate.fetch_st~regout\,
	combout => \U14|Equal2~0_combout\);

-- Location: LCCOMB_X88_Y24_N10
\U14|m_out[1]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[1]~50_combout\ = (\U14|m_out[1]~2_combout\ & ((\U4|sr_out\(1)) # ((\U12|sr_out\(1) & !\U14|Equal2~0_combout\)))) # (!\U14|m_out[1]~2_combout\ & (((\U12|sr_out\(1) & !\U14|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~2_combout\,
	datab => \U4|sr_out\(1),
	datac => \U12|sr_out\(1),
	datad => \U14|Equal2~0_combout\,
	combout => \U14|m_out[1]~50_combout\);

-- Location: LCFF_X87_Y24_N27
\U12|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(0));

-- Location: LCCOMB_X87_Y24_N16
\U14|m_out[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[0]~3_combout\ = (\U14|m_out[1]~2_combout\ & ((\U4|sr_out\(0)) # ((\U12|sr_out\(0) & !\U14|Equal2~0_combout\)))) # (!\U14|m_out[1]~2_combout\ & (\U12|sr_out\(0) & ((!\U14|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~2_combout\,
	datab => \U12|sr_out\(0),
	datac => \U4|sr_out\(0),
	datad => \U14|Equal2~0_combout\,
	combout => \U14|m_out[0]~3_combout\);

-- Location: LCCOMB_X90_Y22_N0
\U16|tmp[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[0]~0_combout\ = (\U13|m_out[0]~7_combout\ & ((GND) # (!\U14|m_out[0]~3_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[0]~3_combout\ $ (GND)))
-- \U16|tmp[0]~1\ = CARRY((\U13|m_out[0]~7_combout\) # (!\U14|m_out[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[0]~3_combout\,
	datad => VCC,
	combout => \U16|tmp[0]~0_combout\,
	cout => \U16|tmp[0]~1\);

-- Location: LCCOMB_X90_Y22_N2
\U16|tmp[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[1]~2_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[1]~50_combout\ & (!\U16|tmp[0]~1\)) # (!\U14|m_out[1]~50_combout\ & (\U16|tmp[0]~1\ & VCC)))) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[1]~50_combout\ & ((\U16|tmp[0]~1\) # (GND))) # 
-- (!\U14|m_out[1]~50_combout\ & (!\U16|tmp[0]~1\))))
-- \U16|tmp[1]~3\ = CARRY((\U13|m_out[1]~41_combout\ & (\U14|m_out[1]~50_combout\ & !\U16|tmp[0]~1\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[1]~50_combout\) # (!\U16|tmp[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U14|m_out[1]~50_combout\,
	datad => VCC,
	cin => \U16|tmp[0]~1\,
	combout => \U16|tmp[1]~2_combout\,
	cout => \U16|tmp[1]~3\);

-- Location: LCCOMB_X87_Y21_N22
\U10|breg32_rtl_1_bypass[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_1_bypass[27]~feeder_combout\ = \U7|m_out[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[16]~18_combout\,
	combout => \U10|breg32_rtl_1_bypass[27]~feeder_combout\);

-- Location: LCFF_X87_Y21_N23
\U10|breg32_rtl_1_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_1_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(27));

-- Location: LCFF_X83_Y24_N9
\U5|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(17));

-- Location: LCCOMB_X94_Y22_N6
\U10|breg32_rtl_1_bypass[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_1_bypass[28]~feeder_combout\ = \U7|m_out[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[17]~17_combout\,
	combout => \U10|breg32_rtl_1_bypass[28]~feeder_combout\);

-- Location: LCFF_X94_Y22_N7
\U10|breg32_rtl_1_bypass[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_1_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(28));

-- Location: LCCOMB_X85_Y25_N6
\U12|sr_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U12|sr_out[18]~feeder_combout\ = \U10|regB[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U10|regB[18]~14_combout\,
	combout => \U12|sr_out[18]~feeder_combout\);

-- Location: LCFF_X85_Y25_N7
\U12|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U12|sr_out[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(18));

-- Location: LCCOMB_X87_Y23_N24
\U14|m_out[16]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[16]~4_combout\ = (\U4|sr_out\(15) & ((\U6|pstate.c_mem_add_st~regout\) # (\U6|pstate.decode_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datad => \U4|sr_out\(15),
	combout => \U14|m_out[16]~4_combout\);

-- Location: LCCOMB_X92_Y24_N14
\U1|sr_out[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[18]~16_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(18))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(18),
	datad => \U16|Mux13~8_combout\,
	combout => \U1|sr_out[18]~16_combout\);

-- Location: LCFF_X83_Y24_N13
\U4|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(16));

-- Location: LCFF_X92_Y24_N15
\U1|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[18]~16_combout\,
	sdata => \U4|sr_out\(16),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(18));

-- Location: LCCOMB_X87_Y25_N8
\U13|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|Equal0~1_combout\ = (\U6|pstate.branch_ex_st~regout\) # (\U6|pstate.c_mem_add_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.branch_ex_st~regout\,
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U13|Equal0~1_combout\);

-- Location: LCCOMB_X87_Y25_N10
\U13|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|Equal0~3_combout\ = (\U6|pstate.rtype_ex_st~regout\ & ((\U13|Equal0~2_combout\) # ((!\U6|Mux4~0_combout\)))) # (!\U6|pstate.rtype_ex_st~regout\ & (((\U13|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|Equal0~2_combout\,
	datab => \U13|Equal0~1_combout\,
	datac => \U6|pstate.rtype_ex_st~regout\,
	datad => \U6|Mux4~0_combout\,
	combout => \U13|Equal0~3_combout\);

-- Location: LCCOMB_X91_Y25_N22
\U13|m_out[18]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[18]~26_combout\ = (\U11|sr_out\(18) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(18))))) # (!\U11|sr_out\(18) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(18),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(18),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[18]~26_combout\);

-- Location: LCCOMB_X91_Y28_N30
\U16|a32~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~54_combout\ = (\U14|m_out[16]~4_combout\) # ((\U13|m_out[18]~26_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(18),
	datac => \U14|m_out[16]~4_combout\,
	datad => \U13|m_out[18]~26_combout\,
	combout => \U16|a32~54_combout\);

-- Location: LCCOMB_X91_Y28_N0
\U16|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~4_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[18]~18_combout\ & ((\U15|alu_ctr[0]~21_combout\) # (\U13|m_out[18]~26_combout\))) # (!\U14|m_out[18]~18_combout\ & 
-- (\U15|alu_ctr[0]~21_combout\ & \U13|m_out[18]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[18]~18_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U13|m_out[18]~26_combout\,
	combout => \U16|Mux13~4_combout\);

-- Location: LCCOMB_X86_Y23_N16
\U14|m_out[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[18]~18_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(18) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(18),
	datab => \U14|Equal2~0_combout\,
	datad => \U14|m_out[16]~4_combout\,
	combout => \U14|m_out[18]~18_combout\);

-- Location: LCCOMB_X87_Y23_N0
\U14|m_out[17]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[17]~19_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(17) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U12|sr_out\(17),
	datad => \U14|Equal2~0_combout\,
	combout => \U14|m_out[17]~19_combout\);

-- Location: LCCOMB_X94_Y23_N16
\U10|breg32_rtl_0_bypass[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[26]~feeder_combout\ = \U7|m_out[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[15]~19_combout\,
	combout => \U10|breg32_rtl_0_bypass[26]~feeder_combout\);

-- Location: LCFF_X94_Y23_N17
\U10|breg32_rtl_0_bypass[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(26));

-- Location: LCFF_X83_Y23_N25
\U5|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(19));

-- Location: LCCOMB_X83_Y23_N0
\U7|m_out[19]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[19]~15_combout\ = (\U6|pstate.ldreg_st~regout\ & ((\U5|sr_out\(19)))) # (!\U6|pstate.ldreg_st~regout\ & (\U17|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(19),
	datab => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(19),
	combout => \U7|m_out[19]~15_combout\);

-- Location: LCFF_X85_Y24_N13
\U5|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(20));

-- Location: LCCOMB_X85_Y24_N10
\U7|m_out[20]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[20]~14_combout\ = (\U6|pstate.ldreg_st~regout\ & ((\U5|sr_out\(20)))) # (!\U6|pstate.ldreg_st~regout\ & (\U17|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(20),
	datac => \U6|pstate.ldreg_st~regout\,
	datad => \U5|sr_out\(20),
	combout => \U7|m_out[20]~14_combout\);

-- Location: LCCOMB_X85_Y26_N20
\U5|sr_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[24]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(24),
	combout => \U5|sr_out[24]~feeder_combout\);

-- Location: LCFF_X85_Y26_N21
\U5|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(24));

-- Location: LCCOMB_X92_Y23_N20
\U16|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~8_combout\ = (\U15|alu_ctr[3]~22_combout\ & (\U15|alu_ctr[2]~28_combout\ & !\U15|alu_ctr[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux24~8_combout\);

-- Location: LCFF_X87_Y25_N21
\U12|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[24]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(24));

-- Location: LCCOMB_X88_Y23_N18
\U14|m_out[24]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[24]~12_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|Equal2~0_combout\,
	datac => \U12|sr_out\(24),
	datad => \U14|m_out[16]~4_combout\,
	combout => \U14|m_out[24]~12_combout\);

-- Location: LCCOMB_X93_Y23_N24
\U16|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~2_combout\ = (\U13|m_out[24]~20_combout\ & ((\U16|Mux24~8_combout\) # (!\U14|m_out[24]~12_combout\))) # (!\U13|m_out[24]~20_combout\ & ((\U14|m_out[24]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[24]~20_combout\,
	datab => \U16|Mux24~8_combout\,
	datad => \U14|m_out[24]~12_combout\,
	combout => \U16|Mux7~2_combout\);

-- Location: LCFF_X85_Y25_N17
\U5|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(28));

-- Location: LCCOMB_X93_Y24_N26
\U16|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~0_combout\ = (\U15|alu_ctr[0]~21_combout\) # ((\U15|alu_ctr[1]~32_combout\) # (!\U15|alu_ctr[3]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[3]~22_combout\,
	combout => \U16|Mux2~0_combout\);

-- Location: LCCOMB_X93_Y24_N16
\U16|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~0_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & (((\U16|Mux2~0_combout\)) # (!\U16|ShiftLeft0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|ShiftLeft0~20_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|Mux2~0_combout\,
	combout => \U16|Mux3~0_combout\);

-- Location: LCCOMB_X90_Y26_N6
\U16|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~10_combout\ = (!\U13|m_out[3]~9_combout\ & !\U13|m_out[2]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U13|m_out[3]~9_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X89_Y26_N4
\U16|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~2_combout\ = (\U13|m_out[3]~9_combout\) # ((\U13|m_out[1]~41_combout\ & !\U13|m_out[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|Mux29~2_combout\);

-- Location: LCFF_X85_Y24_N23
\U12|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[22]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(22));

-- Location: LCCOMB_X87_Y25_N0
\U6|s_aluAin[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|s_aluAin[1]~2_combout\ = (!\U4|sr_out\(28) & (!\U4|sr_out\(26) & (\U6|pstate.rtype_ex_st~regout\ & \U6|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(28),
	datab => \U4|sr_out\(26),
	datac => \U6|pstate.rtype_ex_st~regout\,
	datad => \U6|Mux4~0_combout\,
	combout => \U6|s_aluAin[1]~2_combout\);

-- Location: LCCOMB_X87_Y25_N14
\U13|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|Equal0~0_combout\ = (\U4|sr_out\(28)) # ((\U4|sr_out\(26)) # (!\U6|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(28),
	datab => \U4|sr_out\(26),
	datad => \U6|Mux4~0_combout\,
	combout => \U13|Equal0~0_combout\);

-- Location: LCCOMB_X87_Y25_N16
\U13|m_out[1]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[1]~40_combout\ = (\U11|sr_out\(1) & ((\U6|pstate.rtype_ex_st~regout\ & (\U13|Equal0~0_combout\)) # (!\U6|pstate.rtype_ex_st~regout\ & ((\U13|Equal0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(1),
	datab => \U6|pstate.rtype_ex_st~regout\,
	datac => \U13|Equal0~0_combout\,
	datad => \U13|Equal0~1_combout\,
	combout => \U13|m_out[1]~40_combout\);

-- Location: LCCOMB_X87_Y22_N22
\U13|m_out[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[4]~12_combout\ = (\U6|s_aluAin[1]~2_combout\ & (((\U4|sr_out\(10))))) # (!\U6|s_aluAin[1]~2_combout\ & (\U1|sr_out\(4) & (!\U13|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(4),
	datab => \U6|s_aluAin[1]~2_combout\,
	datac => \U13|Equal0~3_combout\,
	datad => \U4|sr_out\(10),
	combout => \U13|m_out[4]~12_combout\);

-- Location: LCCOMB_X87_Y22_N4
\U13|m_out[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[4]~13_combout\ = (\U13|m_out[4]~12_combout\) # ((\U11|sr_out\(4) & (\U13|Equal0~3_combout\ & !\U6|s_aluAin[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(4),
	datab => \U13|Equal0~3_combout\,
	datac => \U6|s_aluAin[1]~2_combout\,
	datad => \U13|m_out[4]~12_combout\,
	combout => \U13|m_out[4]~13_combout\);

-- Location: LCFF_X94_Y25_N27
\U10|breg32_rtl_1_bypass[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[25]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(36));

-- Location: LCFF_X85_Y25_N15
\U5|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(26));

-- Location: LCCOMB_X87_Y24_N12
\U14|m_out[26]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[26]~10_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(26) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(26),
	datab => \U14|m_out[16]~4_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U14|m_out[26]~10_combout\);

-- Location: LCCOMB_X93_Y25_N16
\U16|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~2_combout\ = (\U13|m_out[26]~18_combout\ & ((\U16|Mux24~8_combout\) # (!\U14|m_out[26]~10_combout\))) # (!\U13|m_out[26]~18_combout\ & (\U14|m_out[26]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[26]~18_combout\,
	datac => \U14|m_out[26]~10_combout\,
	datad => \U16|Mux24~8_combout\,
	combout => \U16|Mux5~2_combout\);

-- Location: LCFF_X86_Y23_N23
\U12|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[12]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(12));

-- Location: LCCOMB_X86_Y23_N22
\U14|m_out[12]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[12]~30_combout\ = (\U6|pstate.decode_st~regout\ & (\U4|sr_out\(12))) # (!\U6|pstate.decode_st~regout\ & ((\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(12))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U12|sr_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(12),
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(12),
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U14|m_out[12]~30_combout\);

-- Location: LCCOMB_X86_Y23_N24
\U14|m_out[12]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[12]~31_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[12]~30_combout\)))) # (!\U14|m_out[1]~21_combout\ & (!\U14|m_out[2]~22_combout\ & (\U4|sr_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~21_combout\,
	datab => \U14|m_out[2]~22_combout\,
	datac => \U4|sr_out\(10),
	datad => \U14|m_out[12]~30_combout\,
	combout => \U14|m_out[12]~31_combout\);

-- Location: LCCOMB_X89_Y27_N4
\U16|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~68_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[12]~31_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[14]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[12]~31_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[14]~27_combout\,
	combout => \U16|ShiftLeft0~68_combout\);

-- Location: LCFF_X86_Y23_N15
\U12|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[13]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(13));

-- Location: LCCOMB_X86_Y23_N14
\U14|m_out[13]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[13]~28_combout\ = (\U6|pstate.decode_st~regout\ & (\U4|sr_out\(13))) # (!\U6|pstate.decode_st~regout\ & ((\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(13))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U12|sr_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(13),
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(13),
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U14|m_out[13]~28_combout\);

-- Location: LCCOMB_X87_Y23_N2
\U14|m_out[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[1]~21_combout\ = (\U6|pstate.fetch_st~regout\ & !\U6|pstate.decode_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.fetch_st~regout\,
	datad => \U6|pstate.decode_st~regout\,
	combout => \U14|m_out[1]~21_combout\);

-- Location: LCCOMB_X86_Y23_N20
\U14|m_out[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[13]~29_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[13]~28_combout\)))) # (!\U14|m_out[1]~21_combout\ & (\U4|sr_out\(11) & (!\U14|m_out[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(11),
	datab => \U14|m_out[2]~22_combout\,
	datac => \U14|m_out[13]~28_combout\,
	datad => \U14|m_out[1]~21_combout\,
	combout => \U14|m_out[13]~29_combout\);

-- Location: LCCOMB_X87_Y22_N30
\U4|sr_out~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~10_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iKEY~combout\(1),
	datac => \U3|altsyncram_component|auto_generated|q_a\(9),
	combout => \U4|sr_out~10_combout\);

-- Location: LCFF_X87_Y22_N31
\U4|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~10_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(9));

-- Location: LCCOMB_X87_Y22_N14
\U14|m_out[11]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[11]~33_combout\ = (\U14|m_out[1]~21_combout\ & (\U14|m_out[11]~32_combout\)) # (!\U14|m_out[1]~21_combout\ & (((!\U14|m_out[2]~22_combout\ & \U4|sr_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[11]~32_combout\,
	datab => \U14|m_out[2]~22_combout\,
	datac => \U4|sr_out\(9),
	datad => \U14|m_out[1]~21_combout\,
	combout => \U14|m_out[11]~33_combout\);

-- Location: LCCOMB_X89_Y27_N10
\U16|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~63_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[11]~33_combout\))) # (!\U13|m_out[1]~41_combout\ & (\U14|m_out[13]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[13]~29_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[11]~33_combout\,
	combout => \U16|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X89_Y27_N2
\U16|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~69_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~63_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftLeft0~68_combout\,
	datad => \U16|ShiftLeft0~63_combout\,
	combout => \U16|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X91_Y28_N18
\U16|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~88_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~69_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~87_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datad => \U16|ShiftLeft0~69_combout\,
	combout => \U16|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X87_Y27_N4
\U16|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~4_combout\ = (\U13|m_out[4]~13_combout\) # (\U13|m_out[3]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U13|m_out[4]~13_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|Mux24~4_combout\);

-- Location: LCCOMB_X87_Y25_N4
\U13|m_out[0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[0]~43_combout\ = (\U1|sr_out\(0) & (!\U6|pstate.rtype_ex_st~regout\ & (!\U6|pstate.c_mem_add_st~regout\ & !\U6|pstate.branch_ex_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(0),
	datab => \U6|pstate.rtype_ex_st~regout\,
	datac => \U6|pstate.c_mem_add_st~regout\,
	datad => \U6|pstate.branch_ex_st~regout\,
	combout => \U13|m_out[0]~43_combout\);

-- Location: LCCOMB_X86_Y22_N26
\U10|regA[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[0]~0_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(11)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(11),
	datad => \U10|breg32~41_combout\,
	combout => \U10|regA[0]~0_combout\);

-- Location: LCFF_X87_Y25_N29
\U11|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regA[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(0));

-- Location: LCCOMB_X87_Y25_N28
\U13|m_out[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[0]~6_combout\ = (\U11|sr_out\(0) & ((\U6|pstate.rtype_ex_st~regout\ & ((\U13|Equal0~0_combout\))) # (!\U6|pstate.rtype_ex_st~regout\ & (\U13|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|Equal0~1_combout\,
	datab => \U6|pstate.rtype_ex_st~regout\,
	datac => \U11|sr_out\(0),
	datad => \U13|Equal0~0_combout\,
	combout => \U13|m_out[0]~6_combout\);

-- Location: LCCOMB_X87_Y25_N22
\U13|m_out[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[0]~7_combout\ = (\U13|m_out[0]~43_combout\) # ((\U13|m_out[0]~6_combout\) # ((\U4|sr_out\(6) & \U6|s_aluAin[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(6),
	datab => \U6|s_aluAin[1]~2_combout\,
	datac => \U13|m_out[0]~43_combout\,
	datad => \U13|m_out[0]~6_combout\,
	combout => \U13|m_out[0]~7_combout\);

-- Location: LCFF_X86_Y27_N9
\U12|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[21]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(21));

-- Location: LCCOMB_X86_Y28_N22
\U16|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~101_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(19))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(19),
	datab => \U13|m_out[0]~7_combout\,
	datac => \U12|sr_out\(21),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X86_Y28_N24
\U16|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~103_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & ((\U16|ShiftLeft0~102_combout\) # (\U16|ShiftLeft0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~102_combout\,
	datab => \U14|Equal2~0_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U16|ShiftLeft0~101_combout\,
	combout => \U16|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X87_Y27_N6
\U16|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~5_combout\ = (\U13|m_out[4]~13_combout\) # ((\U13|m_out[2]~11_combout\ & !\U13|m_out[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[4]~13_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|Mux24~5_combout\);

-- Location: LCCOMB_X94_Y25_N24
\U16|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~3_combout\ = (\U16|Mux24~5_combout\ & (((\U16|ShiftLeft0~103_combout\) # (\U16|Mux24~4_combout\)))) # (!\U16|Mux24~5_combout\ & (\U16|ShiftLeft0~118_combout\ & ((!\U16|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~118_combout\,
	datab => \U16|ShiftLeft0~103_combout\,
	datac => \U16|Mux24~5_combout\,
	datad => \U16|Mux24~4_combout\,
	combout => \U16|Mux5~3_combout\);

-- Location: LCCOMB_X93_Y25_N26
\U16|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~4_combout\ = (\U16|Mux24~4_combout\ & ((\U16|Mux5~3_combout\ & (\U16|ShiftLeft0~54_combout\)) # (!\U16|Mux5~3_combout\ & ((\U16|ShiftLeft0~88_combout\))))) # (!\U16|Mux24~4_combout\ & (((\U16|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~54_combout\,
	datab => \U16|ShiftLeft0~88_combout\,
	datac => \U16|Mux24~4_combout\,
	datad => \U16|Mux5~3_combout\,
	combout => \U16|Mux5~4_combout\);

-- Location: LCCOMB_X93_Y25_N0
\U16|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~7_combout\ = (\U15|alu_ctr[2]~28_combout\) # ((\U15|alu_ctr[3]~22_combout\ & \U15|alu_ctr[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U15|alu_ctr[2]~28_combout\,
	combout => \U16|Mux24~7_combout\);

-- Location: LCFF_X87_Y25_N9
\U12|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[25]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(25));

-- Location: LCCOMB_X86_Y24_N24
\U14|m_out[25]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[25]~11_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(25) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datac => \U12|sr_out\(25),
	datad => \U14|Equal2~0_combout\,
	combout => \U14|m_out[25]~11_combout\);

-- Location: LCCOMB_X92_Y25_N2
\U1|sr_out[24]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[24]~22_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(24))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux7~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(24),
	datad => \U16|Mux7~9_combout\,
	combout => \U1|sr_out[24]~22_combout\);

-- Location: LCFF_X92_Y25_N3
\U1|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[24]~22_combout\,
	sdata => \U4|sr_out\(22),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(24));

-- Location: LCCOMB_X92_Y25_N30
\U13|m_out[24]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[24]~20_combout\ = (\U11|sr_out\(24) & ((\U13|Equal0~3_combout\) # ((\U1|sr_out\(24) & !\U13|Equal1~0_combout\)))) # (!\U11|sr_out\(24) & (\U1|sr_out\(24) & (!\U13|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(24),
	datab => \U1|sr_out\(24),
	datac => \U13|Equal1~0_combout\,
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[24]~20_combout\);

-- Location: LCCOMB_X86_Y23_N6
\U14|m_out[22]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[22]~14_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(22) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(22),
	datab => \U14|Equal2~0_combout\,
	datad => \U14|m_out[16]~4_combout\,
	combout => \U14|m_out[22]~14_combout\);

-- Location: LCCOMB_X87_Y29_N10
\U16|a32~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~56_combout\ = (\U14|m_out[16]~4_combout\) # ((\U13|m_out[20]~24_combout\) # ((\U12|sr_out\(20) & !\U14|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(20),
	datab => \U14|Equal2~0_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U13|m_out[20]~24_combout\,
	combout => \U16|a32~56_combout\);

-- Location: LCCOMB_X87_Y29_N20
\U16|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~90_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U12|sr_out\(18)))) # (!\U13|m_out[0]~7_combout\ & (\U12|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(19),
	datab => \U12|sr_out\(18),
	datac => \U14|Equal2~0_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X87_Y29_N30
\U16|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~89_combout\ = (\U13|m_out[1]~41_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U14|m_out[16]~23_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[17]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[17]~19_combout\,
	datab => \U14|m_out[16]~23_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X87_Y29_N26
\U16|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~91_combout\ = (\U16|ShiftLeft0~89_combout\) # ((!\U13|m_out[1]~41_combout\ & ((\U14|m_out[16]~4_combout\) # (\U16|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datac => \U16|ShiftLeft0~90_combout\,
	datad => \U16|ShiftLeft0~89_combout\,
	combout => \U16|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X87_Y23_N20
\U14|m_out[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[15]~25_combout\ = (\U14|m_out[1]~21_combout\ & (\U14|m_out[15]~24_combout\)) # (!\U14|m_out[1]~21_combout\ & (((!\U14|m_out[2]~22_combout\ & \U4|sr_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[15]~24_combout\,
	datab => \U14|m_out[2]~22_combout\,
	datac => \U4|sr_out\(13),
	datad => \U14|m_out[1]~21_combout\,
	combout => \U14|m_out[15]~25_combout\);

-- Location: LCCOMB_X91_Y29_N0
\U16|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~73_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[13]~29_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[15]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[1]~41_combout\,
	datac => \U14|m_out[13]~29_combout\,
	datad => \U14|m_out[15]~25_combout\,
	combout => \U16|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X91_Y29_N26
\U16|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~74_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~68_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~73_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftLeft0~68_combout\,
	combout => \U16|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X91_Y27_N30
\U16|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~92_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~74_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~91_combout\,
	datad => \U16|ShiftLeft0~74_combout\,
	combout => \U16|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X88_Y26_N4
\U16|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~55_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[9]~37_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[11]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[9]~37_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[11]~33_combout\,
	combout => \U16|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X88_Y26_N0
\U16|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~51_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[8]~39_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[10]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[8]~39_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[10]~35_combout\,
	combout => \U16|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X88_Y26_N2
\U16|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~56_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~51_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftLeft0~55_combout\,
	datad => \U16|ShiftLeft0~51_combout\,
	combout => \U16|ShiftLeft0~56_combout\);

-- Location: LCFF_X87_Y24_N7
\U12|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[5]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(5));

-- Location: LCCOMB_X87_Y24_N6
\U14|m_out[5]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[5]~44_combout\ = (\U6|pstate.decode_st~regout\ & (\U4|sr_out\(5))) # (!\U6|pstate.decode_st~regout\ & ((\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(5))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U12|sr_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(5),
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(5),
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U14|m_out[5]~44_combout\);

-- Location: LCCOMB_X88_Y24_N26
\U4|sr_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~4_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(3),
	combout => \U4|sr_out~4_combout\);

-- Location: LCFF_X88_Y24_N27
\U4|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~4_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(3));

-- Location: LCCOMB_X88_Y24_N18
\U14|m_out[5]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[5]~45_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[5]~44_combout\)))) # (!\U14|m_out[1]~21_combout\ & (!\U14|m_out[2]~22_combout\ & ((\U4|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[2]~22_combout\,
	datab => \U14|m_out[1]~21_combout\,
	datac => \U14|m_out[5]~44_combout\,
	datad => \U4|sr_out\(3),
	combout => \U14|m_out[5]~45_combout\);

-- Location: LCCOMB_X88_Y23_N30
\U16|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~39_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[5]~45_combout\))) # (!\U13|m_out[1]~41_combout\ & (\U14|m_out[7]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[7]~41_combout\,
	datac => \U14|m_out[5]~45_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~39_combout\);

-- Location: LCFF_X88_Y23_N9
\U12|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[6]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(6));

-- Location: LCCOMB_X88_Y23_N8
\U14|m_out[6]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[6]~42_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (((\U4|sr_out\(6))))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U6|pstate.decode_st~regout\ & ((\U4|sr_out\(6)))) # (!\U6|pstate.decode_st~regout\ & (\U12|sr_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(6),
	datad => \U4|sr_out\(6),
	combout => \U14|m_out[6]~42_combout\);

-- Location: LCCOMB_X88_Y23_N22
\U14|m_out[6]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[6]~43_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[6]~42_combout\)))) # (!\U14|m_out[1]~21_combout\ & (!\U14|m_out[2]~22_combout\ & (\U4|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[2]~22_combout\,
	datab => \U4|sr_out\(4),
	datac => \U14|m_out[6]~42_combout\,
	datad => \U14|m_out[1]~21_combout\,
	combout => \U14|m_out[6]~43_combout\);

-- Location: LCCOMB_X88_Y23_N28
\U16|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~35_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[4]~47_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[6]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[4]~47_combout\,
	datac => \U14|m_out[6]~43_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X88_Y23_N4
\U16|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~40_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~35_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~39_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftLeft0~35_combout\,
	combout => \U16|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X91_Y27_N14
\U16|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~57_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~40_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~56_combout\,
	datac => \U16|ShiftLeft0~40_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X87_Y24_N18
\U16|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~21_combout\ = (\U13|m_out[0]~7_combout\ & (\U14|m_out[0]~3_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U14|m_out[1]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U14|m_out[0]~3_combout\,
	datad => \U14|m_out[1]~50_combout\,
	combout => \U16|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X87_Y24_N0
\U16|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~25_combout\ = (\U16|ShiftLeft0~24_combout\) # ((\U13|m_out[1]~41_combout\ & \U16|ShiftLeft0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~24_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datad => \U16|ShiftLeft0~21_combout\,
	combout => \U16|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X91_Y27_N22
\U16|ShiftLeft0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~133_combout\ = (!\U13|m_out[3]~9_combout\ & (\U16|ShiftLeft0~25_combout\ & !\U13|m_out[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~25_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X90_Y25_N0
\U16|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~6_combout\ = (\U15|alu_ctr[0]~21_combout\) # ((\U13|m_out[3]~9_combout\ & \U16|ShiftLeft0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~19_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux10~6_combout\);

-- Location: LCCOMB_X90_Y25_N18
\U16|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~18_combout\ = (\U15|alu_ctr[0]~21_combout\) # ((!\U16|ShiftLeft0~15_combout\ & (\U13|m_out[4]~13_combout\ & !\U16|ShiftLeft0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~15_combout\,
	datab => \U13|m_out[4]~13_combout\,
	datac => \U16|ShiftLeft0~18_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux10~18_combout\);

-- Location: LCCOMB_X91_Y27_N0
\U16|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~1_combout\ = (\U16|Mux10~6_combout\ & ((\U16|a32~47_combout\) # ((!\U16|Mux10~18_combout\)))) # (!\U16|Mux10~6_combout\ & (((\U16|ShiftLeft0~133_combout\ & \U16|Mux10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~47_combout\,
	datab => \U16|ShiftLeft0~133_combout\,
	datac => \U16|Mux10~6_combout\,
	datad => \U16|Mux10~18_combout\,
	combout => \U16|Mux12~1_combout\);

-- Location: LCCOMB_X91_Y27_N26
\U16|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~2_combout\ = (\U16|Mux10~17_combout\ & (((\U16|Mux12~1_combout\)))) # (!\U16|Mux10~17_combout\ & ((\U16|Mux12~1_combout\ & ((\U16|ShiftLeft0~57_combout\))) # (!\U16|Mux12~1_combout\ & (\U16|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux10~17_combout\,
	datab => \U16|ShiftLeft0~92_combout\,
	datac => \U16|ShiftLeft0~57_combout\,
	datad => \U16|Mux12~1_combout\,
	combout => \U16|Mux12~2_combout\);

-- Location: LCCOMB_X91_Y27_N24
\U16|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~3_combout\ = (!\U15|alu_ctr[1]~32_combout\ & \U16|Mux12~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux12~2_combout\,
	combout => \U16|Mux12~3_combout\);

-- Location: LCCOMB_X90_Y27_N16
\U16|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~4_combout\ = (\U15|alu_ctr[0]~21_combout\ & (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[19]~17_combout\) # (\U13|m_out[19]~25_combout\)))) # (!\U15|alu_ctr[0]~21_combout\ & ((\U15|alu_ctr[1]~32_combout\) # ((\U14|m_out[19]~17_combout\ & 
-- \U13|m_out[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[19]~17_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U13|m_out[19]~25_combout\,
	combout => \U16|Mux12~4_combout\);

-- Location: LCCOMB_X89_Y21_N4
\U16|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~36_combout\ = ((\U13|m_out[18]~26_combout\ $ (\U14|m_out[18]~18_combout\ $ (!\U16|Add1~35\)))) # (GND)
-- \U16|Add1~37\ = CARRY((\U13|m_out[18]~26_combout\ & ((\U14|m_out[18]~18_combout\) # (!\U16|Add1~35\))) # (!\U13|m_out[18]~26_combout\ & (\U14|m_out[18]~18_combout\ & !\U16|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[18]~26_combout\,
	datab => \U14|m_out[18]~18_combout\,
	datad => VCC,
	cin => \U16|Add1~35\,
	combout => \U16|Add1~36_combout\,
	cout => \U16|Add1~37\);

-- Location: LCCOMB_X89_Y21_N6
\U16|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~38_combout\ = (\U14|m_out[19]~17_combout\ & ((\U13|m_out[19]~25_combout\ & (\U16|Add1~37\ & VCC)) # (!\U13|m_out[19]~25_combout\ & (!\U16|Add1~37\)))) # (!\U14|m_out[19]~17_combout\ & ((\U13|m_out[19]~25_combout\ & (!\U16|Add1~37\)) # 
-- (!\U13|m_out[19]~25_combout\ & ((\U16|Add1~37\) # (GND)))))
-- \U16|Add1~39\ = CARRY((\U14|m_out[19]~17_combout\ & (!\U13|m_out[19]~25_combout\ & !\U16|Add1~37\)) # (!\U14|m_out[19]~17_combout\ & ((!\U16|Add1~37\) # (!\U13|m_out[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[19]~17_combout\,
	datab => \U13|m_out[19]~25_combout\,
	datad => VCC,
	cin => \U16|Add1~37\,
	combout => \U16|Add1~38_combout\,
	cout => \U16|Add1~39\);

-- Location: LCCOMB_X92_Y23_N2
\U16|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~7_combout\ = (\U15|alu_ctr[1]~32_combout\ & ((\U16|ShiftLeft0~19_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datac => \U16|ShiftLeft0~19_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux10~7_combout\);

-- Location: LCCOMB_X91_Y27_N6
\U16|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~5_combout\ = (\U16|Mux12~4_combout\ & (((\U16|Add1~38_combout\) # (!\U16|Mux10~7_combout\)))) # (!\U16|Mux12~4_combout\ & (\U16|ShiftRight0~105_combout\ & ((\U16|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~105_combout\,
	datab => \U16|Mux12~4_combout\,
	datac => \U16|Add1~38_combout\,
	datad => \U16|Mux10~7_combout\,
	combout => \U16|Mux12~5_combout\);

-- Location: LCCOMB_X91_Y27_N16
\U16|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~6_combout\ = (\U15|alu_ctr[2]~28_combout\ & (!\U15|alu_ctr[3]~22_combout\)) # (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[3]~22_combout\ & (\U16|Mux12~3_combout\)) # (!\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U16|Mux12~3_combout\,
	datad => \U16|Mux12~5_combout\,
	combout => \U16|Mux12~6_combout\);

-- Location: LCCOMB_X92_Y24_N28
\U1|sr_out[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[17]~15_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(17))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux14~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(17),
	datad => \U16|Mux14~8_combout\,
	combout => \U1|sr_out[17]~15_combout\);

-- Location: LCFF_X92_Y24_N29
\U1|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[17]~15_combout\,
	sdata => \U4|sr_out\(15),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(17));

-- Location: LCCOMB_X88_Y21_N8
\U13|m_out[17]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[17]~27_combout\ = (\U11|sr_out\(17) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(17))))) # (!\U11|sr_out\(17) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(17),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(17),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[17]~27_combout\);

-- Location: LCFF_X87_Y25_N15
\U5|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(27));

-- Location: LCCOMB_X85_Y26_N4
\U7|m_out[27]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[27]~7_combout\ = (\U6|pstate.ldreg_st~regout\ & ((\U5|sr_out\(27)))) # (!\U6|pstate.ldreg_st~regout\ & (\U17|sr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(27),
	datac => \U6|pstate.ldreg_st~regout\,
	datad => \U5|sr_out\(27),
	combout => \U7|m_out[27]~7_combout\);

-- Location: LCFF_X86_Y24_N9
\U10|breg32_rtl_0_bypass[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[29]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(40));

-- Location: LCCOMB_X85_Y25_N30
\U5|sr_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[30]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(30),
	combout => \U5|sr_out[30]~feeder_combout\);

-- Location: LCFF_X85_Y25_N31
\U5|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(30));

-- Location: LCCOMB_X85_Y25_N12
\U7|m_out[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[30]~4_combout\ = (\U6|pstate.ldreg_st~regout\ & ((\U5|sr_out\(30)))) # (!\U6|pstate.ldreg_st~regout\ & (\U17|sr_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(30),
	datab => \U5|sr_out\(30),
	datad => \U6|pstate.ldreg_st~regout\,
	combout => \U7|m_out[30]~4_combout\);

-- Location: LCFF_X88_Y25_N25
\U5|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(31));

-- Location: LCCOMB_X92_Y21_N28
\U16|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~8_combout\ = (\U15|alu_ctr[0]~21_combout\ & (\U16|ShiftLeft0~10_combout\ & (\U16|ShiftLeft0~19_combout\ & !\U13|m_out[1]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U16|ShiftLeft0~10_combout\,
	datac => \U16|ShiftLeft0~19_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|Mux1~8_combout\);

-- Location: LCCOMB_X92_Y21_N2
\U16|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~11_combout\ = (\U14|m_out[31]~5_combout\ & (!\U15|alu_ctr[2]~28_combout\ & (!\U13|m_out[0]~7_combout\ & \U16|Mux1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[31]~5_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|Mux1~8_combout\,
	combout => \U16|Mux0~11_combout\);

-- Location: LCCOMB_X92_Y21_N30
\U16|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~2_combout\ = (\U15|alu_ctr[3]~22_combout\ & !\U15|alu_ctr[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux24~2_combout\);

-- Location: LCFF_X94_Y24_N7
\U10|breg32_rtl_0_bypass[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[31]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(42));

-- Location: M4K_X84_Y24
\U10|breg32_rtl_1|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "breg:U10|altsyncram:breg32_rtl_1|altsyncram_48c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U6|WideOr2~0_combout\,
	portbrewe => VCC,
	clk0 => \ALT_INV_iKEY~combout\(0),
	portadatain => \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U10|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X83_Y24_N24
\U10|regB[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[31]~1_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(42))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a31\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(42),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a31\,
	combout => \U10|regB[31]~1_combout\);

-- Location: LCFF_X87_Y24_N1
\U12|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[31]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(31));

-- Location: LCCOMB_X87_Y24_N14
\U14|m_out[31]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[31]~5_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(31),
	datad => \U14|m_out[16]~4_combout\,
	combout => \U14|m_out[31]~5_combout\);

-- Location: LCCOMB_X92_Y21_N14
\U16|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~1_combout\ = (!\U13|m_out[31]~42_combout\ & (\U16|Mux24~2_combout\ & (!\U14|m_out[31]~5_combout\ & \U15|alu_ctr[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[31]~42_combout\,
	datab => \U16|Mux24~2_combout\,
	datac => \U14|m_out[31]~5_combout\,
	datad => \U15|alu_ctr[2]~28_combout\,
	combout => \U16|Mux0~1_combout\);

-- Location: LCCOMB_X91_Y29_N8
\U16|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~75_combout\ = (\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~56_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~56_combout\,
	datad => \U16|ShiftLeft0~74_combout\,
	combout => \U16|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X91_Y29_N2
\U16|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~72_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~25_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~40_combout\,
	datad => \U16|ShiftLeft0~25_combout\,
	combout => \U16|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X91_Y29_N14
\U16|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~76_combout\ = (\U13|m_out[3]~9_combout\ & ((\U16|ShiftLeft0~72_combout\))) # (!\U13|m_out[3]~9_combout\ & (\U16|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~75_combout\,
	datad => \U16|ShiftLeft0~72_combout\,
	combout => \U16|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X94_Y24_N22
\U10|breg32_rtl_0_bypass[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[37]~feeder_combout\ = \U7|m_out[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[26]~8_combout\,
	combout => \U10|breg32_rtl_0_bypass[37]~feeder_combout\);

-- Location: LCFF_X94_Y24_N23
\U10|breg32_rtl_0_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(37));

-- Location: LCCOMB_X83_Y24_N22
\U10|regB[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[26]~6_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(37))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a26\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(37),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a26\,
	combout => \U10|regB[26]~6_combout\);

-- Location: LCFF_X87_Y28_N15
\U12|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[26]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(26));

-- Location: LCCOMB_X88_Y29_N26
\U16|ShiftLeft0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~116_combout\ = (\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(24)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U12|sr_out\(26),
	datac => \U12|sr_out\(24),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X88_Y29_N22
\U16|ShiftLeft0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~119_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(25)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(27),
	datab => \U12|sr_out\(25),
	datac => \U13|m_out[0]~7_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X88_Y29_N8
\U16|ShiftLeft0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~120_combout\ = (\U16|ShiftLeft0~119_combout\) # ((\U16|ShiftLeft0~116_combout\ & \U13|m_out[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~116_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftLeft0~119_combout\,
	combout => \U16|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X88_Y29_N4
\U16|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~3_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(29))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U12|sr_out\(29),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U12|sr_out\(31),
	combout => \U16|Mux0~3_combout\);

-- Location: LCCOMB_X85_Y25_N2
\U10|regB[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[30]~2_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(41))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(41),
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32~45_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a30\,
	combout => \U10|regB[30]~2_combout\);

-- Location: LCFF_X87_Y24_N23
\U12|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[30]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(30));

-- Location: LCCOMB_X85_Y25_N24
\U10|regB[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[28]~4_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(39))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a28\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(39),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a28\,
	combout => \U10|regB[28]~4_combout\);

-- Location: LCFF_X87_Y24_N13
\U12|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[28]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(28));

-- Location: LCCOMB_X88_Y29_N0
\U16|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~0_combout\ = (\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(28)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U12|sr_out\(30),
	datac => \U12|sr_out\(28),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|Mux0~0_combout\);

-- Location: LCCOMB_X88_Y29_N10
\U16|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~4_combout\ = (!\U13|m_out[2]~11_combout\ & ((\U16|Mux0~3_combout\) # ((\U13|m_out[0]~7_combout\ & \U16|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|Mux0~3_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|Mux0~0_combout\,
	combout => \U16|Mux0~4_combout\);

-- Location: LCCOMB_X88_Y29_N24
\U16|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~5_combout\ = (!\U14|Equal2~0_combout\ & ((\U16|Mux0~4_combout\) # ((\U16|ShiftLeft0~120_combout\ & \U13|m_out[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U16|ShiftLeft0~120_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|Mux0~4_combout\,
	combout => \U16|Mux0~5_combout\);

-- Location: LCCOMB_X86_Y27_N12
\U16|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~105_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(20))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(20),
	datab => \U12|sr_out\(22),
	datac => \U13|m_out[0]~7_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X87_Y27_N26
\U16|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~107_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & ((\U16|ShiftLeft0~106_combout\) # (\U16|ShiftLeft0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~106_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U14|Equal2~0_combout\,
	datad => \U16|ShiftLeft0~105_combout\,
	combout => \U16|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X90_Y27_N8
\U16|ShiftLeft0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~108_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~91_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~107_combout\,
	datad => \U16|ShiftLeft0~91_combout\,
	combout => \U16|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X91_Y29_N12
\U16|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~6_combout\ = (\U13|m_out[3]~9_combout\ & (((\U16|ShiftLeft0~108_combout\)))) # (!\U13|m_out[3]~9_combout\ & ((\U16|Mux0~5_combout\) # ((\U14|m_out[16]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U16|Mux0~5_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U16|ShiftLeft0~108_combout\,
	combout => \U16|Mux0~6_combout\);

-- Location: LCCOMB_X91_Y29_N18
\U16|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~7_combout\ = (\U13|m_out[4]~13_combout\ & (\U16|ShiftLeft0~76_combout\)) # (!\U13|m_out[4]~13_combout\ & ((\U16|Mux0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[4]~13_combout\,
	datac => \U16|ShiftLeft0~76_combout\,
	datad => \U16|Mux0~6_combout\,
	combout => \U16|Mux0~7_combout\);

-- Location: LCCOMB_X92_Y21_N18
\U16|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~8_combout\ = (\U16|Mux0~2_combout\) # ((\U16|Mux24~2_combout\ & (!\U16|ShiftLeft0~20_combout\ & \U16|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux0~2_combout\,
	datab => \U16|Mux24~2_combout\,
	datac => \U16|ShiftLeft0~20_combout\,
	datad => \U16|Mux0~7_combout\,
	combout => \U16|Mux0~8_combout\);

-- Location: LCCOMB_X92_Y21_N16
\U16|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~9_combout\ = (!\U15|alu_ctr[1]~32_combout\ & ((\U16|Mux0~1_combout\) # ((!\U15|alu_ctr[2]~28_combout\ & \U16|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Mux0~1_combout\,
	datad => \U16|Mux0~8_combout\,
	combout => \U16|Mux0~9_combout\);

-- Location: LCCOMB_X93_Y24_N18
\U1|sr_out~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out~35_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(31))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U6|pstate.jump_ex_st~regout\ & (\U17|sr_out\(31))) # (!\U6|pstate.jump_ex_st~regout\ & ((\U16|Mux0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(31),
	datac => \U6|pstate.jump_ex_st~regout\,
	datad => \U16|Mux0~12_combout\,
	combout => \U1|sr_out~35_combout\);

-- Location: LCCOMB_X92_Y24_N30
\U1|sr_out[29]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[29]~32_combout\ = ((!\U6|pstate.jump_ex_st~regout\ & !\U1|sr_out[1]~28_combout\)) # (!\iKEY~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datac => \U6|pstate.jump_ex_st~regout\,
	datad => \U1|sr_out[1]~28_combout\,
	combout => \U1|sr_out[29]~32_combout\);

-- Location: LCFF_X93_Y24_N19
\U1|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out~35_combout\,
	sclr => \ALT_INV_iKEY~combout\(1),
	ena => \U1|sr_out[29]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(31));

-- Location: LCCOMB_X92_Y21_N10
\U13|m_out[31]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[31]~42_combout\ = (\U11|sr_out\(31) & ((\U13|Equal0~3_combout\) # ((\U1|sr_out\(31) & !\U13|Equal1~0_combout\)))) # (!\U11|sr_out\(31) & (\U1|sr_out\(31) & ((!\U13|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(31),
	datab => \U1|sr_out\(31),
	datac => \U13|Equal0~3_combout\,
	datad => \U13|Equal1~0_combout\,
	combout => \U13|m_out[31]~42_combout\);

-- Location: LCCOMB_X87_Y24_N26
\U14|m_out[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[30]~6_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(30),
	datad => \U14|m_out[16]~4_combout\,
	combout => \U14|m_out[30]~6_combout\);

-- Location: LCCOMB_X85_Y25_N18
\U10|regB[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[27]~5_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(38))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a27\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(38),
	datab => \U10|breg32~45_combout\,
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a27\,
	combout => \U10|regB[27]~5_combout\);

-- Location: LCFF_X87_Y28_N17
\U12|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[27]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(27));

-- Location: LCCOMB_X92_Y23_N6
\U14|m_out[27]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[27]~9_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(27) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U12|sr_out\(27),
	datad => \U14|Equal2~0_combout\,
	combout => \U14|m_out[27]~9_combout\);

-- Location: LCCOMB_X92_Y23_N8
\U16|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~2_combout\ = (\U13|m_out[27]~17_combout\ & ((\U16|Mux24~8_combout\) # (!\U14|m_out[27]~9_combout\))) # (!\U13|m_out[27]~17_combout\ & ((\U14|m_out[27]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[27]~17_combout\,
	datac => \U16|Mux24~8_combout\,
	datad => \U14|m_out[27]~9_combout\,
	combout => \U16|Mux4~2_combout\);

-- Location: LCCOMB_X91_Y27_N4
\U16|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~58_combout\ = (\U13|m_out[3]~9_combout\ & (((\U16|ShiftLeft0~25_combout\ & !\U13|m_out[2]~11_combout\)))) # (!\U13|m_out[3]~9_combout\ & (\U16|ShiftLeft0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U16|ShiftLeft0~57_combout\,
	datac => \U16|ShiftLeft0~25_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X92_Y23_N26
\U16|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~4_combout\ = (\U16|Mux4~3_combout\ & (((\U16|ShiftLeft0~58_combout\) # (!\U16|Mux24~5_combout\)))) # (!\U16|Mux4~3_combout\ & (\U16|ShiftLeft0~107_combout\ & ((\U16|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux4~3_combout\,
	datab => \U16|ShiftLeft0~107_combout\,
	datac => \U16|ShiftLeft0~58_combout\,
	datad => \U16|Mux24~5_combout\,
	combout => \U16|Mux4~4_combout\);

-- Location: LCCOMB_X92_Y23_N4
\U16|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~5_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[27]~9_combout\ & ((\U13|m_out[27]~17_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U14|m_out[27]~9_combout\ & 
-- (\U13|m_out[27]~17_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[27]~9_combout\,
	datab => \U13|m_out[27]~17_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux4~5_combout\);

-- Location: LCCOMB_X92_Y25_N18
\U1|sr_out[26]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[26]~24_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(26))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(26),
	datad => \U16|Mux5~9_combout\,
	combout => \U1|sr_out[26]~24_combout\);

-- Location: LCFF_X92_Y25_N19
\U1|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[26]~24_combout\,
	sdata => \U4|sr_out\(24),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(26));

-- Location: LCCOMB_X92_Y25_N14
\U13|m_out[26]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[26]~18_combout\ = (\U11|sr_out\(26) & ((\U13|Equal0~3_combout\) # ((\U1|sr_out\(26) & !\U13|Equal1~0_combout\)))) # (!\U11|sr_out\(26) & (\U1|sr_out\(26) & (!\U13|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(26),
	datab => \U1|sr_out\(26),
	datac => \U13|Equal1~0_combout\,
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[26]~18_combout\);

-- Location: LCCOMB_X94_Y25_N8
\U10|regA[25]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[25]~9_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_1_bypass\(36)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0|auto_generated|ram_block1a25\,
	datad => \U10|breg32_rtl_1_bypass\(36),
	combout => \U10|regA[25]~9_combout\);

-- Location: LCFF_X94_Y25_N9
\U11|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[25]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(25));

-- Location: LCCOMB_X92_Y25_N24
\U13|m_out[25]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[25]~19_combout\ = (\U1|sr_out\(25) & (((\U11|sr_out\(25) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(25) & (\U11|sr_out\(25) & ((\U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(25),
	datab => \U11|sr_out\(25),
	datac => \U13|Equal1~0_combout\,
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[25]~19_combout\);

-- Location: LCCOMB_X86_Y23_N10
\U14|m_out[21]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[21]~15_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(21) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(21),
	datab => \U14|Equal2~0_combout\,
	datad => \U14|m_out[16]~4_combout\,
	combout => \U14|m_out[21]~15_combout\);

-- Location: LCCOMB_X86_Y23_N28
\U14|m_out[20]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[20]~16_combout\ = (\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(20) & !\U14|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(20),
	datab => \U14|Equal2~0_combout\,
	datad => \U14|m_out[16]~4_combout\,
	combout => \U14|m_out[20]~16_combout\);

-- Location: LCCOMB_X89_Y21_N8
\U16|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~40_combout\ = ((\U13|m_out[20]~24_combout\ $ (\U14|m_out[20]~16_combout\ $ (!\U16|Add1~39\)))) # (GND)
-- \U16|Add1~41\ = CARRY((\U13|m_out[20]~24_combout\ & ((\U14|m_out[20]~16_combout\) # (!\U16|Add1~39\))) # (!\U13|m_out[20]~24_combout\ & (\U14|m_out[20]~16_combout\ & !\U16|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[20]~24_combout\,
	datab => \U14|m_out[20]~16_combout\,
	datad => VCC,
	cin => \U16|Add1~39\,
	combout => \U16|Add1~40_combout\,
	cout => \U16|Add1~41\);

-- Location: LCCOMB_X89_Y21_N10
\U16|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~42_combout\ = (\U13|m_out[21]~23_combout\ & ((\U14|m_out[21]~15_combout\ & (\U16|Add1~41\ & VCC)) # (!\U14|m_out[21]~15_combout\ & (!\U16|Add1~41\)))) # (!\U13|m_out[21]~23_combout\ & ((\U14|m_out[21]~15_combout\ & (!\U16|Add1~41\)) # 
-- (!\U14|m_out[21]~15_combout\ & ((\U16|Add1~41\) # (GND)))))
-- \U16|Add1~43\ = CARRY((\U13|m_out[21]~23_combout\ & (!\U14|m_out[21]~15_combout\ & !\U16|Add1~41\)) # (!\U13|m_out[21]~23_combout\ & ((!\U16|Add1~41\) # (!\U14|m_out[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[21]~23_combout\,
	datab => \U14|m_out[21]~15_combout\,
	datad => VCC,
	cin => \U16|Add1~41\,
	combout => \U16|Add1~42_combout\,
	cout => \U16|Add1~43\);

-- Location: LCCOMB_X89_Y21_N12
\U16|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~44_combout\ = ((\U13|m_out[22]~22_combout\ $ (\U14|m_out[22]~14_combout\ $ (!\U16|Add1~43\)))) # (GND)
-- \U16|Add1~45\ = CARRY((\U13|m_out[22]~22_combout\ & ((\U14|m_out[22]~14_combout\) # (!\U16|Add1~43\))) # (!\U13|m_out[22]~22_combout\ & (\U14|m_out[22]~14_combout\ & !\U16|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[22]~22_combout\,
	datab => \U14|m_out[22]~14_combout\,
	datad => VCC,
	cin => \U16|Add1~43\,
	combout => \U16|Add1~44_combout\,
	cout => \U16|Add1~45\);

-- Location: LCCOMB_X89_Y21_N14
\U16|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~46_combout\ = (\U14|m_out[23]~13_combout\ & ((\U13|m_out[23]~21_combout\ & (\U16|Add1~45\ & VCC)) # (!\U13|m_out[23]~21_combout\ & (!\U16|Add1~45\)))) # (!\U14|m_out[23]~13_combout\ & ((\U13|m_out[23]~21_combout\ & (!\U16|Add1~45\)) # 
-- (!\U13|m_out[23]~21_combout\ & ((\U16|Add1~45\) # (GND)))))
-- \U16|Add1~47\ = CARRY((\U14|m_out[23]~13_combout\ & (!\U13|m_out[23]~21_combout\ & !\U16|Add1~45\)) # (!\U14|m_out[23]~13_combout\ & ((!\U16|Add1~45\) # (!\U13|m_out[23]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[23]~13_combout\,
	datab => \U13|m_out[23]~21_combout\,
	datad => VCC,
	cin => \U16|Add1~45\,
	combout => \U16|Add1~46_combout\,
	cout => \U16|Add1~47\);

-- Location: LCCOMB_X89_Y21_N16
\U16|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~48_combout\ = ((\U13|m_out[24]~20_combout\ $ (\U14|m_out[24]~12_combout\ $ (!\U16|Add1~47\)))) # (GND)
-- \U16|Add1~49\ = CARRY((\U13|m_out[24]~20_combout\ & ((\U14|m_out[24]~12_combout\) # (!\U16|Add1~47\))) # (!\U13|m_out[24]~20_combout\ & (\U14|m_out[24]~12_combout\ & !\U16|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[24]~20_combout\,
	datab => \U14|m_out[24]~12_combout\,
	datad => VCC,
	cin => \U16|Add1~47\,
	combout => \U16|Add1~48_combout\,
	cout => \U16|Add1~49\);

-- Location: LCCOMB_X89_Y21_N18
\U16|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~50_combout\ = (\U14|m_out[25]~11_combout\ & ((\U13|m_out[25]~19_combout\ & (\U16|Add1~49\ & VCC)) # (!\U13|m_out[25]~19_combout\ & (!\U16|Add1~49\)))) # (!\U14|m_out[25]~11_combout\ & ((\U13|m_out[25]~19_combout\ & (!\U16|Add1~49\)) # 
-- (!\U13|m_out[25]~19_combout\ & ((\U16|Add1~49\) # (GND)))))
-- \U16|Add1~51\ = CARRY((\U14|m_out[25]~11_combout\ & (!\U13|m_out[25]~19_combout\ & !\U16|Add1~49\)) # (!\U14|m_out[25]~11_combout\ & ((!\U16|Add1~49\) # (!\U13|m_out[25]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[25]~11_combout\,
	datab => \U13|m_out[25]~19_combout\,
	datad => VCC,
	cin => \U16|Add1~49\,
	combout => \U16|Add1~50_combout\,
	cout => \U16|Add1~51\);

-- Location: LCCOMB_X89_Y21_N20
\U16|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~52_combout\ = ((\U14|m_out[26]~10_combout\ $ (\U13|m_out[26]~18_combout\ $ (!\U16|Add1~51\)))) # (GND)
-- \U16|Add1~53\ = CARRY((\U14|m_out[26]~10_combout\ & ((\U13|m_out[26]~18_combout\) # (!\U16|Add1~51\))) # (!\U14|m_out[26]~10_combout\ & (\U13|m_out[26]~18_combout\ & !\U16|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[26]~10_combout\,
	datab => \U13|m_out[26]~18_combout\,
	datad => VCC,
	cin => \U16|Add1~51\,
	combout => \U16|Add1~52_combout\,
	cout => \U16|Add1~53\);

-- Location: LCCOMB_X89_Y21_N22
\U16|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~54_combout\ = (\U14|m_out[27]~9_combout\ & ((\U13|m_out[27]~17_combout\ & (\U16|Add1~53\ & VCC)) # (!\U13|m_out[27]~17_combout\ & (!\U16|Add1~53\)))) # (!\U14|m_out[27]~9_combout\ & ((\U13|m_out[27]~17_combout\ & (!\U16|Add1~53\)) # 
-- (!\U13|m_out[27]~17_combout\ & ((\U16|Add1~53\) # (GND)))))
-- \U16|Add1~55\ = CARRY((\U14|m_out[27]~9_combout\ & (!\U13|m_out[27]~17_combout\ & !\U16|Add1~53\)) # (!\U14|m_out[27]~9_combout\ & ((!\U16|Add1~53\) # (!\U13|m_out[27]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[27]~9_combout\,
	datab => \U13|m_out[27]~17_combout\,
	datad => VCC,
	cin => \U16|Add1~53\,
	combout => \U16|Add1~54_combout\,
	cout => \U16|Add1~55\);

-- Location: LCCOMB_X92_Y23_N30
\U16|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~6_combout\ = (\U16|Mux10~7_combout\ & ((\U16|Mux4~5_combout\ & ((\U16|Add1~54_combout\))) # (!\U16|Mux4~5_combout\ & (\U16|ShiftRight0~134_combout\)))) # (!\U16|Mux10~7_combout\ & (((\U16|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~134_combout\,
	datab => \U16|Mux10~7_combout\,
	datac => \U16|Mux4~5_combout\,
	datad => \U16|Add1~54_combout\,
	combout => \U16|Mux4~6_combout\);

-- Location: LCCOMB_X90_Y21_N20
\U16|tmp[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[26]~52_combout\ = ((\U13|m_out[26]~18_combout\ $ (\U14|m_out[26]~10_combout\ $ (\U16|tmp[25]~51\)))) # (GND)
-- \U16|tmp[26]~53\ = CARRY((\U13|m_out[26]~18_combout\ & ((!\U16|tmp[25]~51\) # (!\U14|m_out[26]~10_combout\))) # (!\U13|m_out[26]~18_combout\ & (!\U14|m_out[26]~10_combout\ & !\U16|tmp[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[26]~18_combout\,
	datab => \U14|m_out[26]~10_combout\,
	datad => VCC,
	cin => \U16|tmp[25]~51\,
	combout => \U16|tmp[26]~52_combout\,
	cout => \U16|tmp[26]~53\);

-- Location: LCCOMB_X90_Y21_N22
\U16|tmp[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[27]~54_combout\ = (\U14|m_out[27]~9_combout\ & ((\U13|m_out[27]~17_combout\ & (!\U16|tmp[26]~53\)) # (!\U13|m_out[27]~17_combout\ & ((\U16|tmp[26]~53\) # (GND))))) # (!\U14|m_out[27]~9_combout\ & ((\U13|m_out[27]~17_combout\ & (\U16|tmp[26]~53\ & 
-- VCC)) # (!\U13|m_out[27]~17_combout\ & (!\U16|tmp[26]~53\))))
-- \U16|tmp[27]~55\ = CARRY((\U14|m_out[27]~9_combout\ & ((!\U16|tmp[26]~53\) # (!\U13|m_out[27]~17_combout\))) # (!\U14|m_out[27]~9_combout\ & (!\U13|m_out[27]~17_combout\ & !\U16|tmp[26]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[27]~9_combout\,
	datab => \U13|m_out[27]~17_combout\,
	datad => VCC,
	cin => \U16|tmp[26]~53\,
	combout => \U16|tmp[27]~54_combout\,
	cout => \U16|tmp[27]~55\);

-- Location: LCCOMB_X93_Y23_N30
\U16|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~10_combout\ = (!\U15|alu_ctr[0]~21_combout\ & (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[27]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[27]~54_combout\,
	combout => \U16|Mux4~10_combout\);

-- Location: LCCOMB_X93_Y23_N12
\U16|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~7_combout\ = (\U16|Mux24~6_combout\ & (\U16|Mux24~7_combout\)) # (!\U16|Mux24~6_combout\ & ((\U16|Mux24~7_combout\ & ((\U16|Mux4~10_combout\))) # (!\U16|Mux24~7_combout\ & (\U16|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~6_combout\,
	datab => \U16|Mux24~7_combout\,
	datac => \U16|Mux4~6_combout\,
	datad => \U16|Mux4~10_combout\,
	combout => \U16|Mux4~7_combout\);

-- Location: LCCOMB_X93_Y23_N10
\U16|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~8_combout\ = (\U16|Mux6~2_combout\ & ((\U16|Mux4~7_combout\ & (\U16|Mux4~2_combout\)) # (!\U16|Mux4~7_combout\ & ((\U16|Mux4~4_combout\))))) # (!\U16|Mux6~2_combout\ & (((\U16|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux4~2_combout\,
	datab => \U16|Mux4~4_combout\,
	datac => \U16|Mux6~2_combout\,
	datad => \U16|Mux4~7_combout\,
	combout => \U16|Mux4~8_combout\);

-- Location: LCCOMB_X93_Y23_N8
\U16|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux4~9_combout\ = (\U16|Mux27~0_combout\ & ((\U16|Mux24~8_combout\ & (!\U16|Mux4~2_combout\)) # (!\U16|Mux24~8_combout\ & ((\U16|Mux4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux27~0_combout\,
	datab => \U16|Mux24~8_combout\,
	datac => \U16|Mux4~2_combout\,
	datad => \U16|Mux4~8_combout\,
	combout => \U16|Mux4~9_combout\);

-- Location: LCFF_X93_Y23_N9
\U17|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux4~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(27));

-- Location: LCCOMB_X92_Y25_N28
\U1|sr_out[27]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[27]~25_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(27))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux4~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(27),
	datad => \U16|Mux4~9_combout\,
	combout => \U1|sr_out[27]~25_combout\);

-- Location: LCFF_X92_Y25_N29
\U1|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[27]~25_combout\,
	sdata => \U4|sr_out\(25),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(27));

-- Location: LCCOMB_X94_Y24_N8
\U10|breg32_rtl_0_bypass[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[38]~feeder_combout\ = \U7|m_out[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[27]~7_combout\,
	combout => \U10|breg32_rtl_0_bypass[38]~feeder_combout\);

-- Location: LCFF_X94_Y24_N9
\U10|breg32_rtl_0_bypass[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(38));

-- Location: LCCOMB_X94_Y24_N20
\U10|regA[27]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[27]~7_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(38)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal0~1_combout\,
	datab => \U10|breg32_rtl_0|auto_generated|ram_block1a27\,
	datac => \U10|breg32~41_combout\,
	datad => \U10|breg32_rtl_0_bypass\(38),
	combout => \U10|regA[27]~7_combout\);

-- Location: LCFF_X94_Y24_N21
\U11|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[27]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(27));

-- Location: LCCOMB_X92_Y25_N12
\U13|m_out[27]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[27]~17_combout\ = (\U13|Equal1~0_combout\ & (((\U11|sr_out\(27) & \U13|Equal0~3_combout\)))) # (!\U13|Equal1~0_combout\ & ((\U1|sr_out\(27)) # ((\U11|sr_out\(27) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|Equal1~0_combout\,
	datab => \U1|sr_out\(27),
	datac => \U11|sr_out\(27),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[27]~17_combout\);

-- Location: LCCOMB_X89_Y21_N24
\U16|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~56_combout\ = ((\U14|m_out[28]~8_combout\ $ (\U13|m_out[28]~16_combout\ $ (!\U16|Add1~55\)))) # (GND)
-- \U16|Add1~57\ = CARRY((\U14|m_out[28]~8_combout\ & ((\U13|m_out[28]~16_combout\) # (!\U16|Add1~55\))) # (!\U14|m_out[28]~8_combout\ & (\U13|m_out[28]~16_combout\ & !\U16|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[28]~8_combout\,
	datab => \U13|m_out[28]~16_combout\,
	datad => VCC,
	cin => \U16|Add1~55\,
	combout => \U16|Add1~56_combout\,
	cout => \U16|Add1~57\);

-- Location: LCCOMB_X89_Y21_N26
\U16|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~58_combout\ = (\U13|m_out[29]~15_combout\ & ((\U14|m_out[29]~7_combout\ & (\U16|Add1~57\ & VCC)) # (!\U14|m_out[29]~7_combout\ & (!\U16|Add1~57\)))) # (!\U13|m_out[29]~15_combout\ & ((\U14|m_out[29]~7_combout\ & (!\U16|Add1~57\)) # 
-- (!\U14|m_out[29]~7_combout\ & ((\U16|Add1~57\) # (GND)))))
-- \U16|Add1~59\ = CARRY((\U13|m_out[29]~15_combout\ & (!\U14|m_out[29]~7_combout\ & !\U16|Add1~57\)) # (!\U13|m_out[29]~15_combout\ & ((!\U16|Add1~57\) # (!\U14|m_out[29]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[29]~15_combout\,
	datab => \U14|m_out[29]~7_combout\,
	datad => VCC,
	cin => \U16|Add1~57\,
	combout => \U16|Add1~58_combout\,
	cout => \U16|Add1~59\);

-- Location: LCCOMB_X89_Y21_N28
\U16|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~60_combout\ = ((\U13|m_out[30]~14_combout\ $ (\U14|m_out[30]~6_combout\ $ (!\U16|Add1~59\)))) # (GND)
-- \U16|Add1~61\ = CARRY((\U13|m_out[30]~14_combout\ & ((\U14|m_out[30]~6_combout\) # (!\U16|Add1~59\))) # (!\U13|m_out[30]~14_combout\ & (\U14|m_out[30]~6_combout\ & !\U16|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[30]~14_combout\,
	datab => \U14|m_out[30]~6_combout\,
	datad => VCC,
	cin => \U16|Add1~59\,
	combout => \U16|Add1~60_combout\,
	cout => \U16|Add1~61\);

-- Location: LCCOMB_X89_Y21_N30
\U16|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~62_combout\ = \U14|m_out[31]~5_combout\ $ (\U16|Add1~61\ $ (\U13|m_out[31]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[31]~5_combout\,
	datad => \U13|m_out[31]~42_combout\,
	cin => \U16|Add1~61\,
	combout => \U16|Add1~62_combout\);

-- Location: LCFF_X85_Y25_N13
\U10|breg32_rtl_0_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U7|m_out[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(41));

-- Location: LCCOMB_X94_Y25_N12
\U10|regA[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[30]~4_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(41))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(41),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a30\,
	combout => \U10|regA[30]~4_combout\);

-- Location: LCFF_X94_Y25_N13
\U11|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(30));

-- Location: LCCOMB_X91_Y25_N12
\U13|m_out[30]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[30]~14_combout\ = (\U1|sr_out\(30) & (((\U11|sr_out\(30) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(30) & (((\U11|sr_out\(30) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(30),
	datab => \U13|Equal1~0_combout\,
	datac => \U11|sr_out\(30),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[30]~14_combout\);

-- Location: LCCOMB_X90_Y21_N26
\U16|tmp[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[29]~58_combout\ = (\U13|m_out[29]~15_combout\ & ((\U14|m_out[29]~7_combout\ & (!\U16|tmp[28]~57\)) # (!\U14|m_out[29]~7_combout\ & (\U16|tmp[28]~57\ & VCC)))) # (!\U13|m_out[29]~15_combout\ & ((\U14|m_out[29]~7_combout\ & ((\U16|tmp[28]~57\) # 
-- (GND))) # (!\U14|m_out[29]~7_combout\ & (!\U16|tmp[28]~57\))))
-- \U16|tmp[29]~59\ = CARRY((\U13|m_out[29]~15_combout\ & (\U14|m_out[29]~7_combout\ & !\U16|tmp[28]~57\)) # (!\U13|m_out[29]~15_combout\ & ((\U14|m_out[29]~7_combout\) # (!\U16|tmp[28]~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[29]~15_combout\,
	datab => \U14|m_out[29]~7_combout\,
	datad => VCC,
	cin => \U16|tmp[28]~57\,
	combout => \U16|tmp[29]~58_combout\,
	cout => \U16|tmp[29]~59\);

-- Location: LCCOMB_X90_Y21_N28
\U16|tmp[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[30]~60_combout\ = ((\U14|m_out[30]~6_combout\ $ (\U13|m_out[30]~14_combout\ $ (\U16|tmp[29]~59\)))) # (GND)
-- \U16|tmp[30]~61\ = CARRY((\U14|m_out[30]~6_combout\ & (\U13|m_out[30]~14_combout\ & !\U16|tmp[29]~59\)) # (!\U14|m_out[30]~6_combout\ & ((\U13|m_out[30]~14_combout\) # (!\U16|tmp[29]~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[30]~6_combout\,
	datab => \U13|m_out[30]~14_combout\,
	datad => VCC,
	cin => \U16|tmp[29]~59\,
	combout => \U16|tmp[30]~60_combout\,
	cout => \U16|tmp[30]~61\);

-- Location: LCCOMB_X90_Y21_N30
\U16|tmp[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[31]~62_combout\ = \U14|m_out[31]~5_combout\ $ (\U16|tmp[30]~61\ $ (!\U13|m_out[31]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[31]~5_combout\,
	datad => \U13|m_out[31]~42_combout\,
	cin => \U16|tmp[30]~61\,
	combout => \U16|tmp[31]~62_combout\);

-- Location: LCCOMB_X92_Y21_N26
\U16|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~10_combout\ = (\U16|Mux24~18_combout\ & ((\U15|alu_ctr[2]~28_combout\ & ((\U16|tmp[31]~62_combout\))) # (!\U15|alu_ctr[2]~28_combout\ & (\U16|Add1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~18_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Add1~62_combout\,
	datad => \U16|tmp[31]~62_combout\,
	combout => \U16|Mux0~10_combout\);

-- Location: LCCOMB_X92_Y21_N4
\U16|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux0~12_combout\ = (\U16|Mux0~9_combout\) # ((!\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux0~11_combout\) # (\U16|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U16|Mux0~11_combout\,
	datac => \U16|Mux0~9_combout\,
	datad => \U16|Mux0~10_combout\,
	combout => \U16|Mux0~12_combout\);

-- Location: LCFF_X92_Y21_N5
\U17|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(31));

-- Location: LCCOMB_X86_Y24_N10
\U7|m_out[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[31]~31_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(31))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datab => \U5|sr_out\(31),
	datad => \U17|sr_out\(31),
	combout => \U7|m_out[31]~31_combout\);

-- Location: LCCOMB_X85_Y25_N26
\U10|regB[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[29]~3_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(40))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a29\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(40),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a29\,
	combout => \U10|regB[29]~3_combout\);

-- Location: LCFF_X85_Y25_N27
\U12|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regB[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(29));

-- Location: LCCOMB_X86_Y23_N8
\U14|m_out[29]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[29]~7_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[16]~4_combout\,
	datac => \U14|Equal2~0_combout\,
	datad => \U12|sr_out\(29),
	combout => \U14|m_out[29]~7_combout\);

-- Location: LCCOMB_X93_Y24_N22
\U1|sr_out~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out~33_combout\ = (\U6|pstate.branch_ex_st~regout\ & (((\U17|sr_out\(29))))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U6|pstate.jump_ex_st~regout\ & (\U17|sr_out\(29))) # (!\U6|pstate.jump_ex_st~regout\ & ((\U16|Mux2~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U6|pstate.jump_ex_st~regout\,
	datac => \U17|sr_out\(29),
	datad => \U16|Mux2~12_combout\,
	combout => \U1|sr_out~33_combout\);

-- Location: LCFF_X93_Y24_N23
\U1|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out~33_combout\,
	sclr => \ALT_INV_iKEY~combout\(1),
	ena => \U1|sr_out[29]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(29));

-- Location: LCCOMB_X91_Y25_N6
\U13|m_out[29]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[29]~15_combout\ = (\U11|sr_out\(29) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(29))))) # (!\U11|sr_out\(29) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(29),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(29),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[29]~15_combout\);

-- Location: LCCOMB_X93_Y24_N8
\U16|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~3_combout\ = (\U15|alu_ctr[3]~22_combout\ & (!\U14|m_out[29]~7_combout\ & ((!\U13|m_out[29]~15_combout\)))) # (!\U15|alu_ctr[3]~22_combout\ & (((\U16|tmp[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[29]~7_combout\,
	datab => \U16|tmp[29]~58_combout\,
	datac => \U13|m_out[29]~15_combout\,
	datad => \U15|alu_ctr[3]~22_combout\,
	combout => \U16|Mux2~3_combout\);

-- Location: LCCOMB_X93_Y24_N14
\U16|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~4_combout\ = (\U16|Mux2~3_combout\ & (\U15|alu_ctr[2]~28_combout\ & (\U15|alu_ctr[3]~22_combout\ $ (\U15|alu_ctr[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U16|Mux2~3_combout\,
	datad => \U15|alu_ctr[2]~28_combout\,
	combout => \U16|Mux2~4_combout\);

-- Location: LCCOMB_X86_Y28_N18
\U16|ShiftLeft0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~124_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U12|sr_out\(26)))) # (!\U13|m_out[0]~7_combout\ & (\U12|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(27),
	datab => \U13|m_out[0]~7_combout\,
	datac => \U12|sr_out\(26),
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X86_Y28_N4
\U16|ShiftLeft0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~125_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U12|sr_out\(28)))) # (!\U13|m_out[0]~7_combout\ & (\U12|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(29),
	datab => \U13|m_out[0]~7_combout\,
	datac => \U12|sr_out\(28),
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X86_Y28_N2
\U16|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~5_combout\ = (\U16|Mux29~2_combout\ & (\U16|ShiftLeft0~124_combout\)) # (!\U16|Mux29~2_combout\ & ((\U16|ShiftLeft0~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux29~2_combout\,
	datab => \U16|ShiftLeft0~124_combout\,
	datac => \U16|ShiftLeft0~125_combout\,
	combout => \U16|Mux2~5_combout\);

-- Location: LCFF_X87_Y24_N21
\U12|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[23]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(23));

-- Location: LCCOMB_X94_Y25_N14
\U16|ShiftLeft0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~113_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(23)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(25),
	datab => \U12|sr_out\(23),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X94_Y25_N0
\U16|ShiftLeft0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~112_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(22))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U12|sr_out\(22),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U12|sr_out\(24),
	combout => \U16|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X94_Y25_N28
\U16|ShiftLeft0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~114_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & ((\U16|ShiftLeft0~113_combout\) # (\U16|ShiftLeft0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U16|ShiftLeft0~113_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U16|ShiftLeft0~112_combout\,
	combout => \U16|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X87_Y29_N2
\U16|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~98_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(19))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(19),
	datab => \U12|sr_out\(21),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X87_Y29_N0
\U16|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~99_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & ((\U16|ShiftLeft0~97_combout\) # (\U16|ShiftLeft0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~97_combout\,
	datab => \U16|ShiftLeft0~98_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X91_Y29_N20
\U16|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~81_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U14|m_out[15]~25_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[17]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[15]~25_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[17]~19_combout\,
	combout => \U16|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X91_Y29_N28
\U16|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~77_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[14]~27_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[16]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[1]~41_combout\,
	datac => \U14|m_out[14]~27_combout\,
	datad => \U14|m_out[16]~23_combout\,
	combout => \U16|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X92_Y29_N16
\U16|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~82_combout\ = (\U16|ShiftLeft0~81_combout\) # ((\U13|m_out[0]~7_combout\ & \U16|ShiftLeft0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftLeft0~81_combout\,
	datad => \U16|ShiftLeft0~77_combout\,
	combout => \U16|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X87_Y29_N18
\U16|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~100_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~82_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~99_combout\,
	datac => \U16|ShiftLeft0~82_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X86_Y28_N12
\U16|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~6_combout\ = (\U16|Mux29~2_combout\ & ((\U16|ShiftLeft0~100_combout\))) # (!\U16|Mux29~2_combout\ & (\U16|ShiftLeft0~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux29~2_combout\,
	datac => \U16|ShiftLeft0~114_combout\,
	datad => \U16|ShiftLeft0~100_combout\,
	combout => \U16|Mux2~6_combout\);

-- Location: LCCOMB_X86_Y28_N26
\U16|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~7_combout\ = (\U16|ShiftLeft0~10_combout\ & ((\U16|Mux2~5_combout\) # ((\U14|m_out[16]~4_combout\)))) # (!\U16|ShiftLeft0~10_combout\ & (((\U16|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~10_combout\,
	datab => \U16|Mux2~5_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U16|Mux2~6_combout\,
	combout => \U16|Mux2~7_combout\);

-- Location: LCCOMB_X93_Y23_N4
\U16|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~2_combout\ = (\U15|alu_ctr[3]~22_combout\ & ((\U15|alu_ctr[1]~32_combout\) # ((\U15|alu_ctr[0]~21_combout\) # (\U13|m_out[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U13|m_out[4]~13_combout\,
	combout => \U16|Mux2~2_combout\);

-- Location: LCCOMB_X93_Y27_N20
\U16|a32~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~61_combout\ = \U13|m_out[29]~15_combout\ $ (((\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(29) & !\U14|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[29]~15_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U12|sr_out\(29),
	datad => \U14|Equal2~0_combout\,
	combout => \U16|a32~61_combout\);

-- Location: LCCOMB_X93_Y24_N4
\U16|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~8_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[29]~15_combout\ & ((\U15|alu_ctr[0]~21_combout\) # (\U14|m_out[29]~7_combout\))) # (!\U13|m_out[29]~15_combout\ & 
-- (\U15|alu_ctr[0]~21_combout\ & \U14|m_out[29]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[29]~15_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U14|m_out[29]~7_combout\,
	combout => \U16|Mux2~8_combout\);

-- Location: LCCOMB_X93_Y24_N30
\U16|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~9_combout\ = (\U16|Mux10~7_combout\ & ((\U16|Mux2~8_combout\ & ((\U16|Add1~58_combout\))) # (!\U16|Mux2~8_combout\ & (\U16|ShiftRight0~140_combout\)))) # (!\U16|Mux10~7_combout\ & (((\U16|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~140_combout\,
	datab => \U16|Mux10~7_combout\,
	datac => \U16|Mux2~8_combout\,
	datad => \U16|Add1~58_combout\,
	combout => \U16|Mux2~9_combout\);

-- Location: LCCOMB_X93_Y24_N28
\U16|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~10_combout\ = (\U16|Mux2~1_combout\ & ((\U16|Mux2~2_combout\ & (\U16|a32~61_combout\)) # (!\U16|Mux2~2_combout\ & ((\U16|Mux2~9_combout\))))) # (!\U16|Mux2~1_combout\ & (!\U16|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux2~1_combout\,
	datab => \U16|Mux2~2_combout\,
	datac => \U16|a32~61_combout\,
	datad => \U16|Mux2~9_combout\,
	combout => \U16|Mux2~10_combout\);

-- Location: LCCOMB_X93_Y24_N2
\U16|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~11_combout\ = (\U16|Mux2~0_combout\ & (((\U16|Mux2~10_combout\)))) # (!\U16|Mux2~0_combout\ & ((\U16|Mux2~10_combout\ & ((\U16|Mux2~7_combout\))) # (!\U16|Mux2~10_combout\ & (\U16|ShiftLeft0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~66_combout\,
	datab => \U16|Mux2~0_combout\,
	datac => \U16|Mux2~7_combout\,
	datad => \U16|Mux2~10_combout\,
	combout => \U16|Mux2~11_combout\);

-- Location: LCCOMB_X93_Y24_N12
\U16|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~12_combout\ = (\U16|Mux3~0_combout\ & ((\U16|Mux2~4_combout\) # ((!\U15|alu_ctr[2]~28_combout\ & \U16|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|Mux2~4_combout\,
	datac => \U16|Mux3~0_combout\,
	datad => \U16|Mux2~11_combout\,
	combout => \U16|Mux2~12_combout\);

-- Location: LCFF_X93_Y24_N13
\U17|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(29));

-- Location: LCFF_X88_Y25_N31
\U5|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(29));

-- Location: LCCOMB_X86_Y24_N16
\U7|m_out[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[29]~5_combout\ = (\U6|pstate.ldreg_st~regout\ & ((\U5|sr_out\(29)))) # (!\U6|pstate.ldreg_st~regout\ & (\U17|sr_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datab => \U17|sr_out\(29),
	datad => \U5|sr_out\(29),
	combout => \U7|m_out[29]~5_combout\);

-- Location: LCCOMB_X87_Y21_N20
\U10|regA[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[16]~18_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_1_bypass\(27))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a16\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|breg32_rtl_1_bypass\(27),
	datac => \U10|Equal0~1_combout\,
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a16\,
	combout => \U10|regA[16]~18_combout\);

-- Location: LCFF_X87_Y21_N21
\U11|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(16));

-- Location: LCCOMB_X88_Y21_N30
\U13|m_out[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[16]~28_combout\ = (\U1|sr_out\(16) & (((\U11|sr_out\(16) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(16) & (((\U11|sr_out\(16) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(16),
	datab => \U13|Equal1~0_combout\,
	datac => \U11|sr_out\(16),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[16]~28_combout\);

-- Location: LCCOMB_X88_Y22_N24
\U12|sr_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U12|sr_out[9]~feeder_combout\ = \U10|regB[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U10|regB[9]~23_combout\,
	combout => \U12|sr_out[9]~feeder_combout\);

-- Location: LCFF_X88_Y22_N25
\U12|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U12|sr_out[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(9));

-- Location: LCCOMB_X88_Y26_N22
\U14|m_out[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[9]~36_combout\ = (\U6|pstate.decode_st~regout\ & (\U4|sr_out\(9))) # (!\U6|pstate.decode_st~regout\ & ((\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(9))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U12|sr_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(9),
	datab => \U12|sr_out\(9),
	datac => \U6|pstate.decode_st~regout\,
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U14|m_out[9]~36_combout\);

-- Location: M4K_X84_Y22
\U3|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090001C000500008FA000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000840190FFFD7FFCB0004800200001BFFE820049408100019420B5880C03FE00FF4032A2000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mips_mem:U3|altsyncram:altsyncram_component|altsyncram_qkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U6|pstate.writemem_st~regout\,
	clk0 => \iKEY~combout\(0),
	portadatain => \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X86_Y25_N20
\U4|sr_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~8_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datac => \U3|altsyncram_component|auto_generated|q_a\(7),
	combout => \U4|sr_out~8_combout\);

-- Location: LCFF_X86_Y25_N21
\U4|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~8_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(7));

-- Location: LCCOMB_X88_Y26_N12
\U14|m_out[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[9]~37_combout\ = (\U14|m_out[1]~21_combout\ & (\U14|m_out[9]~36_combout\)) # (!\U14|m_out[1]~21_combout\ & (((\U4|sr_out\(7) & !\U14|m_out[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~21_combout\,
	datab => \U14|m_out[9]~36_combout\,
	datac => \U4|sr_out\(7),
	datad => \U14|m_out[2]~22_combout\,
	combout => \U14|m_out[9]~37_combout\);

-- Location: LCCOMB_X91_Y23_N10
\U1|sr_out[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[7]~5_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(7))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux24~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(7),
	datad => \U16|Mux24~17_combout\,
	combout => \U1|sr_out[7]~5_combout\);

-- Location: LCFF_X91_Y23_N11
\U1|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[7]~5_combout\,
	sdata => \U4|sr_out\(5),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(7));

-- Location: LCCOMB_X88_Y22_N8
\U13|m_out[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[7]~39_combout\ = (\U11|sr_out\(7) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(7))))) # (!\U11|sr_out\(7) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(7),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(7),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[7]~39_combout\);

-- Location: LCCOMB_X90_Y22_N4
\U16|tmp[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[2]~4_combout\ = ((\U14|m_out[2]~52_combout\ $ (\U13|m_out[2]~11_combout\ $ (\U16|tmp[1]~3\)))) # (GND)
-- \U16|tmp[2]~5\ = CARRY((\U14|m_out[2]~52_combout\ & (\U13|m_out[2]~11_combout\ & !\U16|tmp[1]~3\)) # (!\U14|m_out[2]~52_combout\ & ((\U13|m_out[2]~11_combout\) # (!\U16|tmp[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[2]~52_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datad => VCC,
	cin => \U16|tmp[1]~3\,
	combout => \U16|tmp[2]~4_combout\,
	cout => \U16|tmp[2]~5\);

-- Location: LCCOMB_X90_Y22_N6
\U16|tmp[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[3]~6_combout\ = (\U14|m_out[3]~49_combout\ & ((\U13|m_out[3]~9_combout\ & (!\U16|tmp[2]~5\)) # (!\U13|m_out[3]~9_combout\ & ((\U16|tmp[2]~5\) # (GND))))) # (!\U14|m_out[3]~49_combout\ & ((\U13|m_out[3]~9_combout\ & (\U16|tmp[2]~5\ & VCC)) # 
-- (!\U13|m_out[3]~9_combout\ & (!\U16|tmp[2]~5\))))
-- \U16|tmp[3]~7\ = CARRY((\U14|m_out[3]~49_combout\ & ((!\U16|tmp[2]~5\) # (!\U13|m_out[3]~9_combout\))) # (!\U14|m_out[3]~49_combout\ & (!\U13|m_out[3]~9_combout\ & !\U16|tmp[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[3]~49_combout\,
	datab => \U13|m_out[3]~9_combout\,
	datad => VCC,
	cin => \U16|tmp[2]~5\,
	combout => \U16|tmp[3]~6_combout\,
	cout => \U16|tmp[3]~7\);

-- Location: LCCOMB_X90_Y22_N8
\U16|tmp[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[4]~8_combout\ = ((\U13|m_out[4]~13_combout\ $ (\U14|m_out[4]~47_combout\ $ (\U16|tmp[3]~7\)))) # (GND)
-- \U16|tmp[4]~9\ = CARRY((\U13|m_out[4]~13_combout\ & ((!\U16|tmp[3]~7\) # (!\U14|m_out[4]~47_combout\))) # (!\U13|m_out[4]~13_combout\ & (!\U14|m_out[4]~47_combout\ & !\U16|tmp[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[4]~13_combout\,
	datab => \U14|m_out[4]~47_combout\,
	datad => VCC,
	cin => \U16|tmp[3]~7\,
	combout => \U16|tmp[4]~8_combout\,
	cout => \U16|tmp[4]~9\);

-- Location: LCCOMB_X90_Y22_N10
\U16|tmp[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[5]~10_combout\ = (\U13|m_out[5]~31_combout\ & ((\U14|m_out[5]~45_combout\ & (!\U16|tmp[4]~9\)) # (!\U14|m_out[5]~45_combout\ & (\U16|tmp[4]~9\ & VCC)))) # (!\U13|m_out[5]~31_combout\ & ((\U14|m_out[5]~45_combout\ & ((\U16|tmp[4]~9\) # (GND))) # 
-- (!\U14|m_out[5]~45_combout\ & (!\U16|tmp[4]~9\))))
-- \U16|tmp[5]~11\ = CARRY((\U13|m_out[5]~31_combout\ & (\U14|m_out[5]~45_combout\ & !\U16|tmp[4]~9\)) # (!\U13|m_out[5]~31_combout\ & ((\U14|m_out[5]~45_combout\) # (!\U16|tmp[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[5]~31_combout\,
	datab => \U14|m_out[5]~45_combout\,
	datad => VCC,
	cin => \U16|tmp[4]~9\,
	combout => \U16|tmp[5]~10_combout\,
	cout => \U16|tmp[5]~11\);

-- Location: LCCOMB_X90_Y22_N16
\U16|tmp[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[8]~16_combout\ = ((\U13|m_out[8]~38_combout\ $ (\U14|m_out[8]~39_combout\ $ (\U16|tmp[7]~15\)))) # (GND)
-- \U16|tmp[8]~17\ = CARRY((\U13|m_out[8]~38_combout\ & ((!\U16|tmp[7]~15\) # (!\U14|m_out[8]~39_combout\))) # (!\U13|m_out[8]~38_combout\ & (!\U14|m_out[8]~39_combout\ & !\U16|tmp[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[8]~38_combout\,
	datab => \U14|m_out[8]~39_combout\,
	datad => VCC,
	cin => \U16|tmp[7]~15\,
	combout => \U16|tmp[8]~16_combout\,
	cout => \U16|tmp[8]~17\);

-- Location: LCCOMB_X90_Y22_N18
\U16|tmp[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[9]~18_combout\ = (\U13|m_out[9]~37_combout\ & ((\U14|m_out[9]~37_combout\ & (!\U16|tmp[8]~17\)) # (!\U14|m_out[9]~37_combout\ & (\U16|tmp[8]~17\ & VCC)))) # (!\U13|m_out[9]~37_combout\ & ((\U14|m_out[9]~37_combout\ & ((\U16|tmp[8]~17\) # (GND))) 
-- # (!\U14|m_out[9]~37_combout\ & (!\U16|tmp[8]~17\))))
-- \U16|tmp[9]~19\ = CARRY((\U13|m_out[9]~37_combout\ & (\U14|m_out[9]~37_combout\ & !\U16|tmp[8]~17\)) # (!\U13|m_out[9]~37_combout\ & ((\U14|m_out[9]~37_combout\) # (!\U16|tmp[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[9]~37_combout\,
	datab => \U14|m_out[9]~37_combout\,
	datad => VCC,
	cin => \U16|tmp[8]~17\,
	combout => \U16|tmp[9]~18_combout\,
	cout => \U16|tmp[9]~19\);

-- Location: LCCOMB_X90_Y22_N20
\U16|tmp[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[10]~20_combout\ = ((\U13|m_out[10]~36_combout\ $ (\U14|m_out[10]~35_combout\ $ (\U16|tmp[9]~19\)))) # (GND)
-- \U16|tmp[10]~21\ = CARRY((\U13|m_out[10]~36_combout\ & ((!\U16|tmp[9]~19\) # (!\U14|m_out[10]~35_combout\))) # (!\U13|m_out[10]~36_combout\ & (!\U14|m_out[10]~35_combout\ & !\U16|tmp[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[10]~36_combout\,
	datab => \U14|m_out[10]~35_combout\,
	datad => VCC,
	cin => \U16|tmp[9]~19\,
	combout => \U16|tmp[10]~20_combout\,
	cout => \U16|tmp[10]~21\);

-- Location: LCCOMB_X90_Y22_N22
\U16|tmp[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[11]~22_combout\ = (\U14|m_out[11]~33_combout\ & ((\U13|m_out[11]~35_combout\ & (!\U16|tmp[10]~21\)) # (!\U13|m_out[11]~35_combout\ & ((\U16|tmp[10]~21\) # (GND))))) # (!\U14|m_out[11]~33_combout\ & ((\U13|m_out[11]~35_combout\ & (\U16|tmp[10]~21\ 
-- & VCC)) # (!\U13|m_out[11]~35_combout\ & (!\U16|tmp[10]~21\))))
-- \U16|tmp[11]~23\ = CARRY((\U14|m_out[11]~33_combout\ & ((!\U16|tmp[10]~21\) # (!\U13|m_out[11]~35_combout\))) # (!\U14|m_out[11]~33_combout\ & (!\U13|m_out[11]~35_combout\ & !\U16|tmp[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[11]~33_combout\,
	datab => \U13|m_out[11]~35_combout\,
	datad => VCC,
	cin => \U16|tmp[10]~21\,
	combout => \U16|tmp[11]~22_combout\,
	cout => \U16|tmp[11]~23\);

-- Location: LCCOMB_X90_Y22_N24
\U16|tmp[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[12]~24_combout\ = ((\U13|m_out[12]~34_combout\ $ (\U14|m_out[12]~31_combout\ $ (\U16|tmp[11]~23\)))) # (GND)
-- \U16|tmp[12]~25\ = CARRY((\U13|m_out[12]~34_combout\ & ((!\U16|tmp[11]~23\) # (!\U14|m_out[12]~31_combout\))) # (!\U13|m_out[12]~34_combout\ & (!\U14|m_out[12]~31_combout\ & !\U16|tmp[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[12]~34_combout\,
	datab => \U14|m_out[12]~31_combout\,
	datad => VCC,
	cin => \U16|tmp[11]~23\,
	combout => \U16|tmp[12]~24_combout\,
	cout => \U16|tmp[12]~25\);

-- Location: LCCOMB_X90_Y22_N26
\U16|tmp[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[13]~26_combout\ = (\U13|m_out[13]~33_combout\ & ((\U14|m_out[13]~29_combout\ & (!\U16|tmp[12]~25\)) # (!\U14|m_out[13]~29_combout\ & (\U16|tmp[12]~25\ & VCC)))) # (!\U13|m_out[13]~33_combout\ & ((\U14|m_out[13]~29_combout\ & ((\U16|tmp[12]~25\) # 
-- (GND))) # (!\U14|m_out[13]~29_combout\ & (!\U16|tmp[12]~25\))))
-- \U16|tmp[13]~27\ = CARRY((\U13|m_out[13]~33_combout\ & (\U14|m_out[13]~29_combout\ & !\U16|tmp[12]~25\)) # (!\U13|m_out[13]~33_combout\ & ((\U14|m_out[13]~29_combout\) # (!\U16|tmp[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[13]~33_combout\,
	datab => \U14|m_out[13]~29_combout\,
	datad => VCC,
	cin => \U16|tmp[12]~25\,
	combout => \U16|tmp[13]~26_combout\,
	cout => \U16|tmp[13]~27\);

-- Location: LCCOMB_X90_Y22_N28
\U16|tmp[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[14]~28_combout\ = ((\U14|m_out[14]~27_combout\ $ (\U13|m_out[14]~32_combout\ $ (\U16|tmp[13]~27\)))) # (GND)
-- \U16|tmp[14]~29\ = CARRY((\U14|m_out[14]~27_combout\ & (\U13|m_out[14]~32_combout\ & !\U16|tmp[13]~27\)) # (!\U14|m_out[14]~27_combout\ & ((\U13|m_out[14]~32_combout\) # (!\U16|tmp[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[14]~27_combout\,
	datab => \U13|m_out[14]~32_combout\,
	datad => VCC,
	cin => \U16|tmp[13]~27\,
	combout => \U16|tmp[14]~28_combout\,
	cout => \U16|tmp[14]~29\);

-- Location: LCCOMB_X90_Y22_N30
\U16|tmp[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[15]~30_combout\ = (\U14|m_out[15]~25_combout\ & ((\U13|m_out[15]~29_combout\ & (!\U16|tmp[14]~29\)) # (!\U13|m_out[15]~29_combout\ & ((\U16|tmp[14]~29\) # (GND))))) # (!\U14|m_out[15]~25_combout\ & ((\U13|m_out[15]~29_combout\ & (\U16|tmp[14]~29\ 
-- & VCC)) # (!\U13|m_out[15]~29_combout\ & (!\U16|tmp[14]~29\))))
-- \U16|tmp[15]~31\ = CARRY((\U14|m_out[15]~25_combout\ & ((!\U16|tmp[14]~29\) # (!\U13|m_out[15]~29_combout\))) # (!\U14|m_out[15]~25_combout\ & (!\U13|m_out[15]~29_combout\ & !\U16|tmp[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[15]~25_combout\,
	datab => \U13|m_out[15]~29_combout\,
	datad => VCC,
	cin => \U16|tmp[14]~29\,
	combout => \U16|tmp[15]~30_combout\,
	cout => \U16|tmp[15]~31\);

-- Location: LCCOMB_X90_Y21_N0
\U16|tmp[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[16]~32_combout\ = ((\U14|m_out[16]~23_combout\ $ (\U13|m_out[16]~28_combout\ $ (\U16|tmp[15]~31\)))) # (GND)
-- \U16|tmp[16]~33\ = CARRY((\U14|m_out[16]~23_combout\ & (\U13|m_out[16]~28_combout\ & !\U16|tmp[15]~31\)) # (!\U14|m_out[16]~23_combout\ & ((\U13|m_out[16]~28_combout\) # (!\U16|tmp[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~23_combout\,
	datab => \U13|m_out[16]~28_combout\,
	datad => VCC,
	cin => \U16|tmp[15]~31\,
	combout => \U16|tmp[16]~32_combout\,
	cout => \U16|tmp[16]~33\);

-- Location: LCCOMB_X90_Y21_N4
\U16|tmp[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[18]~36_combout\ = ((\U14|m_out[18]~18_combout\ $ (\U13|m_out[18]~26_combout\ $ (\U16|tmp[17]~35\)))) # (GND)
-- \U16|tmp[18]~37\ = CARRY((\U14|m_out[18]~18_combout\ & (\U13|m_out[18]~26_combout\ & !\U16|tmp[17]~35\)) # (!\U14|m_out[18]~18_combout\ & ((\U13|m_out[18]~26_combout\) # (!\U16|tmp[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[18]~18_combout\,
	datab => \U13|m_out[18]~26_combout\,
	datad => VCC,
	cin => \U16|tmp[17]~35\,
	combout => \U16|tmp[18]~36_combout\,
	cout => \U16|tmp[18]~37\);

-- Location: LCCOMB_X90_Y21_N6
\U16|tmp[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[19]~38_combout\ = (\U14|m_out[19]~17_combout\ & ((\U13|m_out[19]~25_combout\ & (!\U16|tmp[18]~37\)) # (!\U13|m_out[19]~25_combout\ & ((\U16|tmp[18]~37\) # (GND))))) # (!\U14|m_out[19]~17_combout\ & ((\U13|m_out[19]~25_combout\ & (\U16|tmp[18]~37\ 
-- & VCC)) # (!\U13|m_out[19]~25_combout\ & (!\U16|tmp[18]~37\))))
-- \U16|tmp[19]~39\ = CARRY((\U14|m_out[19]~17_combout\ & ((!\U16|tmp[18]~37\) # (!\U13|m_out[19]~25_combout\))) # (!\U14|m_out[19]~17_combout\ & (!\U13|m_out[19]~25_combout\ & !\U16|tmp[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[19]~17_combout\,
	datab => \U13|m_out[19]~25_combout\,
	datad => VCC,
	cin => \U16|tmp[18]~37\,
	combout => \U16|tmp[19]~38_combout\,
	cout => \U16|tmp[19]~39\);

-- Location: LCCOMB_X91_Y21_N22
\U16|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[19]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U16|tmp[19]~38_combout\,
	combout => \U16|Mux12~0_combout\);

-- Location: LCCOMB_X91_Y27_N18
\U16|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~7_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux12~6_combout\ & ((\U16|Mux12~0_combout\))) # (!\U16|Mux12~6_combout\ & (!\U16|a32~55_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~55_combout\,
	datab => \U16|Mux18~6_combout\,
	datac => \U16|Mux12~6_combout\,
	datad => \U16|Mux12~0_combout\,
	combout => \U16|Mux12~7_combout\);

-- Location: LCCOMB_X91_Y27_N20
\U16|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux12~8_combout\ = (\U16|Mux12~7_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux12~7_combout\,
	combout => \U16|Mux12~8_combout\);

-- Location: LCFF_X91_Y27_N21
\U17|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux12~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(19));

-- Location: LCCOMB_X92_Y24_N4
\U1|sr_out[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[19]~17_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(19))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux12~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(19),
	datad => \U16|Mux12~8_combout\,
	combout => \U1|sr_out[19]~17_combout\);

-- Location: LCFF_X83_Y24_N11
\U4|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U4|sr_out~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(17));

-- Location: LCFF_X92_Y24_N5
\U1|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[19]~17_combout\,
	sdata => \U4|sr_out\(17),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(19));

-- Location: LCCOMB_X87_Y25_N12
\U13|m_out[19]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[19]~25_combout\ = (\U11|sr_out\(19) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(19))))) # (!\U11|sr_out\(19) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(19),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(19),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[19]~25_combout\);

-- Location: LCCOMB_X90_Y21_N8
\U16|tmp[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[20]~40_combout\ = ((\U14|m_out[20]~16_combout\ $ (\U13|m_out[20]~24_combout\ $ (\U16|tmp[19]~39\)))) # (GND)
-- \U16|tmp[20]~41\ = CARRY((\U14|m_out[20]~16_combout\ & (\U13|m_out[20]~24_combout\ & !\U16|tmp[19]~39\)) # (!\U14|m_out[20]~16_combout\ & ((\U13|m_out[20]~24_combout\) # (!\U16|tmp[19]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[20]~16_combout\,
	datab => \U13|m_out[20]~24_combout\,
	datad => VCC,
	cin => \U16|tmp[19]~39\,
	combout => \U16|tmp[20]~40_combout\,
	cout => \U16|tmp[20]~41\);

-- Location: LCCOMB_X89_Y29_N24
\U16|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[20]~40_combout\,
	combout => \U16|Mux11~0_combout\);

-- Location: LCCOMB_X89_Y29_N30
\U16|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~4_combout\ = (\U15|alu_ctr[0]~21_combout\ & (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[20]~16_combout\) # (\U13|m_out[20]~24_combout\)))) # (!\U15|alu_ctr[0]~21_combout\ & ((\U15|alu_ctr[1]~32_combout\) # ((\U14|m_out[20]~16_combout\ & 
-- \U13|m_out[20]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[20]~16_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U13|m_out[20]~24_combout\,
	combout => \U16|Mux11~4_combout\);

-- Location: LCCOMB_X89_Y29_N8
\U16|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~5_combout\ = (\U16|Mux11~4_combout\ & (((\U16|Add1~40_combout\) # (!\U16|Mux10~7_combout\)))) # (!\U16|Mux11~4_combout\ & (\U16|ShiftRight0~111_combout\ & (\U16|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~111_combout\,
	datab => \U16|Mux11~4_combout\,
	datac => \U16|Mux10~7_combout\,
	datad => \U16|Add1~40_combout\,
	combout => \U16|Mux11~5_combout\);

-- Location: LCCOMB_X90_Y25_N6
\U16|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~17_combout\ = (\U15|alu_ctr[0]~21_combout\) # ((\U13|m_out[4]~13_combout\) # ((\U16|ShiftLeft0~18_combout\) # (\U16|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U13|m_out[4]~13_combout\,
	datac => \U16|ShiftLeft0~18_combout\,
	datad => \U16|ShiftLeft0~15_combout\,
	combout => \U16|Mux10~17_combout\);

-- Location: LCCOMB_X87_Y29_N16
\U16|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~93_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(17)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(19),
	datab => \U13|m_out[0]~7_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U12|sr_out\(17),
	combout => \U16|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X87_Y29_N6
\U16|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~94_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(18)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(20),
	datab => \U12|sr_out\(18),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X87_Y29_N4
\U16|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~95_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & ((\U16|ShiftLeft0~93_combout\) # (\U16|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftLeft0~93_combout\,
	datad => \U16|ShiftLeft0~94_combout\,
	combout => \U16|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X91_Y29_N30
\U16|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~78_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~73_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~73_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftLeft0~77_combout\,
	combout => \U16|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X91_Y29_N10
\U16|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~96_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~78_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~95_combout\,
	datad => \U16|ShiftLeft0~78_combout\,
	combout => \U16|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X87_Y29_N22
\U16|a32~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~48_combout\ = \U13|m_out[20]~24_combout\ $ (((\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(20) & !\U14|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(20),
	datab => \U14|Equal2~0_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U13|m_out[20]~24_combout\,
	combout => \U16|a32~48_combout\);

-- Location: LCCOMB_X89_Y29_N18
\U16|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~1_combout\ = (\U16|Mux10~18_combout\ & ((\U16|Mux10~6_combout\ & ((\U16|a32~48_combout\))) # (!\U16|Mux10~6_combout\ & (\U16|ShiftLeft0~30_combout\)))) # (!\U16|Mux10~18_combout\ & (((\U16|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~30_combout\,
	datab => \U16|a32~48_combout\,
	datac => \U16|Mux10~18_combout\,
	datad => \U16|Mux10~6_combout\,
	combout => \U16|Mux11~1_combout\);

-- Location: LCCOMB_X90_Y29_N30
\U16|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~2_combout\ = (\U16|Mux10~17_combout\ & (((\U16|Mux11~1_combout\)))) # (!\U16|Mux10~17_combout\ & ((\U16|Mux11~1_combout\ & (\U16|ShiftLeft0~61_combout\)) # (!\U16|Mux11~1_combout\ & ((\U16|ShiftLeft0~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~61_combout\,
	datab => \U16|Mux10~17_combout\,
	datac => \U16|ShiftLeft0~96_combout\,
	datad => \U16|Mux11~1_combout\,
	combout => \U16|Mux11~2_combout\);

-- Location: LCCOMB_X89_Y29_N28
\U16|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~3_combout\ = (!\U15|alu_ctr[1]~32_combout\ & \U16|Mux11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux11~2_combout\,
	combout => \U16|Mux11~3_combout\);

-- Location: LCCOMB_X89_Y29_N6
\U16|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~6_combout\ = (\U15|alu_ctr[2]~28_combout\ & (!\U15|alu_ctr[3]~22_combout\)) # (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux11~3_combout\))) # (!\U15|alu_ctr[3]~22_combout\ & (\U16|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U16|Mux11~5_combout\,
	datad => \U16|Mux11~3_combout\,
	combout => \U16|Mux11~6_combout\);

-- Location: LCCOMB_X89_Y29_N0
\U16|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~7_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux11~6_combout\ & ((\U16|Mux11~0_combout\))) # (!\U16|Mux11~6_combout\ & (!\U16|a32~56_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~6_combout\,
	datab => \U16|a32~56_combout\,
	datac => \U16|Mux11~0_combout\,
	datad => \U16|Mux11~6_combout\,
	combout => \U16|Mux11~7_combout\);

-- Location: LCCOMB_X89_Y29_N16
\U16|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux11~8_combout\ = (\U16|Mux11~7_combout\ & ((!\U15|alu_ctr[0]~21_combout\) # (!\U15|alu_ctr[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|Mux11~7_combout\,
	combout => \U16|Mux11~8_combout\);

-- Location: LCFF_X89_Y29_N17
\U17|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux11~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(20));

-- Location: LCCOMB_X88_Y28_N20
\U1|sr_out[20]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[20]~18_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(20))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux11~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(20),
	datad => \U16|Mux11~8_combout\,
	combout => \U1|sr_out[20]~18_combout\);

-- Location: LCFF_X88_Y28_N21
\U1|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[20]~18_combout\,
	sdata => \U4|sr_out\(18),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(20));

-- Location: LCCOMB_X86_Y25_N14
\U13|m_out[20]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[20]~24_combout\ = (\U11|sr_out\(20) & ((\U13|Equal0~3_combout\) # ((\U1|sr_out\(20) & !\U13|Equal1~0_combout\)))) # (!\U11|sr_out\(20) & (\U1|sr_out\(20) & (!\U13|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(20),
	datab => \U1|sr_out\(20),
	datac => \U13|Equal1~0_combout\,
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[20]~24_combout\);

-- Location: LCCOMB_X90_Y21_N10
\U16|tmp[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[21]~42_combout\ = (\U14|m_out[21]~15_combout\ & ((\U13|m_out[21]~23_combout\ & (!\U16|tmp[20]~41\)) # (!\U13|m_out[21]~23_combout\ & ((\U16|tmp[20]~41\) # (GND))))) # (!\U14|m_out[21]~15_combout\ & ((\U13|m_out[21]~23_combout\ & (\U16|tmp[20]~41\ 
-- & VCC)) # (!\U13|m_out[21]~23_combout\ & (!\U16|tmp[20]~41\))))
-- \U16|tmp[21]~43\ = CARRY((\U14|m_out[21]~15_combout\ & ((!\U16|tmp[20]~41\) # (!\U13|m_out[21]~23_combout\))) # (!\U14|m_out[21]~15_combout\ & (!\U13|m_out[21]~23_combout\ & !\U16|tmp[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[21]~15_combout\,
	datab => \U13|m_out[21]~23_combout\,
	datad => VCC,
	cin => \U16|tmp[20]~41\,
	combout => \U16|tmp[21]~42_combout\,
	cout => \U16|tmp[21]~43\);

-- Location: LCCOMB_X90_Y21_N12
\U16|tmp[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[22]~44_combout\ = ((\U13|m_out[22]~22_combout\ $ (\U14|m_out[22]~14_combout\ $ (\U16|tmp[21]~43\)))) # (GND)
-- \U16|tmp[22]~45\ = CARRY((\U13|m_out[22]~22_combout\ & ((!\U16|tmp[21]~43\) # (!\U14|m_out[22]~14_combout\))) # (!\U13|m_out[22]~22_combout\ & (!\U14|m_out[22]~14_combout\ & !\U16|tmp[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[22]~22_combout\,
	datab => \U14|m_out[22]~14_combout\,
	datad => VCC,
	cin => \U16|tmp[21]~43\,
	combout => \U16|tmp[22]~44_combout\,
	cout => \U16|tmp[22]~45\);

-- Location: LCCOMB_X90_Y21_N14
\U16|tmp[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[23]~46_combout\ = (\U14|m_out[23]~13_combout\ & ((\U13|m_out[23]~21_combout\ & (!\U16|tmp[22]~45\)) # (!\U13|m_out[23]~21_combout\ & ((\U16|tmp[22]~45\) # (GND))))) # (!\U14|m_out[23]~13_combout\ & ((\U13|m_out[23]~21_combout\ & (\U16|tmp[22]~45\ 
-- & VCC)) # (!\U13|m_out[23]~21_combout\ & (!\U16|tmp[22]~45\))))
-- \U16|tmp[23]~47\ = CARRY((\U14|m_out[23]~13_combout\ & ((!\U16|tmp[22]~45\) # (!\U13|m_out[23]~21_combout\))) # (!\U14|m_out[23]~13_combout\ & (!\U13|m_out[23]~21_combout\ & !\U16|tmp[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[23]~13_combout\,
	datab => \U13|m_out[23]~21_combout\,
	datad => VCC,
	cin => \U16|tmp[22]~45\,
	combout => \U16|tmp[23]~46_combout\,
	cout => \U16|tmp[23]~47\);

-- Location: LCCOMB_X90_Y21_N16
\U16|tmp[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[24]~48_combout\ = ((\U14|m_out[24]~12_combout\ $ (\U13|m_out[24]~20_combout\ $ (\U16|tmp[23]~47\)))) # (GND)
-- \U16|tmp[24]~49\ = CARRY((\U14|m_out[24]~12_combout\ & (\U13|m_out[24]~20_combout\ & !\U16|tmp[23]~47\)) # (!\U14|m_out[24]~12_combout\ & ((\U13|m_out[24]~20_combout\) # (!\U16|tmp[23]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[24]~12_combout\,
	datab => \U13|m_out[24]~20_combout\,
	datad => VCC,
	cin => \U16|tmp[23]~47\,
	combout => \U16|tmp[24]~48_combout\,
	cout => \U16|tmp[24]~49\);

-- Location: LCCOMB_X90_Y21_N18
\U16|tmp[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|tmp[25]~50_combout\ = (\U13|m_out[25]~19_combout\ & ((\U14|m_out[25]~11_combout\ & (!\U16|tmp[24]~49\)) # (!\U14|m_out[25]~11_combout\ & (\U16|tmp[24]~49\ & VCC)))) # (!\U13|m_out[25]~19_combout\ & ((\U14|m_out[25]~11_combout\ & ((\U16|tmp[24]~49\) # 
-- (GND))) # (!\U14|m_out[25]~11_combout\ & (!\U16|tmp[24]~49\))))
-- \U16|tmp[25]~51\ = CARRY((\U13|m_out[25]~19_combout\ & (\U14|m_out[25]~11_combout\ & !\U16|tmp[24]~49\)) # (!\U13|m_out[25]~19_combout\ & ((\U14|m_out[25]~11_combout\) # (!\U16|tmp[24]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[25]~19_combout\,
	datab => \U14|m_out[25]~11_combout\,
	datad => VCC,
	cin => \U16|tmp[24]~49\,
	combout => \U16|tmp[25]~50_combout\,
	cout => \U16|tmp[25]~51\);

-- Location: LCCOMB_X93_Y25_N14
\U16|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~10_combout\ = (\U15|alu_ctr[1]~32_combout\ & (!\U15|alu_ctr[0]~21_combout\ & \U16|tmp[26]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|tmp[26]~52_combout\,
	combout => \U16|Mux5~10_combout\);

-- Location: LCCOMB_X93_Y25_N8
\U16|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~5_combout\ = (\U15|alu_ctr[0]~21_combout\ & (!\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[26]~18_combout\) # (\U14|m_out[26]~10_combout\)))) # (!\U15|alu_ctr[0]~21_combout\ & ((\U15|alu_ctr[1]~32_combout\) # ((\U13|m_out[26]~18_combout\ & 
-- \U14|m_out[26]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[26]~18_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U14|m_out[26]~10_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux5~5_combout\);

-- Location: LCCOMB_X93_Y25_N30
\U16|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~6_combout\ = (\U16|Mux5~5_combout\ & (((\U16|Add1~52_combout\) # (!\U16|Mux10~7_combout\)))) # (!\U16|Mux5~5_combout\ & (\U16|ShiftRight0~133_combout\ & ((\U16|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~133_combout\,
	datab => \U16|Mux5~5_combout\,
	datac => \U16|Add1~52_combout\,
	datad => \U16|Mux10~7_combout\,
	combout => \U16|Mux5~6_combout\);

-- Location: LCCOMB_X93_Y25_N28
\U16|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~7_combout\ = (\U16|Mux24~6_combout\ & (\U16|Mux24~7_combout\)) # (!\U16|Mux24~6_combout\ & ((\U16|Mux24~7_combout\ & (\U16|Mux5~10_combout\)) # (!\U16|Mux24~7_combout\ & ((\U16|Mux5~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~6_combout\,
	datab => \U16|Mux24~7_combout\,
	datac => \U16|Mux5~10_combout\,
	datad => \U16|Mux5~6_combout\,
	combout => \U16|Mux5~7_combout\);

-- Location: LCCOMB_X93_Y25_N18
\U16|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~8_combout\ = (\U16|Mux6~2_combout\ & ((\U16|Mux5~7_combout\ & ((\U16|Mux5~2_combout\))) # (!\U16|Mux5~7_combout\ & (\U16|Mux5~4_combout\)))) # (!\U16|Mux6~2_combout\ & (((\U16|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux6~2_combout\,
	datab => \U16|Mux5~4_combout\,
	datac => \U16|Mux5~2_combout\,
	datad => \U16|Mux5~7_combout\,
	combout => \U16|Mux5~8_combout\);

-- Location: LCCOMB_X93_Y25_N24
\U16|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux5~9_combout\ = (\U16|Mux27~0_combout\ & ((\U16|Mux24~8_combout\ & (!\U16|Mux5~2_combout\)) # (!\U16|Mux24~8_combout\ & ((\U16|Mux5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~8_combout\,
	datab => \U16|Mux27~0_combout\,
	datac => \U16|Mux5~2_combout\,
	datad => \U16|Mux5~8_combout\,
	combout => \U16|Mux5~9_combout\);

-- Location: LCFF_X93_Y25_N25
\U17|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux5~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(26));

-- Location: LCCOMB_X85_Y26_N22
\U7|m_out[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[26]~8_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(26))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(26),
	datad => \U17|sr_out\(26),
	combout => \U7|m_out[26]~8_combout\);

-- Location: LCCOMB_X83_Y25_N30
\U10|regB[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[25]~7_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(36))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a25\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal1~1_combout\,
	datab => \U10|breg32~45_combout\,
	datac => \U10|breg32_rtl_1_bypass\(36),
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a25\,
	combout => \U10|regB[25]~7_combout\);

-- Location: M4K_X84_Y25
\U3|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020021281480540A522148150218A303012815800080023128D4A214A302",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mips_mem:U3|altsyncram:altsyncram_component|altsyncram_qkc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U6|pstate.writemem_st~regout\,
	clk0 => \iKEY~combout\(0),
	portadatain => \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCFF_X83_Y25_N19
\U5|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(25));

-- Location: LCCOMB_X93_Y23_N16
\U16|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~3_combout\ = (\U14|m_out[25]~11_combout\ & ((\U16|Mux24~8_combout\) # (!\U13|m_out[25]~19_combout\))) # (!\U14|m_out[25]~11_combout\ & (\U13|m_out[25]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[25]~11_combout\,
	datab => \U13|m_out[25]~19_combout\,
	datad => \U16|Mux24~8_combout\,
	combout => \U16|Mux6~3_combout\);

-- Location: LCCOMB_X93_Y23_N2
\U16|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~4_combout\ = (\U16|Mux24~5_combout\ & (((\U16|Mux24~4_combout\)))) # (!\U16|Mux24~5_combout\ & ((\U16|Mux24~4_combout\ & (\U16|ShiftLeft0~83_combout\)) # (!\U16|Mux24~4_combout\ & ((\U16|ShiftLeft0~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~83_combout\,
	datab => \U16|ShiftLeft0~114_combout\,
	datac => \U16|Mux24~5_combout\,
	datad => \U16|Mux24~4_combout\,
	combout => \U16|Mux6~4_combout\);

-- Location: LCCOMB_X90_Y28_N14
\U16|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~38_combout\ = (\U13|m_out[3]~9_combout\ & (!\U13|m_out[1]~41_combout\ & !\U13|m_out[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X88_Y23_N6
\U16|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~43_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[6]~43_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[8]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[6]~43_combout\,
	datac => \U14|m_out[8]~39_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X88_Y26_N26
\U16|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~47_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[7]~41_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[9]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[7]~41_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[9]~37_combout\,
	combout => \U16|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X89_Y27_N8
\U16|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~48_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~43_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftLeft0~43_combout\,
	datad => \U16|ShiftLeft0~47_combout\,
	combout => \U16|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X90_Y24_N22
\U16|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~49_combout\ = (\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~33_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~33_combout\,
	datab => \U16|ShiftLeft0~48_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X90_Y28_N16
\U16|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~50_combout\ = (\U13|m_out[3]~9_combout\ & (\U16|ShiftLeft0~38_combout\ & (\U16|ShiftLeft0~21_combout\))) # (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftLeft0~49_combout\) # ((\U16|ShiftLeft0~38_combout\ & \U16|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U16|ShiftLeft0~38_combout\,
	datac => \U16|ShiftLeft0~21_combout\,
	datad => \U16|ShiftLeft0~49_combout\,
	combout => \U16|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X93_Y23_N20
\U16|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~5_combout\ = (\U16|Mux24~5_combout\ & ((\U16|Mux6~4_combout\ & ((\U16|ShiftLeft0~50_combout\))) # (!\U16|Mux6~4_combout\ & (\U16|ShiftLeft0~99_combout\)))) # (!\U16|Mux24~5_combout\ & (\U16|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~5_combout\,
	datab => \U16|Mux6~4_combout\,
	datac => \U16|ShiftLeft0~99_combout\,
	datad => \U16|ShiftLeft0~50_combout\,
	combout => \U16|Mux6~5_combout\);

-- Location: LCCOMB_X93_Y25_N2
\U16|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~6_combout\ = (\U15|alu_ctr[0]~21_combout\ & (!\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[25]~19_combout\) # (\U14|m_out[25]~11_combout\)))) # (!\U15|alu_ctr[0]~21_combout\ & ((\U15|alu_ctr[1]~32_combout\) # ((\U13|m_out[25]~19_combout\ & 
-- \U14|m_out[25]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[25]~19_combout\,
	datab => \U14|m_out[25]~11_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux6~6_combout\);

-- Location: LCCOMB_X93_Y25_N20
\U16|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~7_combout\ = (\U16|Mux10~7_combout\ & ((\U16|Mux6~6_combout\ & ((\U16|Add1~50_combout\))) # (!\U16|Mux6~6_combout\ & (\U16|ShiftRight0~132_combout\)))) # (!\U16|Mux10~7_combout\ & (((\U16|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~132_combout\,
	datab => \U16|Mux10~7_combout\,
	datac => \U16|Mux6~6_combout\,
	datad => \U16|Add1~50_combout\,
	combout => \U16|Mux6~7_combout\);

-- Location: LCCOMB_X93_Y25_N12
\U16|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~11_combout\ = (!\U15|alu_ctr[0]~21_combout\ & (\U16|tmp[25]~50_combout\ & \U15|alu_ctr[1]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U16|tmp[25]~50_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux6~11_combout\);

-- Location: LCCOMB_X93_Y25_N22
\U16|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~8_combout\ = (\U16|Mux24~6_combout\ & (\U16|Mux24~7_combout\)) # (!\U16|Mux24~6_combout\ & ((\U16|Mux24~7_combout\ & ((\U16|Mux6~11_combout\))) # (!\U16|Mux24~7_combout\ & (\U16|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~6_combout\,
	datab => \U16|Mux24~7_combout\,
	datac => \U16|Mux6~7_combout\,
	datad => \U16|Mux6~11_combout\,
	combout => \U16|Mux6~8_combout\);

-- Location: LCCOMB_X93_Y23_N18
\U16|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~9_combout\ = (\U16|Mux6~2_combout\ & ((\U16|Mux6~8_combout\ & (\U16|Mux6~3_combout\)) # (!\U16|Mux6~8_combout\ & ((\U16|Mux6~5_combout\))))) # (!\U16|Mux6~2_combout\ & (((\U16|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux6~3_combout\,
	datab => \U16|Mux6~2_combout\,
	datac => \U16|Mux6~5_combout\,
	datad => \U16|Mux6~8_combout\,
	combout => \U16|Mux6~9_combout\);

-- Location: LCCOMB_X93_Y23_N22
\U16|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~10_combout\ = (\U16|Mux27~0_combout\ & ((\U16|Mux24~8_combout\ & (!\U16|Mux6~3_combout\)) # (!\U16|Mux24~8_combout\ & ((\U16|Mux6~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux27~0_combout\,
	datab => \U16|Mux24~8_combout\,
	datac => \U16|Mux6~3_combout\,
	datad => \U16|Mux6~9_combout\,
	combout => \U16|Mux6~10_combout\);

-- Location: LCFF_X93_Y23_N23
\U17|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux6~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(25));

-- Location: LCCOMB_X85_Y26_N12
\U7|m_out[25]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[25]~9_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(25))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(25),
	datad => \U17|sr_out\(25),
	combout => \U7|m_out[25]~9_combout\);

-- Location: LCCOMB_X88_Y22_N14
\U10|regA[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[6]~20_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(17)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal0~1_combout\,
	datab => \U10|breg32~41_combout\,
	datac => \U10|breg32_rtl_0|auto_generated|ram_block1a6\,
	datad => \U10|breg32_rtl_0_bypass\(17),
	combout => \U10|regA[6]~20_combout\);

-- Location: LCFF_X88_Y22_N15
\U11|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[6]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(6));

-- Location: LCCOMB_X88_Y22_N20
\U13|m_out[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[6]~30_combout\ = (\U1|sr_out\(6) & (((\U11|sr_out\(6) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(6) & (((\U11|sr_out\(6) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(6),
	datab => \U13|Equal1~0_combout\,
	datac => \U11|sr_out\(6),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[6]~30_combout\);

-- Location: LCCOMB_X91_Y25_N16
\U16|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~16_combout\ = (\U13|m_out[12]~34_combout\) # ((\U13|m_out[11]~35_combout\) # ((\U13|m_out[14]~32_combout\) # (\U13|m_out[13]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[12]~34_combout\,
	datab => \U13|m_out[11]~35_combout\,
	datac => \U13|m_out[14]~32_combout\,
	datad => \U13|m_out[13]~33_combout\,
	combout => \U16|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X94_Y22_N12
\U10|breg32_rtl_0_bypass[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[19]~feeder_combout\ = \U7|m_out[8]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[8]~28_combout\,
	combout => \U10|breg32_rtl_0_bypass[19]~feeder_combout\);

-- Location: LCFF_X94_Y22_N13
\U10|breg32_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(19));

-- Location: LCCOMB_X88_Y22_N18
\U10|regA[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[8]~28_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(19))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal0~1_combout\,
	datab => \U10|breg32~41_combout\,
	datac => \U10|breg32_rtl_0_bypass\(19),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a8\,
	combout => \U10|regA[8]~28_combout\);

-- Location: LCFF_X88_Y22_N19
\U11|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(8));

-- Location: LCCOMB_X88_Y22_N4
\U13|m_out[8]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[8]~38_combout\ = (\U1|sr_out\(8) & (((\U11|sr_out\(8) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(8) & (((\U11|sr_out\(8) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(8),
	datab => \U13|Equal1~0_combout\,
	datac => \U11|sr_out\(8),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[8]~38_combout\);

-- Location: LCCOMB_X89_Y28_N22
\U16|a32~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~30_combout\ = (\U14|m_out[9]~37_combout\) # (\U13|m_out[9]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[9]~37_combout\,
	datad => \U13|m_out[9]~37_combout\,
	combout => \U16|a32~30_combout\);

-- Location: LCCOMB_X90_Y23_N22
\U16|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~11_combout\ = (\U15|alu_ctr[3]~22_combout\ & ((\U15|alu_ctr[2]~28_combout\) # ((!\U15|alu_ctr[1]~32_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux18~11_combout\);

-- Location: LCCOMB_X90_Y27_N12
\U16|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~8_combout\ = (\U15|alu_ctr[3]~22_combout\ & (!\U15|alu_ctr[1]~32_combout\ & \U16|ShiftLeft0~19_combout\)) # (!\U15|alu_ctr[3]~22_combout\ & (\U15|alu_ctr[1]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|ShiftLeft0~19_combout\,
	combout => \U16|Mux18~8_combout\);

-- Location: LCCOMB_X90_Y29_N24
\U16|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~9_combout\ = (\U15|alu_ctr[3]~22_combout\) # ((!\U15|alu_ctr[1]~32_combout\ & \U15|alu_ctr[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux18~9_combout\);

-- Location: LCCOMB_X86_Y28_N8
\U16|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~25_combout\ = (\U13|m_out[1]~41_combout\ & (\U12|sr_out\(23))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U12|sr_out\(23),
	datac => \U12|sr_out\(21),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~25_combout\);

-- Location: LCCOMB_X86_Y28_N10
\U16|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~54_combout\ = (\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(24)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U12|sr_out\(22),
	datac => \U12|sr_out\(24),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~54_combout\);

-- Location: LCCOMB_X86_Y28_N0
\U16|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~55_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~54_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~25_combout\,
	datad => \U16|ShiftRight0~54_combout\,
	combout => \U16|ShiftRight0~55_combout\);

-- Location: LCFF_X85_Y25_N1
\U12|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regB[19]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(19));

-- Location: LCCOMB_X87_Y26_N22
\U16|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~51_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(19)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(17),
	datab => \U12|sr_out\(19),
	datac => \U13|m_out[0]~7_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~51_combout\);

-- Location: LCCOMB_X86_Y27_N4
\U16|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~52_combout\ = (\U13|m_out[1]~41_combout\ & (\U12|sr_out\(20))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(20),
	datab => \U12|sr_out\(18),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~52_combout\);

-- Location: LCCOMB_X87_Y26_N24
\U16|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~53_combout\ = (\U16|ShiftRight0~20_combout\ & ((\U16|ShiftRight0~51_combout\) # ((\U13|m_out[0]~7_combout\ & \U16|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~20_combout\,
	datab => \U16|ShiftRight0~51_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftRight0~52_combout\,
	combout => \U16|ShiftRight0~53_combout\);

-- Location: LCCOMB_X87_Y26_N8
\U16|ShiftRight0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~136_combout\ = (!\U6|pstate.decode_st~regout\ & (!\U6|pstate.c_mem_add_st~regout\ & (\U13|m_out[2]~11_combout\ & \U6|pstate.fetch_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.decode_st~regout\,
	datab => \U6|pstate.c_mem_add_st~regout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U6|pstate.fetch_st~regout\,
	combout => \U16|ShiftRight0~136_combout\);

-- Location: LCCOMB_X86_Y28_N6
\U16|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~56_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~53_combout\) # ((\U16|ShiftRight0~55_combout\ & \U16|ShiftRight0~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftRight0~55_combout\,
	datac => \U16|ShiftRight0~53_combout\,
	datad => \U16|ShiftRight0~136_combout\,
	combout => \U16|ShiftRight0~56_combout\);

-- Location: LCCOMB_X87_Y26_N30
\U16|ShiftRight0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~137_combout\ = (!\U13|m_out[2]~11_combout\ & (\U4|sr_out\(15) & ((\U6|pstate.decode_st~regout\) # (\U6|pstate.c_mem_add_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.decode_st~regout\,
	datab => \U6|pstate.c_mem_add_st~regout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U4|sr_out\(15),
	combout => \U16|ShiftRight0~137_combout\);

-- Location: LCCOMB_X87_Y26_N14
\U16|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~19_combout\ = (!\U4|sr_out\(8)) # (!\U6|s_aluAin[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U6|s_aluAin[1]~2_combout\,
	datad => \U4|sr_out\(8),
	combout => \U16|ShiftRight0~19_combout\);

-- Location: LCCOMB_X86_Y25_N22
\U10|regA[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[2]~2_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(13))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a2\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|breg32_rtl_0_bypass\(13),
	datac => \U10|Equal0~1_combout\,
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a2\,
	combout => \U10|regA[2]~2_combout\);

-- Location: LCFF_X86_Y25_N23
\U11|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(2));

-- Location: LCCOMB_X87_Y25_N2
\U13|m_out[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[2]~10_combout\ = (\U11|sr_out\(2) & ((\U6|pstate.rtype_ex_st~regout\ & (\U13|Equal0~0_combout\)) # (!\U6|pstate.rtype_ex_st~regout\ & ((\U13|Equal0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.rtype_ex_st~regout\,
	datab => \U11|sr_out\(2),
	datac => \U13|Equal0~0_combout\,
	datad => \U13|Equal0~1_combout\,
	combout => \U13|m_out[2]~10_combout\);

-- Location: LCCOMB_X87_Y26_N28
\U16|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~20_combout\ = (!\U13|m_out[2]~44_combout\ & (!\U14|Equal2~0_combout\ & (\U16|ShiftRight0~19_combout\ & !\U13|m_out[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~44_combout\,
	datab => \U14|Equal2~0_combout\,
	datac => \U16|ShiftRight0~19_combout\,
	datad => \U13|m_out[2]~10_combout\,
	combout => \U16|ShiftRight0~20_combout\);

-- Location: LCCOMB_X87_Y28_N14
\U16|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~45_combout\ = (\U4|sr_out\(7) & ((\U6|s_aluAin[1]~2_combout\ & ((\U12|sr_out\(28)))) # (!\U6|s_aluAin[1]~2_combout\ & (\U12|sr_out\(26))))) # (!\U4|sr_out\(7) & (((\U12|sr_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(7),
	datab => \U6|s_aluAin[1]~2_combout\,
	datac => \U12|sr_out\(26),
	datad => \U12|sr_out\(28),
	combout => \U16|ShiftRight0~45_combout\);

-- Location: LCCOMB_X87_Y28_N20
\U16|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~46_combout\ = (\U13|m_out[1]~45_combout\ & (\U12|sr_out\(28))) # (!\U13|m_out[1]~45_combout\ & ((\U13|m_out[1]~40_combout\ & (\U12|sr_out\(28))) # (!\U13|m_out[1]~40_combout\ & ((\U16|ShiftRight0~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(28),
	datab => \U16|ShiftRight0~45_combout\,
	datac => \U13|m_out[1]~45_combout\,
	datad => \U13|m_out[1]~40_combout\,
	combout => \U16|ShiftRight0~46_combout\);

-- Location: LCCOMB_X87_Y28_N22
\U16|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~47_combout\ = (\U16|ShiftRight0~20_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~46_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~16_combout\,
	datab => \U16|ShiftRight0~20_combout\,
	datac => \U16|ShiftRight0~46_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~47_combout\);

-- Location: LCCOMB_X88_Y28_N30
\U16|ShiftRight0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~131_combout\ = (\U16|ShiftRight0~137_combout\) # (\U16|ShiftRight0~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U16|ShiftRight0~137_combout\,
	datad => \U16|ShiftRight0~47_combout\,
	combout => \U16|ShiftRight0~131_combout\);

-- Location: LCCOMB_X89_Y28_N14
\U16|ShiftRight0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~132_combout\ = (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~131_combout\) # ((\U16|ShiftRight0~49_combout\ & \U13|m_out[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~49_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~131_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|ShiftRight0~132_combout\);

-- Location: LCFF_X87_Y24_N29
\U12|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[3]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(3));

-- Location: LCCOMB_X87_Y24_N28
\U14|m_out[3]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[3]~48_combout\ = (\U6|pstate.decode_st~regout\ & (\U4|sr_out\(3))) # (!\U6|pstate.decode_st~regout\ & ((\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(3))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U12|sr_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(3),
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(3),
	datad => \U6|pstate.c_mem_add_st~regout\,
	combout => \U14|m_out[3]~48_combout\);

-- Location: LCCOMB_X88_Y24_N12
\U14|m_out[3]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[3]~49_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[3]~48_combout\)))) # (!\U14|m_out[1]~21_combout\ & (!\U14|m_out[2]~22_combout\ & (\U4|sr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[2]~22_combout\,
	datab => \U14|m_out[1]~21_combout\,
	datac => \U4|sr_out\(1),
	datad => \U14|m_out[3]~48_combout\,
	combout => \U14|m_out[3]~49_combout\);

-- Location: LCCOMB_X89_Y22_N0
\U16|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~0_combout\ = (\U13|m_out[0]~7_combout\ & (\U14|m_out[0]~3_combout\ $ (VCC))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[0]~3_combout\ & VCC))
-- \U16|Add1~1\ = CARRY((\U13|m_out[0]~7_combout\ & \U14|m_out[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[0]~3_combout\,
	datad => VCC,
	combout => \U16|Add1~0_combout\,
	cout => \U16|Add1~1\);

-- Location: LCCOMB_X89_Y22_N2
\U16|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~2_combout\ = (\U14|m_out[1]~50_combout\ & ((\U13|m_out[1]~41_combout\ & (\U16|Add1~1\ & VCC)) # (!\U13|m_out[1]~41_combout\ & (!\U16|Add1~1\)))) # (!\U14|m_out[1]~50_combout\ & ((\U13|m_out[1]~41_combout\ & (!\U16|Add1~1\)) # 
-- (!\U13|m_out[1]~41_combout\ & ((\U16|Add1~1\) # (GND)))))
-- \U16|Add1~3\ = CARRY((\U14|m_out[1]~50_combout\ & (!\U13|m_out[1]~41_combout\ & !\U16|Add1~1\)) # (!\U14|m_out[1]~50_combout\ & ((!\U16|Add1~1\) # (!\U13|m_out[1]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~50_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datad => VCC,
	cin => \U16|Add1~1\,
	combout => \U16|Add1~2_combout\,
	cout => \U16|Add1~3\);

-- Location: LCCOMB_X89_Y22_N10
\U16|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~10_combout\ = (\U13|m_out[5]~31_combout\ & ((\U14|m_out[5]~45_combout\ & (\U16|Add1~9\ & VCC)) # (!\U14|m_out[5]~45_combout\ & (!\U16|Add1~9\)))) # (!\U13|m_out[5]~31_combout\ & ((\U14|m_out[5]~45_combout\ & (!\U16|Add1~9\)) # 
-- (!\U14|m_out[5]~45_combout\ & ((\U16|Add1~9\) # (GND)))))
-- \U16|Add1~11\ = CARRY((\U13|m_out[5]~31_combout\ & (!\U14|m_out[5]~45_combout\ & !\U16|Add1~9\)) # (!\U13|m_out[5]~31_combout\ & ((!\U16|Add1~9\) # (!\U14|m_out[5]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[5]~31_combout\,
	datab => \U14|m_out[5]~45_combout\,
	datad => VCC,
	cin => \U16|Add1~9\,
	combout => \U16|Add1~10_combout\,
	cout => \U16|Add1~11\);

-- Location: LCCOMB_X89_Y22_N14
\U16|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~14_combout\ = (\U14|m_out[7]~41_combout\ & ((\U13|m_out[7]~39_combout\ & (\U16|Add1~13\ & VCC)) # (!\U13|m_out[7]~39_combout\ & (!\U16|Add1~13\)))) # (!\U14|m_out[7]~41_combout\ & ((\U13|m_out[7]~39_combout\ & (!\U16|Add1~13\)) # 
-- (!\U13|m_out[7]~39_combout\ & ((\U16|Add1~13\) # (GND)))))
-- \U16|Add1~15\ = CARRY((\U14|m_out[7]~41_combout\ & (!\U13|m_out[7]~39_combout\ & !\U16|Add1~13\)) # (!\U14|m_out[7]~41_combout\ & ((!\U16|Add1~13\) # (!\U13|m_out[7]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[7]~41_combout\,
	datab => \U13|m_out[7]~39_combout\,
	datad => VCC,
	cin => \U16|Add1~13\,
	combout => \U16|Add1~14_combout\,
	cout => \U16|Add1~15\);

-- Location: LCCOMB_X89_Y22_N16
\U16|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~16_combout\ = ((\U14|m_out[8]~39_combout\ $ (\U13|m_out[8]~38_combout\ $ (!\U16|Add1~15\)))) # (GND)
-- \U16|Add1~17\ = CARRY((\U14|m_out[8]~39_combout\ & ((\U13|m_out[8]~38_combout\) # (!\U16|Add1~15\))) # (!\U14|m_out[8]~39_combout\ & (\U13|m_out[8]~38_combout\ & !\U16|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[8]~39_combout\,
	datab => \U13|m_out[8]~38_combout\,
	datad => VCC,
	cin => \U16|Add1~15\,
	combout => \U16|Add1~16_combout\,
	cout => \U16|Add1~17\);

-- Location: LCCOMB_X89_Y22_N18
\U16|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~18_combout\ = (\U14|m_out[9]~37_combout\ & ((\U13|m_out[9]~37_combout\ & (\U16|Add1~17\ & VCC)) # (!\U13|m_out[9]~37_combout\ & (!\U16|Add1~17\)))) # (!\U14|m_out[9]~37_combout\ & ((\U13|m_out[9]~37_combout\ & (!\U16|Add1~17\)) # 
-- (!\U13|m_out[9]~37_combout\ & ((\U16|Add1~17\) # (GND)))))
-- \U16|Add1~19\ = CARRY((\U14|m_out[9]~37_combout\ & (!\U13|m_out[9]~37_combout\ & !\U16|Add1~17\)) # (!\U14|m_out[9]~37_combout\ & ((!\U16|Add1~17\) # (!\U13|m_out[9]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[9]~37_combout\,
	datab => \U13|m_out[9]~37_combout\,
	datad => VCC,
	cin => \U16|Add1~17\,
	combout => \U16|Add1~18_combout\,
	cout => \U16|Add1~19\);

-- Location: LCCOMB_X90_Y25_N22
\U16|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~7_combout\ = (\U15|alu_ctr[0]~21_combout\ & ((\U13|m_out[3]~9_combout\) # (!\U16|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~19_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux18~7_combout\);

-- Location: LCCOMB_X89_Y28_N20
\U16|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux22~1_combout\ = (\U16|Mux18~21_combout\ & ((\U16|Mux18~7_combout\ & (\U16|ShiftRight0~132_combout\)) # (!\U16|Mux18~7_combout\ & ((\U16|Add1~18_combout\))))) # (!\U16|Mux18~21_combout\ & (((!\U16|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~21_combout\,
	datab => \U16|ShiftRight0~132_combout\,
	datac => \U16|Add1~18_combout\,
	datad => \U16|Mux18~7_combout\,
	combout => \U16|Mux22~1_combout\);

-- Location: LCCOMB_X90_Y25_N16
\U16|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~20_combout\ = ((\U13|m_out[4]~13_combout\) # ((\U16|ShiftLeft0~18_combout\) # (\U16|ShiftLeft0~15_combout\))) # (!\U15|alu_ctr[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U13|m_out[4]~13_combout\,
	datac => \U16|ShiftLeft0~18_combout\,
	datad => \U16|ShiftLeft0~15_combout\,
	combout => \U16|Mux18~20_combout\);

-- Location: LCCOMB_X89_Y28_N26
\U16|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux22~2_combout\ = (\U16|Mux22~1_combout\ & ((\U16|ShiftRight0~130_combout\) # ((\U16|Mux18~20_combout\)))) # (!\U16|Mux22~1_combout\ & (((\U16|ShiftRight0~56_combout\ & !\U16|Mux18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~130_combout\,
	datab => \U16|ShiftRight0~56_combout\,
	datac => \U16|Mux22~1_combout\,
	datad => \U16|Mux18~20_combout\,
	combout => \U16|Mux22~2_combout\);

-- Location: LCCOMB_X89_Y28_N0
\U16|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux22~3_combout\ = (\U16|Mux18~8_combout\ & ((\U16|Mux18~9_combout\ & (\U16|ShiftLeft0~50_combout\)) # (!\U16|Mux18~9_combout\ & ((\U16|Mux22~2_combout\))))) # (!\U16|Mux18~8_combout\ & (((!\U16|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~50_combout\,
	datab => \U16|Mux18~8_combout\,
	datac => \U16|Mux18~9_combout\,
	datad => \U16|Mux22~2_combout\,
	combout => \U16|Mux22~3_combout\);

-- Location: LCCOMB_X89_Y28_N18
\U16|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux22~4_combout\ = (\U16|Mux18~10_combout\ & (((\U16|Mux22~3_combout\)))) # (!\U16|Mux18~10_combout\ & ((\U13|m_out[9]~37_combout\ & ((\U14|m_out[9]~37_combout\) # (!\U16|Mux22~3_combout\))) # (!\U13|m_out[9]~37_combout\ & (\U14|m_out[9]~37_combout\ 
-- & !\U16|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~10_combout\,
	datab => \U13|m_out[9]~37_combout\,
	datac => \U14|m_out[9]~37_combout\,
	datad => \U16|Mux22~3_combout\,
	combout => \U16|Mux22~4_combout\);

-- Location: LCCOMB_X89_Y28_N4
\U16|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux22~5_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U16|Mux18~11_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux18~11_combout\ & (\U16|a32~31_combout\)) # (!\U16|Mux18~11_combout\ & ((\U16|Mux22~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~31_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Mux18~11_combout\,
	datad => \U16|Mux22~4_combout\,
	combout => \U16|Mux22~5_combout\);

-- Location: LCCOMB_X90_Y28_N18
\U16|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux22~0_combout\ = (\U16|tmp[9]~18_combout\ & \U15|alu_ctr[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U16|tmp[9]~18_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux22~0_combout\);

-- Location: LCCOMB_X89_Y28_N6
\U16|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux22~6_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux22~5_combout\ & ((\U16|Mux22~0_combout\))) # (!\U16|Mux22~5_combout\ & (!\U16|a32~30_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~6_combout\,
	datab => \U16|a32~30_combout\,
	datac => \U16|Mux22~5_combout\,
	datad => \U16|Mux22~0_combout\,
	combout => \U16|Mux22~6_combout\);

-- Location: LCCOMB_X89_Y28_N24
\U16|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux22~7_combout\ = (\U16|Mux22~6_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux22~6_combout\,
	combout => \U16|Mux22~7_combout\);

-- Location: LCFF_X89_Y28_N25
\U17|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux22~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(9));

-- Location: LCCOMB_X88_Y28_N0
\U1|sr_out[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[9]~7_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(9))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux22~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(9),
	datad => \U16|Mux22~7_combout\,
	combout => \U1|sr_out[9]~7_combout\);

-- Location: LCFF_X88_Y28_N1
\U1|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[9]~7_combout\,
	sdata => \U4|sr_out\(7),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(9));

-- Location: LCCOMB_X88_Y22_N28
\U13|m_out[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[9]~37_combout\ = (\U11|sr_out\(9) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(9))))) # (!\U11|sr_out\(9) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(9),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(9),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[9]~37_combout\);

-- Location: LCCOMB_X88_Y22_N10
\U16|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~17_combout\ = (\U13|m_out[10]~36_combout\) # ((\U13|m_out[8]~38_combout\) # ((\U13|m_out[7]~39_combout\) # (\U13|m_out[9]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[10]~36_combout\,
	datab => \U13|m_out[8]~38_combout\,
	datac => \U13|m_out[7]~39_combout\,
	datad => \U13|m_out[9]~37_combout\,
	combout => \U16|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X91_Y25_N26
\U16|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~18_combout\ = (\U13|m_out[5]~31_combout\) # ((\U13|m_out[6]~30_combout\) # ((\U16|ShiftLeft0~16_combout\) # (\U16|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[5]~31_combout\,
	datab => \U13|m_out[6]~30_combout\,
	datac => \U16|ShiftLeft0~16_combout\,
	datad => \U16|ShiftLeft0~17_combout\,
	combout => \U16|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X91_Y25_N8
\U16|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~19_combout\ = (!\U13|m_out[4]~13_combout\ & (!\U16|ShiftLeft0~15_combout\ & !\U16|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[4]~13_combout\,
	datac => \U16|ShiftLeft0~15_combout\,
	datad => \U16|ShiftLeft0~18_combout\,
	combout => \U16|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X92_Y21_N6
\U16|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~10_combout\ = (\U16|ShiftLeft0~21_combout\ & (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~19_combout\ & !\U13|m_out[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~21_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~19_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|Mux30~10_combout\);

-- Location: LCCOMB_X88_Y21_N0
\U16|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~5_combout\ = (\U15|alu_ctr[3]~22_combout\ & ((\U13|m_out[1]~41_combout\) # (\U16|Mux30~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[1]~41_combout\,
	datac => \U16|Mux30~10_combout\,
	datad => \U15|alu_ctr[3]~22_combout\,
	combout => \U16|Mux30~5_combout\);

-- Location: LCCOMB_X88_Y21_N14
\U16|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~6_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[1]~50_combout\ & ((!\U16|Mux30~5_combout\))) # (!\U14|m_out[1]~50_combout\ & (\U15|alu_ctr[0]~21_combout\)))) # (!\U13|m_out[1]~41_combout\ & ((\U15|alu_ctr[0]~21_combout\ & 
-- (\U14|m_out[1]~50_combout\)) # (!\U15|alu_ctr[0]~21_combout\ & ((\U16|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~50_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U16|Mux30~5_combout\,
	combout => \U16|Mux30~6_combout\);

-- Location: LCCOMB_X86_Y26_N10
\U16|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~33_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[11]~33_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[9]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[11]~33_combout\,
	datac => \U14|m_out[9]~37_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~33_combout\);

-- Location: LCCOMB_X86_Y26_N22
\U16|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~61_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~60_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~60_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftRight0~33_combout\,
	combout => \U16|ShiftRight0~61_combout\);

-- Location: LCCOMB_X86_Y26_N24
\U16|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~30_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[15]~25_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[13]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[15]~25_combout\,
	datac => \U14|m_out[13]~29_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~30_combout\);

-- Location: LCCOMB_X86_Y26_N28
\U16|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~58_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[16]~23_combout\))) # (!\U13|m_out[1]~41_combout\ & (\U14|m_out[14]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[14]~27_combout\,
	datac => \U14|m_out[16]~23_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~58_combout\);

-- Location: LCCOMB_X86_Y26_N26
\U16|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~59_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~58_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~30_combout\,
	datad => \U16|ShiftRight0~58_combout\,
	combout => \U16|ShiftRight0~59_combout\);

-- Location: LCCOMB_X87_Y24_N24
\U16|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~62_combout\ = (\U13|m_out[3]~9_combout\ & ((\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~59_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U16|ShiftRight0~61_combout\,
	datac => \U16|ShiftRight0~59_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|ShiftRight0~62_combout\);

-- Location: LCCOMB_X88_Y26_N14
\U16|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~64_combout\ = (\U13|m_out[0]~7_combout\ & ((\U14|m_out[4]~47_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[3]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[3]~49_combout\,
	datac => \U14|m_out[4]~47_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~64_combout\);

-- Location: LCCOMB_X88_Y25_N8
\U16|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~63_combout\ = (!\U13|m_out[1]~41_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U14|m_out[2]~52_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~50_combout\,
	datab => \U14|m_out[2]~52_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~63_combout\);

-- Location: LCCOMB_X88_Y26_N24
\U16|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~65_combout\ = (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~63_combout\) # ((\U13|m_out[1]~41_combout\ & \U16|ShiftRight0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~64_combout\,
	datad => \U16|ShiftRight0~63_combout\,
	combout => \U16|ShiftRight0~65_combout\);

-- Location: LCCOMB_X88_Y24_N28
\U16|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~67_combout\ = (\U13|m_out[0]~7_combout\ & ((\U14|m_out[6]~43_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[5]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[5]~45_combout\,
	datac => \U14|m_out[6]~43_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~67_combout\);

-- Location: LCCOMB_X88_Y26_N18
\U16|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~66_combout\ = (\U13|m_out[1]~41_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U14|m_out[8]~39_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[7]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[7]~41_combout\,
	datab => \U14|m_out[8]~39_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~66_combout\);

-- Location: LCCOMB_X87_Y26_N26
\U16|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~68_combout\ = (\U16|ShiftRight0~66_combout\) # ((!\U13|m_out[1]~41_combout\ & \U16|ShiftRight0~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datac => \U16|ShiftRight0~67_combout\,
	datad => \U16|ShiftRight0~66_combout\,
	combout => \U16|ShiftRight0~68_combout\);

-- Location: LCCOMB_X88_Y26_N28
\U16|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~69_combout\ = (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~65_combout\) # ((\U13|m_out[2]~11_combout\ & \U16|ShiftRight0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~65_combout\,
	datad => \U16|ShiftRight0~68_combout\,
	combout => \U16|ShiftRight0~69_combout\);

-- Location: LCCOMB_X88_Y28_N24
\U16|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~50_combout\ = (\U16|ShiftRight0~137_combout\) # ((\U16|ShiftRight0~47_combout\) # ((\U16|ShiftRight0~49_combout\ & \U13|m_out[2]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~49_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~137_combout\,
	datad => \U16|ShiftRight0~47_combout\,
	combout => \U16|ShiftRight0~50_combout\);

-- Location: LCCOMB_X89_Y28_N28
\U16|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~57_combout\ = (\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~50_combout\))) # (!\U13|m_out[3]~9_combout\ & (\U16|ShiftRight0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftRight0~56_combout\,
	datad => \U16|ShiftRight0~50_combout\,
	combout => \U16|ShiftRight0~57_combout\);

-- Location: LCCOMB_X88_Y21_N18
\U16|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~70_combout\ = (\U13|m_out[4]~13_combout\ & (((\U16|ShiftRight0~57_combout\)))) # (!\U13|m_out[4]~13_combout\ & ((\U16|ShiftRight0~62_combout\) # ((\U16|ShiftRight0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[4]~13_combout\,
	datab => \U16|ShiftRight0~62_combout\,
	datac => \U16|ShiftRight0~69_combout\,
	datad => \U16|ShiftRight0~57_combout\,
	combout => \U16|ShiftRight0~70_combout\);

-- Location: LCCOMB_X88_Y21_N28
\U16|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~3_combout\ = (\U15|alu_ctr[0]~21_combout\ & (((!\U16|ShiftLeft0~20_combout\ & \U16|ShiftRight0~70_combout\)))) # (!\U15|alu_ctr[0]~21_combout\ & (\U16|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U16|Add1~2_combout\,
	datac => \U16|ShiftLeft0~20_combout\,
	datad => \U16|ShiftRight0~70_combout\,
	combout => \U16|Mux30~3_combout\);

-- Location: LCCOMB_X88_Y21_N10
\U16|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~4_combout\ = (!\U15|alu_ctr[3]~22_combout\ & \U16|Mux30~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[3]~22_combout\,
	datad => \U16|Mux30~3_combout\,
	combout => \U16|Mux30~4_combout\);

-- Location: LCCOMB_X88_Y21_N16
\U16|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~7_combout\ = (\U15|alu_ctr[1]~32_combout\ & ((\U15|alu_ctr[2]~28_combout\) # ((\U16|Mux30~4_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & (!\U15|alu_ctr[2]~28_combout\ & (\U16|Mux30~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Mux30~6_combout\,
	datad => \U16|Mux30~4_combout\,
	combout => \U16|Mux30~7_combout\);

-- Location: LCCOMB_X88_Y21_N22
\U16|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~8_combout\ = (!\U15|alu_ctr[3]~22_combout\ & (!\U15|alu_ctr[0]~21_combout\ & \U16|tmp[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|tmp[1]~2_combout\,
	combout => \U16|Mux30~8_combout\);

-- Location: LCCOMB_X88_Y21_N26
\U16|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux30~9_combout\ = (\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux30~7_combout\ & ((\U16|Mux30~8_combout\))) # (!\U16|Mux30~7_combout\ & (!\U16|Mux30~2_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & (((\U16|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux30~2_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Mux30~7_combout\,
	datad => \U16|Mux30~8_combout\,
	combout => \U16|Mux30~9_combout\);

-- Location: LCFF_X88_Y21_N27
\U17|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux30~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(1));

-- Location: LCCOMB_X88_Y21_N24
\U1|sr_out~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out~30_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(1))) # (!\U6|pstate.branch_ex_st~regout\ & (((!\U6|pstate.jump_ex_st~regout\ & \U16|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(1),
	datac => \U6|pstate.jump_ex_st~regout\,
	datad => \U16|Mux30~9_combout\,
	combout => \U1|sr_out~30_combout\);

-- Location: LCFF_X88_Y21_N25
\U1|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out~30_combout\,
	sclr => \ALT_INV_iKEY~combout\(1),
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(1));

-- Location: LCCOMB_X87_Y25_N30
\U13|m_out[1]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[1]~45_combout\ = (!\U6|pstate.rtype_ex_st~regout\ & (!\U6|pstate.branch_ex_st~regout\ & (!\U6|pstate.c_mem_add_st~regout\ & \U1|sr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.rtype_ex_st~regout\,
	datab => \U6|pstate.branch_ex_st~regout\,
	datac => \U6|pstate.c_mem_add_st~regout\,
	datad => \U1|sr_out\(1),
	combout => \U13|m_out[1]~45_combout\);

-- Location: LCCOMB_X87_Y25_N6
\U13|m_out[1]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[1]~41_combout\ = (\U13|m_out[1]~40_combout\) # ((\U13|m_out[1]~45_combout\) # ((\U4|sr_out\(7) & \U6|s_aluAin[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(7),
	datab => \U6|s_aluAin[1]~2_combout\,
	datac => \U13|m_out[1]~40_combout\,
	datad => \U13|m_out[1]~45_combout\,
	combout => \U13|m_out[1]~41_combout\);

-- Location: LCCOMB_X87_Y27_N30
\U16|ShiftLeft0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~110_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(22))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U12|sr_out\(22),
	datac => \U12|sr_out\(24),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X87_Y27_N20
\U16|ShiftLeft0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~109_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(21))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(21),
	datab => \U13|m_out[1]~41_combout\,
	datac => \U12|sr_out\(23),
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X90_Y27_N28
\U16|ShiftLeft0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~111_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & ((\U16|ShiftLeft0~110_combout\) # (\U16|ShiftLeft0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftLeft0~110_combout\,
	datac => \U14|Equal2~0_combout\,
	datad => \U16|ShiftLeft0~109_combout\,
	combout => \U16|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X91_Y29_N24
\U16|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~4_combout\ = (\U16|Mux29~2_combout\ & ((\U16|ShiftLeft0~96_combout\))) # (!\U16|Mux29~2_combout\ & (\U16|ShiftLeft0~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|Mux29~2_combout\,
	datac => \U16|ShiftLeft0~111_combout\,
	datad => \U16|ShiftLeft0~96_combout\,
	combout => \U16|Mux3~4_combout\);

-- Location: LCCOMB_X86_Y29_N28
\U16|ShiftLeft0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~122_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U12|sr_out\(25)))) # (!\U13|m_out[0]~7_combout\ & (\U12|sr_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(26),
	datab => \U12|sr_out\(25),
	datac => \U13|m_out[0]~7_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X88_Y29_N16
\U16|ShiftLeft0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~123_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U12|sr_out\(27)))) # (!\U13|m_out[0]~7_combout\ & (\U12|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U12|sr_out\(28),
	datac => \U12|sr_out\(27),
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X87_Y29_N24
\U16|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~3_combout\ = (\U16|Mux29~2_combout\ & (\U16|ShiftLeft0~122_combout\)) # (!\U16|Mux29~2_combout\ & ((\U16|ShiftLeft0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~122_combout\,
	datac => \U16|ShiftLeft0~123_combout\,
	datad => \U16|Mux29~2_combout\,
	combout => \U16|Mux3~3_combout\);

-- Location: LCCOMB_X91_Y29_N22
\U16|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~5_combout\ = (\U16|ShiftLeft0~10_combout\ & ((\U14|m_out[16]~4_combout\) # ((\U16|Mux3~3_combout\)))) # (!\U16|ShiftLeft0~10_combout\ & (((\U16|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftLeft0~10_combout\,
	datac => \U16|Mux3~4_combout\,
	datad => \U16|Mux3~3_combout\,
	combout => \U16|Mux3~5_combout\);

-- Location: LCCOMB_X93_Y24_N6
\U16|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux2~1_combout\ = ((!\U15|alu_ctr[1]~32_combout\ & \U15|alu_ctr[0]~21_combout\)) # (!\U15|alu_ctr[3]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U15|alu_ctr[3]~22_combout\,
	combout => \U16|Mux2~1_combout\);

-- Location: LCCOMB_X92_Y23_N14
\U16|a32~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~60_combout\ = \U13|m_out[28]~16_combout\ $ (((\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U13|m_out[28]~16_combout\,
	datac => \U12|sr_out\(28),
	datad => \U14|m_out[16]~4_combout\,
	combout => \U16|a32~60_combout\);

-- Location: LCCOMB_X88_Y26_N20
\U16|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~12_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(31)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(29),
	datab => \U12|sr_out\(31),
	datac => \U13|m_out[0]~7_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~12_combout\);

-- Location: LCCOMB_X87_Y24_N22
\U16|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~13_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(30)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(28),
	datab => \U13|m_out[0]~7_combout\,
	datac => \U12|sr_out\(30),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~13_combout\);

-- Location: LCCOMB_X91_Y26_N20
\U16|ShiftRight0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~107_combout\ = (!\U14|Equal2~0_combout\ & ((\U16|ShiftRight0~12_combout\) # (\U16|ShiftRight0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datac => \U16|ShiftRight0~12_combout\,
	datad => \U16|ShiftRight0~13_combout\,
	combout => \U16|ShiftRight0~107_combout\);

-- Location: LCCOMB_X91_Y26_N30
\U16|ShiftRight0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~139_combout\ = (!\U13|m_out[3]~9_combout\ & (!\U13|m_out[2]~11_combout\ & ((\U14|m_out[16]~4_combout\) # (\U16|ShiftRight0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftRight0~107_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftRight0~139_combout\);

-- Location: LCCOMB_X92_Y23_N22
\U16|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~7_combout\ = (\U16|Mux3~6_combout\ & (((\U16|Add1~56_combout\)) # (!\U16|Mux10~7_combout\))) # (!\U16|Mux3~6_combout\ & (\U16|Mux10~7_combout\ & (\U16|ShiftRight0~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux3~6_combout\,
	datab => \U16|Mux10~7_combout\,
	datac => \U16|ShiftRight0~139_combout\,
	datad => \U16|Add1~56_combout\,
	combout => \U16|Mux3~7_combout\);

-- Location: LCCOMB_X92_Y23_N24
\U16|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~8_combout\ = (\U16|Mux2~2_combout\ & (\U16|Mux2~1_combout\ & (\U16|a32~60_combout\))) # (!\U16|Mux2~2_combout\ & (((\U16|Mux3~7_combout\)) # (!\U16|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux2~2_combout\,
	datab => \U16|Mux2~1_combout\,
	datac => \U16|a32~60_combout\,
	datad => \U16|Mux3~7_combout\,
	combout => \U16|Mux3~8_combout\);

-- Location: LCCOMB_X89_Y29_N22
\U16|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~28_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U14|m_out[2]~52_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[4]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[2]~52_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[4]~47_combout\,
	combout => \U16|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X89_Y29_N20
\U16|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~27_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U14|m_out[1]~50_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[3]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~50_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U14|m_out[3]~49_combout\,
	combout => \U16|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X89_Y29_N2
\U16|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~26_combout\ = (!\U13|m_out[0]~7_combout\ & (!\U13|m_out[1]~41_combout\ & (\U13|m_out[2]~11_combout\ & \U14|m_out[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U14|m_out[0]~3_combout\,
	combout => \U16|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X89_Y29_N4
\U16|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~29_combout\ = (\U16|ShiftLeft0~26_combout\) # ((!\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~28_combout\) # (\U16|ShiftLeft0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U16|ShiftLeft0~28_combout\,
	datac => \U16|ShiftLeft0~27_combout\,
	datad => \U16|ShiftLeft0~26_combout\,
	combout => \U16|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X89_Y27_N24
\U16|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~60_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~55_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~59_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftLeft0~55_combout\,
	combout => \U16|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X89_Y29_N12
\U16|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~44_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~39_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftLeft0~39_combout\,
	datad => \U16|ShiftLeft0~43_combout\,
	combout => \U16|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X91_Y26_N2
\U16|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~61_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~44_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~60_combout\,
	datad => \U16|ShiftLeft0~44_combout\,
	combout => \U16|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X91_Y26_N24
\U16|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~62_combout\ = (\U13|m_out[3]~9_combout\ & (\U16|ShiftLeft0~29_combout\)) # (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftLeft0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~29_combout\,
	datad => \U16|ShiftLeft0~61_combout\,
	combout => \U16|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X92_Y23_N18
\U16|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~9_combout\ = (\U16|Mux2~0_combout\ & (((\U16|Mux3~8_combout\)))) # (!\U16|Mux2~0_combout\ & ((\U16|Mux3~8_combout\ & (\U16|Mux3~5_combout\)) # (!\U16|Mux3~8_combout\ & ((\U16|ShiftLeft0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux2~0_combout\,
	datab => \U16|Mux3~5_combout\,
	datac => \U16|Mux3~8_combout\,
	datad => \U16|ShiftLeft0~62_combout\,
	combout => \U16|Mux3~9_combout\);

-- Location: LCCOMB_X92_Y23_N0
\U16|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux3~10_combout\ = (\U16|Mux3~0_combout\ & ((\U16|Mux3~2_combout\) # ((!\U15|alu_ctr[2]~28_combout\ & \U16|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux3~2_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Mux3~0_combout\,
	datad => \U16|Mux3~9_combout\,
	combout => \U16|Mux3~10_combout\);

-- Location: LCFF_X92_Y23_N1
\U17|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(28));

-- Location: LCCOMB_X86_Y24_N14
\U7|m_out[28]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[28]~6_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(28))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(28),
	datad => \U17|sr_out\(28),
	combout => \U7|m_out[28]~6_combout\);

-- Location: LCFF_X86_Y24_N21
\U10|breg32_rtl_0_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[28]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(39));

-- Location: LCCOMB_X86_Y25_N18
\U10|regA[28]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[28]~6_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(39))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a28\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(39),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a28\,
	combout => \U10|regA[28]~6_combout\);

-- Location: LCCOMB_X94_Y25_N18
\U11|sr_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U11|sr_out[28]~feeder_combout\ = \U10|regA[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U10|regA[28]~6_combout\,
	combout => \U11|sr_out[28]~feeder_combout\);

-- Location: LCFF_X94_Y25_N19
\U11|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U11|sr_out[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(28));

-- Location: LCCOMB_X91_Y25_N0
\U13|m_out[28]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[28]~16_combout\ = (\U1|sr_out\(28) & (((\U11|sr_out\(28) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(28) & (\U11|sr_out\(28) & ((\U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(28),
	datab => \U11|sr_out\(28),
	datac => \U13|Equal1~0_combout\,
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[28]~16_combout\);

-- Location: LCCOMB_X91_Y25_N2
\U16|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~11_combout\ = (\U13|m_out[30]~14_combout\) # ((\U13|m_out[28]~16_combout\) # ((\U13|m_out[27]~17_combout\) # (\U13|m_out[29]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[30]~14_combout\,
	datab => \U13|m_out[28]~16_combout\,
	datac => \U13|m_out[27]~17_combout\,
	datad => \U13|m_out[29]~15_combout\,
	combout => \U16|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X92_Y25_N0
\U16|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~12_combout\ = (\U13|m_out[25]~19_combout\) # ((\U13|m_out[23]~21_combout\) # ((\U13|m_out[26]~18_combout\) # (\U13|m_out[24]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[25]~19_combout\,
	datab => \U13|m_out[23]~21_combout\,
	datac => \U13|m_out[26]~18_combout\,
	datad => \U13|m_out[24]~20_combout\,
	combout => \U16|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X90_Y28_N22
\U16|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~0_combout\ = (\U16|tmp[22]~44_combout\ & \U15|alu_ctr[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U16|tmp[22]~44_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux9~0_combout\);

-- Location: LCCOMB_X86_Y28_N30
\U16|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~80_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(28))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U12|sr_out\(28),
	datac => \U12|sr_out\(26),
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~80_combout\);

-- Location: LCCOMB_X86_Y28_N14
\U16|ShiftRight0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~119_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~136_combout\ & ((\U16|ShiftRight0~79_combout\) # (\U16|ShiftRight0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~79_combout\,
	datab => \U16|ShiftRight0~80_combout\,
	datac => \U14|m_out[16]~4_combout\,
	datad => \U16|ShiftRight0~136_combout\,
	combout => \U16|ShiftRight0~119_combout\);

-- Location: LCCOMB_X87_Y28_N0
\U16|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~88_combout\ = (\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(25)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(23),
	datac => \U12|sr_out\(25),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~88_combout\);

-- Location: LCCOMB_X86_Y28_N28
\U16|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~89_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~88_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~88_combout\,
	datad => \U16|ShiftRight0~54_combout\,
	combout => \U16|ShiftRight0~89_combout\);

-- Location: LCCOMB_X86_Y28_N20
\U16|ShiftRight0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~120_combout\ = (\U16|ShiftRight0~119_combout\) # ((\U16|ShiftRight0~20_combout\ & \U16|ShiftRight0~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~20_combout\,
	datac => \U16|ShiftRight0~119_combout\,
	datad => \U16|ShiftRight0~89_combout\,
	combout => \U16|ShiftRight0~120_combout\);

-- Location: LCCOMB_X90_Y28_N0
\U16|ShiftRight0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~121_combout\ = (\U16|ShiftRight0~84_combout\ & ((\U16|ShiftLeft0~38_combout\) # ((!\U13|m_out[3]~9_combout\ & \U16|ShiftRight0~120_combout\)))) # (!\U16|ShiftRight0~84_combout\ & (((!\U13|m_out[3]~9_combout\ & 
-- \U16|ShiftRight0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~84_combout\,
	datab => \U16|ShiftLeft0~38_combout\,
	datac => \U13|m_out[3]~9_combout\,
	datad => \U16|ShiftRight0~120_combout\,
	combout => \U16|ShiftRight0~121_combout\);

-- Location: LCCOMB_X90_Y28_N24
\U16|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~5_combout\ = (\U16|Mux9~4_combout\ & (((\U16|Add1~44_combout\) # (!\U16|Mux10~7_combout\)))) # (!\U16|Mux9~4_combout\ & (\U16|ShiftRight0~121_combout\ & ((\U16|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux9~4_combout\,
	datab => \U16|ShiftRight0~121_combout\,
	datac => \U16|Add1~44_combout\,
	datad => \U16|Mux10~7_combout\,
	combout => \U16|Mux9~5_combout\);

-- Location: LCCOMB_X86_Y27_N18
\U16|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~86_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & (\U12|sr_out\(17))) # (!\U13|m_out[0]~7_combout\ & ((\U12|sr_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(17),
	datab => \U14|Equal2~0_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U12|sr_out\(18),
	combout => \U16|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X86_Y27_N28
\U16|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~85_combout\ = (\U13|m_out[1]~41_combout\ & ((\U13|m_out[0]~7_combout\ & (\U14|m_out[15]~25_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U14|m_out[16]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[15]~25_combout\,
	datac => \U14|m_out[16]~23_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X87_Y27_N2
\U16|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~87_combout\ = (\U16|ShiftLeft0~85_combout\) # ((!\U13|m_out[1]~41_combout\ & ((\U14|m_out[16]~4_combout\) # (\U16|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftLeft0~86_combout\,
	datad => \U16|ShiftLeft0~85_combout\,
	combout => \U16|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X89_Y28_N16
\U16|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~104_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~87_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~103_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|ShiftLeft0~87_combout\,
	combout => \U16|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X87_Y28_N6
\U16|a32~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~50_combout\ = \U13|m_out[22]~22_combout\ $ (((\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(22) & !\U14|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U13|m_out[22]~22_combout\,
	datac => \U12|sr_out\(22),
	datad => \U14|Equal2~0_combout\,
	combout => \U16|a32~50_combout\);

-- Location: LCCOMB_X90_Y28_N4
\U16|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~1_combout\ = (\U16|Mux10~18_combout\ & ((\U16|Mux10~6_combout\ & ((\U16|a32~50_combout\))) # (!\U16|Mux10~6_combout\ & (\U16|ShiftLeft0~37_combout\)))) # (!\U16|Mux10~18_combout\ & (((\U16|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~37_combout\,
	datab => \U16|a32~50_combout\,
	datac => \U16|Mux10~18_combout\,
	datad => \U16|Mux10~6_combout\,
	combout => \U16|Mux9~1_combout\);

-- Location: LCCOMB_X90_Y28_N2
\U16|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~2_combout\ = (\U16|Mux9~1_combout\ & ((\U16|ShiftLeft0~70_combout\) # ((\U16|Mux10~17_combout\)))) # (!\U16|Mux9~1_combout\ & (((\U16|ShiftLeft0~104_combout\ & !\U16|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~70_combout\,
	datab => \U16|ShiftLeft0~104_combout\,
	datac => \U16|Mux9~1_combout\,
	datad => \U16|Mux10~17_combout\,
	combout => \U16|Mux9~2_combout\);

-- Location: LCCOMB_X90_Y28_N12
\U16|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~3_combout\ = (!\U15|alu_ctr[1]~32_combout\ & \U16|Mux9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux9~2_combout\,
	combout => \U16|Mux9~3_combout\);

-- Location: LCCOMB_X90_Y28_N26
\U16|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~6_combout\ = (\U15|alu_ctr[2]~28_combout\ & (!\U15|alu_ctr[3]~22_combout\)) # (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux9~3_combout\))) # (!\U15|alu_ctr[3]~22_combout\ & (\U16|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U16|Mux9~5_combout\,
	datad => \U16|Mux9~3_combout\,
	combout => \U16|Mux9~6_combout\);

-- Location: LCCOMB_X90_Y28_N28
\U16|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~7_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux9~6_combout\ & ((\U16|Mux9~0_combout\))) # (!\U16|Mux9~6_combout\ & (!\U16|a32~58_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~58_combout\,
	datab => \U16|Mux9~0_combout\,
	datac => \U16|Mux18~6_combout\,
	datad => \U16|Mux9~6_combout\,
	combout => \U16|Mux9~7_combout\);

-- Location: LCCOMB_X89_Y28_N30
\U16|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux9~8_combout\ = (\U16|Mux9~7_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux9~7_combout\,
	combout => \U16|Mux9~8_combout\);

-- Location: LCCOMB_X88_Y28_N12
\U1|sr_out[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[22]~20_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(22))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(22),
	datab => \U6|pstate.branch_ex_st~regout\,
	datad => \U16|Mux9~8_combout\,
	combout => \U1|sr_out[22]~20_combout\);

-- Location: LCFF_X88_Y28_N13
\U1|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[22]~20_combout\,
	sdata => \U4|sr_out\(20),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(22));

-- Location: LCCOMB_X88_Y28_N18
\U13|m_out[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[22]~22_combout\ = (\U11|sr_out\(22) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(22))))) # (!\U11|sr_out\(22) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(22),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(22),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[22]~22_combout\);

-- Location: LCCOMB_X87_Y25_N26
\U16|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~13_combout\ = (\U13|m_out[20]~24_combout\) # ((\U13|m_out[19]~25_combout\) # ((\U13|m_out[21]~23_combout\) # (\U13|m_out[22]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[20]~24_combout\,
	datab => \U13|m_out[19]~25_combout\,
	datac => \U13|m_out[21]~23_combout\,
	datad => \U13|m_out[22]~22_combout\,
	combout => \U16|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X91_Y25_N4
\U16|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~15_combout\ = (\U16|ShiftLeft0~14_combout\) # ((\U16|ShiftLeft0~11_combout\) # ((\U16|ShiftLeft0~12_combout\) # (\U16|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~14_combout\,
	datab => \U16|ShiftLeft0~11_combout\,
	datac => \U16|ShiftLeft0~12_combout\,
	datad => \U16|ShiftLeft0~13_combout\,
	combout => \U16|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X91_Y25_N30
\U16|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~20_combout\ = (\U16|ShiftLeft0~15_combout\) # (\U16|ShiftLeft0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U16|ShiftLeft0~15_combout\,
	datad => \U16|ShiftLeft0~18_combout\,
	combout => \U16|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X93_Y23_N14
\U16|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux6~2_combout\ = (\U15|alu_ctr[3]~22_combout\ & (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[0]~21_combout\) # (!\U16|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|ShiftLeft0~20_combout\,
	combout => \U16|Mux6~2_combout\);

-- Location: LCCOMB_X93_Y27_N0
\U16|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~3_combout\ = (\U16|Mux24~5_combout\ & ((\U16|Mux24~4_combout\) # ((\U16|ShiftLeft0~95_combout\)))) # (!\U16|Mux24~5_combout\ & (!\U16|Mux24~4_combout\ & ((\U16|ShiftLeft0~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~5_combout\,
	datab => \U16|Mux24~4_combout\,
	datac => \U16|ShiftLeft0~95_combout\,
	datad => \U16|ShiftLeft0~111_combout\,
	combout => \U16|Mux7~3_combout\);

-- Location: LCCOMB_X90_Y29_N14
\U16|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~45_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~28_combout\) # ((\U16|ShiftLeft0~27_combout\)))) # (!\U13|m_out[2]~11_combout\ & (((\U16|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U16|ShiftLeft0~28_combout\,
	datac => \U16|ShiftLeft0~27_combout\,
	datad => \U16|ShiftLeft0~44_combout\,
	combout => \U16|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X89_Y26_N26
\U16|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~42_combout\ = (!\U13|m_out[0]~7_combout\ & (!\U13|m_out[2]~11_combout\ & (!\U13|m_out[1]~41_combout\ & \U13|m_out[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X89_Y29_N14
\U16|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~46_combout\ = (\U13|m_out[3]~9_combout\ & (\U14|m_out[0]~3_combout\ & ((\U16|ShiftLeft0~42_combout\)))) # (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftLeft0~45_combout\) # ((\U14|m_out[0]~3_combout\ & \U16|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U14|m_out[0]~3_combout\,
	datac => \U16|ShiftLeft0~45_combout\,
	datad => \U16|ShiftLeft0~42_combout\,
	combout => \U16|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X93_Y27_N18
\U16|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~4_combout\ = (\U16|Mux7~3_combout\ & (((\U16|ShiftLeft0~46_combout\) # (!\U16|Mux24~4_combout\)))) # (!\U16|Mux7~3_combout\ & (\U16|ShiftLeft0~79_combout\ & (\U16|Mux24~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~79_combout\,
	datab => \U16|Mux7~3_combout\,
	datac => \U16|Mux24~4_combout\,
	datad => \U16|ShiftLeft0~46_combout\,
	combout => \U16|Mux7~4_combout\);

-- Location: LCCOMB_X93_Y25_N10
\U16|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~6_combout\ = (\U15|alu_ctr[3]~22_combout\ & !\U15|alu_ctr[2]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[3]~22_combout\,
	datad => \U15|alu_ctr[2]~28_combout\,
	combout => \U16|Mux24~6_combout\);

-- Location: LCCOMB_X87_Y28_N24
\U16|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~17_combout\ = (\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(26)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U12|sr_out\(24),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U12|sr_out\(26),
	combout => \U16|ShiftRight0~17_combout\);

-- Location: LCCOMB_X87_Y28_N8
\U16|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~15_combout\ = (\U4|sr_out\(7) & ((\U6|s_aluAin[1]~2_combout\ & (\U12|sr_out\(27))) # (!\U6|s_aluAin[1]~2_combout\ & ((\U12|sr_out\(25)))))) # (!\U4|sr_out\(7) & (((\U12|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(27),
	datab => \U12|sr_out\(25),
	datac => \U4|sr_out\(7),
	datad => \U6|s_aluAin[1]~2_combout\,
	combout => \U16|ShiftRight0~15_combout\);

-- Location: LCCOMB_X87_Y28_N10
\U16|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~16_combout\ = (\U13|m_out[1]~45_combout\ & (\U12|sr_out\(27))) # (!\U13|m_out[1]~45_combout\ & ((\U13|m_out[1]~40_combout\ & (\U12|sr_out\(27))) # (!\U13|m_out[1]~40_combout\ & ((\U16|ShiftRight0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(27),
	datab => \U16|ShiftRight0~15_combout\,
	datac => \U13|m_out[1]~45_combout\,
	datad => \U13|m_out[1]~40_combout\,
	combout => \U16|ShiftRight0~16_combout\);

-- Location: LCCOMB_X87_Y28_N30
\U16|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~18_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~16_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~17_combout\,
	datad => \U16|ShiftRight0~16_combout\,
	combout => \U16|ShiftRight0~18_combout\);

-- Location: LCCOMB_X87_Y26_N12
\U16|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~14_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~136_combout\ & ((\U16|ShiftRight0~12_combout\) # (\U16|ShiftRight0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftRight0~12_combout\,
	datac => \U16|ShiftRight0~136_combout\,
	datad => \U16|ShiftRight0~13_combout\,
	combout => \U16|ShiftRight0~14_combout\);

-- Location: LCCOMB_X90_Y25_N8
\U16|ShiftRight0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~129_combout\ = (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~14_combout\) # ((\U16|ShiftRight0~20_combout\ & \U16|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U16|ShiftRight0~20_combout\,
	datac => \U16|ShiftRight0~18_combout\,
	datad => \U16|ShiftRight0~14_combout\,
	combout => \U16|ShiftRight0~129_combout\);

-- Location: LCCOMB_X90_Y23_N30
\U16|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~6_combout\ = (\U16|Mux7~5_combout\ & (((\U16|Add1~48_combout\) # (!\U16|Mux10~7_combout\)))) # (!\U16|Mux7~5_combout\ & (\U16|ShiftRight0~129_combout\ & (\U16|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux7~5_combout\,
	datab => \U16|ShiftRight0~129_combout\,
	datac => \U16|Mux10~7_combout\,
	datad => \U16|Add1~48_combout\,
	combout => \U16|Mux7~6_combout\);

-- Location: LCCOMB_X93_Y23_N28
\U16|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~7_combout\ = (\U16|Mux24~6_combout\ & (((\U16|Mux24~7_combout\)))) # (!\U16|Mux24~6_combout\ & ((\U16|Mux24~7_combout\ & (\U16|Mux7~10_combout\)) # (!\U16|Mux24~7_combout\ & ((\U16|Mux7~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux7~10_combout\,
	datab => \U16|Mux24~6_combout\,
	datac => \U16|Mux24~7_combout\,
	datad => \U16|Mux7~6_combout\,
	combout => \U16|Mux7~7_combout\);

-- Location: LCCOMB_X93_Y23_N26
\U16|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~8_combout\ = (\U16|Mux6~2_combout\ & ((\U16|Mux7~7_combout\ & (\U16|Mux7~2_combout\)) # (!\U16|Mux7~7_combout\ & ((\U16|Mux7~4_combout\))))) # (!\U16|Mux6~2_combout\ & (((\U16|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux7~2_combout\,
	datab => \U16|Mux6~2_combout\,
	datac => \U16|Mux7~4_combout\,
	datad => \U16|Mux7~7_combout\,
	combout => \U16|Mux7~8_combout\);

-- Location: LCCOMB_X93_Y23_N0
\U16|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux7~9_combout\ = (\U16|Mux27~0_combout\ & ((\U16|Mux24~8_combout\ & (!\U16|Mux7~2_combout\)) # (!\U16|Mux24~8_combout\ & ((\U16|Mux7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux27~0_combout\,
	datab => \U16|Mux24~8_combout\,
	datac => \U16|Mux7~2_combout\,
	datad => \U16|Mux7~8_combout\,
	combout => \U16|Mux7~9_combout\);

-- Location: LCFF_X93_Y23_N1
\U17|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux7~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(24));

-- Location: LCCOMB_X85_Y26_N2
\U7|m_out[24]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[24]~10_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(24))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(24),
	datad => \U17|sr_out\(24),
	combout => \U7|m_out[24]~10_combout\);

-- Location: LCCOMB_X83_Y22_N8
\U10|regB[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[15]~17_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(26))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(26),
	datac => \U10|breg32_rtl_1|auto_generated|ram_block1a15\,
	datad => \U10|Equal1~1_combout\,
	combout => \U10|regB[15]~17_combout\);

-- Location: LCCOMB_X86_Y25_N30
\U4|sr_out~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~15_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(14),
	combout => \U4|sr_out~15_combout\);

-- Location: LCFF_X86_Y25_N31
\U4|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~15_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(14));

-- Location: LCFF_X87_Y23_N19
\U12|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[14]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(14));

-- Location: LCCOMB_X87_Y23_N14
\U14|m_out[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[14]~26_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (((\U4|sr_out\(14))))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U6|pstate.decode_st~regout\ & (\U4|sr_out\(14))) # (!\U6|pstate.decode_st~regout\ & ((\U12|sr_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datac => \U4|sr_out\(14),
	datad => \U12|sr_out\(14),
	combout => \U14|m_out[14]~26_combout\);

-- Location: LCCOMB_X87_Y23_N28
\U14|m_out[14]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[14]~27_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[14]~26_combout\)))) # (!\U14|m_out[1]~21_combout\ & (\U4|sr_out\(12) & (!\U14|m_out[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(12),
	datab => \U14|m_out[2]~22_combout\,
	datac => \U14|m_out[14]~26_combout\,
	datad => \U14|m_out[1]~21_combout\,
	combout => \U14|m_out[14]~27_combout\);

-- Location: LCCOMB_X92_Y24_N16
\U1|sr_out[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[12]~10_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(12))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(12),
	datad => \U16|Mux19~7_combout\,
	combout => \U1|sr_out[12]~10_combout\);

-- Location: LCFF_X92_Y24_N17
\U1|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[12]~10_combout\,
	sdata => \U4|sr_out\(10),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(12));

-- Location: LCCOMB_X91_Y25_N24
\U13|m_out[12]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[12]~34_combout\ = (\U11|sr_out\(12) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(12))))) # (!\U11|sr_out\(12) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(12),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(12),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[12]~34_combout\);

-- Location: LCCOMB_X88_Y22_N2
\U10|regA[10]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[10]~26_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(21))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal0~1_combout\,
	datab => \U10|breg32~41_combout\,
	datac => \U10|breg32_rtl_0_bypass\(21),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a10\,
	combout => \U10|regA[10]~26_combout\);

-- Location: LCFF_X88_Y22_N3
\U11|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(10));

-- Location: LCCOMB_X88_Y22_N16
\U13|m_out[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[10]~36_combout\ = (\U1|sr_out\(10) & (((\U11|sr_out\(10) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(10) & (((\U11|sr_out\(10) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(10),
	datab => \U13|Equal1~0_combout\,
	datac => \U11|sr_out\(10),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[10]~36_combout\);

-- Location: LCCOMB_X89_Y22_N24
\U16|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~24_combout\ = ((\U14|m_out[12]~31_combout\ $ (\U13|m_out[12]~34_combout\ $ (!\U16|Add1~23\)))) # (GND)
-- \U16|Add1~25\ = CARRY((\U14|m_out[12]~31_combout\ & ((\U13|m_out[12]~34_combout\) # (!\U16|Add1~23\))) # (!\U14|m_out[12]~31_combout\ & (\U13|m_out[12]~34_combout\ & !\U16|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[12]~31_combout\,
	datab => \U13|m_out[12]~34_combout\,
	datad => VCC,
	cin => \U16|Add1~23\,
	combout => \U16|Add1~24_combout\,
	cout => \U16|Add1~25\);

-- Location: LCCOMB_X89_Y22_N26
\U16|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~26_combout\ = (\U14|m_out[13]~29_combout\ & ((\U13|m_out[13]~33_combout\ & (\U16|Add1~25\ & VCC)) # (!\U13|m_out[13]~33_combout\ & (!\U16|Add1~25\)))) # (!\U14|m_out[13]~29_combout\ & ((\U13|m_out[13]~33_combout\ & (!\U16|Add1~25\)) # 
-- (!\U13|m_out[13]~33_combout\ & ((\U16|Add1~25\) # (GND)))))
-- \U16|Add1~27\ = CARRY((\U14|m_out[13]~29_combout\ & (!\U13|m_out[13]~33_combout\ & !\U16|Add1~25\)) # (!\U14|m_out[13]~29_combout\ & ((!\U16|Add1~25\) # (!\U13|m_out[13]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[13]~29_combout\,
	datab => \U13|m_out[13]~33_combout\,
	datad => VCC,
	cin => \U16|Add1~25\,
	combout => \U16|Add1~26_combout\,
	cout => \U16|Add1~27\);

-- Location: LCCOMB_X89_Y22_N28
\U16|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~28_combout\ = ((\U13|m_out[14]~32_combout\ $ (\U14|m_out[14]~27_combout\ $ (!\U16|Add1~27\)))) # (GND)
-- \U16|Add1~29\ = CARRY((\U13|m_out[14]~32_combout\ & ((\U14|m_out[14]~27_combout\) # (!\U16|Add1~27\))) # (!\U13|m_out[14]~32_combout\ & (\U14|m_out[14]~27_combout\ & !\U16|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[14]~32_combout\,
	datab => \U14|m_out[14]~27_combout\,
	datad => VCC,
	cin => \U16|Add1~27\,
	combout => \U16|Add1~28_combout\,
	cout => \U16|Add1~29\);

-- Location: LCCOMB_X89_Y22_N30
\U16|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~30_combout\ = (\U14|m_out[15]~25_combout\ & ((\U13|m_out[15]~29_combout\ & (\U16|Add1~29\ & VCC)) # (!\U13|m_out[15]~29_combout\ & (!\U16|Add1~29\)))) # (!\U14|m_out[15]~25_combout\ & ((\U13|m_out[15]~29_combout\ & (!\U16|Add1~29\)) # 
-- (!\U13|m_out[15]~29_combout\ & ((\U16|Add1~29\) # (GND)))))
-- \U16|Add1~31\ = CARRY((\U14|m_out[15]~25_combout\ & (!\U13|m_out[15]~29_combout\ & !\U16|Add1~29\)) # (!\U14|m_out[15]~25_combout\ & ((!\U16|Add1~29\) # (!\U13|m_out[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[15]~25_combout\,
	datab => \U13|m_out[15]~29_combout\,
	datad => VCC,
	cin => \U16|Add1~29\,
	combout => \U16|Add1~30_combout\,
	cout => \U16|Add1~31\);

-- Location: LCCOMB_X89_Y21_N0
\U16|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~32_combout\ = ((\U13|m_out[16]~28_combout\ $ (\U14|m_out[16]~23_combout\ $ (!\U16|Add1~31\)))) # (GND)
-- \U16|Add1~33\ = CARRY((\U13|m_out[16]~28_combout\ & ((\U14|m_out[16]~23_combout\) # (!\U16|Add1~31\))) # (!\U13|m_out[16]~28_combout\ & (\U14|m_out[16]~23_combout\ & !\U16|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[16]~28_combout\,
	datab => \U14|m_out[16]~23_combout\,
	datad => VCC,
	cin => \U16|Add1~31\,
	combout => \U16|Add1~32_combout\,
	cout => \U16|Add1~33\);

-- Location: LCCOMB_X89_Y21_N2
\U16|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Add1~34_combout\ = (\U13|m_out[17]~27_combout\ & ((\U14|m_out[17]~19_combout\ & (\U16|Add1~33\ & VCC)) # (!\U14|m_out[17]~19_combout\ & (!\U16|Add1~33\)))) # (!\U13|m_out[17]~27_combout\ & ((\U14|m_out[17]~19_combout\ & (!\U16|Add1~33\)) # 
-- (!\U14|m_out[17]~19_combout\ & ((\U16|Add1~33\) # (GND)))))
-- \U16|Add1~35\ = CARRY((\U13|m_out[17]~27_combout\ & (!\U14|m_out[17]~19_combout\ & !\U16|Add1~33\)) # (!\U13|m_out[17]~27_combout\ & ((!\U16|Add1~33\) # (!\U14|m_out[17]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[17]~27_combout\,
	datab => \U14|m_out[17]~19_combout\,
	datad => VCC,
	cin => \U16|Add1~33\,
	combout => \U16|Add1~34_combout\,
	cout => \U16|Add1~35\);

-- Location: LCCOMB_X91_Y28_N14
\U16|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~5_combout\ = (\U16|Mux13~4_combout\ & (((\U16|Add1~36_combout\) # (!\U16|Mux10~7_combout\)))) # (!\U16|Mux13~4_combout\ & (\U16|ShiftRight0~91_combout\ & ((\U16|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~91_combout\,
	datab => \U16|Mux13~4_combout\,
	datac => \U16|Add1~36_combout\,
	datad => \U16|Mux10~7_combout\,
	combout => \U16|Mux13~5_combout\);

-- Location: LCCOMB_X91_Y28_N8
\U16|ShiftLeft0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~132_combout\ = (\U16|ShiftLeft0~23_combout\ & (!\U13|m_out[2]~11_combout\ & !\U13|m_out[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~23_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X91_Y28_N16
\U16|a32~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~46_combout\ = \U13|m_out[18]~26_combout\ $ (((\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(18),
	datac => \U14|m_out[16]~4_combout\,
	datad => \U13|m_out[18]~26_combout\,
	combout => \U16|a32~46_combout\);

-- Location: LCCOMB_X91_Y28_N2
\U16|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~1_combout\ = (\U16|Mux10~6_combout\ & (((\U16|a32~46_combout\) # (!\U16|Mux10~18_combout\)))) # (!\U16|Mux10~6_combout\ & (\U16|ShiftLeft0~132_combout\ & ((\U16|Mux10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux10~6_combout\,
	datab => \U16|ShiftLeft0~132_combout\,
	datac => \U16|a32~46_combout\,
	datad => \U16|Mux10~18_combout\,
	combout => \U16|Mux13~1_combout\);

-- Location: LCCOMB_X91_Y28_N28
\U16|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~2_combout\ = (\U16|Mux10~17_combout\ & (((\U16|Mux13~1_combout\)))) # (!\U16|Mux10~17_combout\ & ((\U16|Mux13~1_combout\ & (\U16|ShiftLeft0~53_combout\)) # (!\U16|Mux13~1_combout\ & ((\U16|ShiftLeft0~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~53_combout\,
	datab => \U16|ShiftLeft0~88_combout\,
	datac => \U16|Mux10~17_combout\,
	datad => \U16|Mux13~1_combout\,
	combout => \U16|Mux13~2_combout\);

-- Location: LCCOMB_X91_Y28_N10
\U16|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~3_combout\ = (!\U15|alu_ctr[1]~32_combout\ & \U16|Mux13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux13~2_combout\,
	combout => \U16|Mux13~3_combout\);

-- Location: LCCOMB_X91_Y28_N4
\U16|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~6_combout\ = (\U15|alu_ctr[2]~28_combout\ & (!\U15|alu_ctr[3]~22_combout\)) # (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux13~3_combout\))) # (!\U15|alu_ctr[3]~22_combout\ & (\U16|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U16|Mux13~5_combout\,
	datad => \U16|Mux13~3_combout\,
	combout => \U16|Mux13~6_combout\);

-- Location: LCCOMB_X91_Y21_N28
\U16|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[18]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U16|tmp[18]~36_combout\,
	combout => \U16|Mux13~0_combout\);

-- Location: LCCOMB_X91_Y28_N22
\U16|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~7_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux13~6_combout\ & ((\U16|Mux13~0_combout\))) # (!\U16|Mux13~6_combout\ & (!\U16|a32~54_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~6_combout\,
	datab => \U16|a32~54_combout\,
	datac => \U16|Mux13~6_combout\,
	datad => \U16|Mux13~0_combout\,
	combout => \U16|Mux13~7_combout\);

-- Location: LCCOMB_X91_Y28_N12
\U16|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux13~8_combout\ = (\U16|Mux13~7_combout\ & ((!\U15|alu_ctr[0]~21_combout\) # (!\U15|alu_ctr[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|Mux13~7_combout\,
	combout => \U16|Mux13~8_combout\);

-- Location: LCFF_X91_Y28_N13
\U17|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux13~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(18));

-- Location: LCCOMB_X83_Y23_N14
\U7|m_out[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[18]~16_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(18))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(18),
	datac => \U6|pstate.ldreg_st~regout\,
	datad => \U17|sr_out\(18),
	combout => \U7|m_out[18]~16_combout\);

-- Location: LCCOMB_X83_Y22_N16
\U10|regB[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[17]~15_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(28))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a17\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_1_bypass\(28),
	datac => \U10|breg32_rtl_1|auto_generated|ram_block1a17\,
	datad => \U10|Equal1~1_combout\,
	combout => \U10|regB[17]~15_combout\);

-- Location: LCFF_X87_Y23_N3
\U12|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[17]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(17));

-- Location: LCCOMB_X93_Y26_N4
\U16|a32~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~52_combout\ = (\U13|m_out[17]~27_combout\) # ((\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(17),
	datac => \U13|m_out[17]~27_combout\,
	datad => \U14|m_out[16]~4_combout\,
	combout => \U16|a32~52_combout\);

-- Location: LCCOMB_X93_Y26_N8
\U16|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~4_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[17]~19_combout\ & ((\U13|m_out[17]~27_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U14|m_out[17]~19_combout\ & 
-- (\U13|m_out[17]~27_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U14|m_out[17]~19_combout\,
	datac => \U13|m_out[17]~27_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux14~4_combout\);

-- Location: LCCOMB_X93_Y26_N2
\U16|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~5_combout\ = (\U16|Mux10~7_combout\ & ((\U16|Mux14~4_combout\ & ((\U16|Add1~34_combout\))) # (!\U16|Mux14~4_combout\ & (\U16|ShiftRight0~57_combout\)))) # (!\U16|Mux10~7_combout\ & (\U16|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux10~7_combout\,
	datab => \U16|Mux14~4_combout\,
	datac => \U16|ShiftRight0~57_combout\,
	datad => \U16|Add1~34_combout\,
	combout => \U16|Mux14~5_combout\);

-- Location: LCCOMB_X93_Y26_N14
\U16|a32~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~53_combout\ = \U13|m_out[17]~27_combout\ $ (((\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & \U12|sr_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(17),
	datac => \U13|m_out[17]~27_combout\,
	datad => \U14|m_out[16]~4_combout\,
	combout => \U16|a32~53_combout\);

-- Location: LCCOMB_X93_Y26_N10
\U16|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~1_combout\ = (\U16|Mux10~18_combout\ & ((\U16|Mux10~6_combout\ & ((\U16|a32~53_combout\))) # (!\U16|Mux10~6_combout\ & (\U16|ShiftLeft0~84_combout\)))) # (!\U16|Mux10~18_combout\ & (((\U16|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~84_combout\,
	datab => \U16|a32~53_combout\,
	datac => \U16|Mux10~18_combout\,
	datad => \U16|Mux10~6_combout\,
	combout => \U16|Mux14~1_combout\);

-- Location: LCCOMB_X93_Y26_N28
\U16|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~2_combout\ = (\U16|Mux10~17_combout\ & (((\U16|Mux14~1_combout\)))) # (!\U16|Mux10~17_combout\ & ((\U16|Mux14~1_combout\ & ((\U16|ShiftLeft0~49_combout\))) # (!\U16|Mux14~1_combout\ & (\U16|ShiftLeft0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~83_combout\,
	datab => \U16|ShiftLeft0~49_combout\,
	datac => \U16|Mux10~17_combout\,
	datad => \U16|Mux14~1_combout\,
	combout => \U16|Mux14~2_combout\);

-- Location: LCCOMB_X93_Y26_N22
\U16|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~3_combout\ = (!\U15|alu_ctr[1]~32_combout\ & \U16|Mux14~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux14~2_combout\,
	combout => \U16|Mux14~3_combout\);

-- Location: LCCOMB_X93_Y26_N12
\U16|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~6_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U15|alu_ctr[3]~22_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux14~3_combout\))) # (!\U15|alu_ctr[3]~22_combout\ & (\U16|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|Mux14~5_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U16|Mux14~3_combout\,
	combout => \U16|Mux14~6_combout\);

-- Location: LCCOMB_X93_Y26_N26
\U16|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~7_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux14~6_combout\ & (\U16|Mux14~0_combout\)) # (!\U16|Mux14~6_combout\ & ((!\U16|a32~52_combout\))))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux14~0_combout\,
	datab => \U16|a32~52_combout\,
	datac => \U16|Mux18~6_combout\,
	datad => \U16|Mux14~6_combout\,
	combout => \U16|Mux14~7_combout\);

-- Location: LCCOMB_X93_Y26_N16
\U16|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux14~8_combout\ = (\U16|Mux14~7_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux14~7_combout\,
	combout => \U16|Mux14~8_combout\);

-- Location: LCFF_X93_Y26_N17
\U17|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux14~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(17));

-- Location: LCCOMB_X87_Y21_N4
\U7|m_out[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[17]~17_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(17))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(17),
	datad => \U17|sr_out\(17),
	combout => \U7|m_out[17]~17_combout\);

-- Location: LCCOMB_X83_Y22_N22
\U10|regB[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[16]~16_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(27))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a16\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32_rtl_1_bypass\(27),
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a16\,
	combout => \U10|regB[16]~16_combout\);

-- Location: LCFF_X87_Y23_N17
\U12|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[16]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(16));

-- Location: LCCOMB_X87_Y23_N16
\U14|m_out[16]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[16]~20_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (((\U4|sr_out\(15))))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U6|pstate.decode_st~regout\ & ((\U4|sr_out\(15)))) # (!\U6|pstate.decode_st~regout\ & (\U12|sr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(16),
	datad => \U4|sr_out\(15),
	combout => \U14|m_out[16]~20_combout\);

-- Location: LCCOMB_X87_Y23_N8
\U14|m_out[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[16]~23_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[16]~20_combout\)))) # (!\U14|m_out[1]~21_combout\ & (\U4|sr_out\(14) & (!\U14|m_out[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(14),
	datab => \U14|m_out[2]~22_combout\,
	datac => \U14|m_out[16]~20_combout\,
	datad => \U14|m_out[1]~21_combout\,
	combout => \U14|m_out[16]~23_combout\);

-- Location: LCCOMB_X91_Y22_N26
\U16|a32~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~44_combout\ = (\U14|m_out[16]~23_combout\) # (\U13|m_out[16]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[16]~23_combout\,
	datac => \U13|m_out[16]~28_combout\,
	combout => \U16|a32~44_combout\);

-- Location: LCCOMB_X91_Y21_N26
\U16|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[16]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U16|tmp[16]~32_combout\,
	combout => \U16|Mux15~0_combout\);

-- Location: LCCOMB_X91_Y22_N4
\U16|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~4_combout\ = (\U15|alu_ctr[0]~21_combout\ & (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[16]~23_combout\) # (\U13|m_out[16]~28_combout\)))) # (!\U15|alu_ctr[0]~21_combout\ & ((\U15|alu_ctr[1]~32_combout\) # ((\U14|m_out[16]~23_combout\ & 
-- \U13|m_out[16]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U14|m_out[16]~23_combout\,
	datac => \U13|m_out[16]~28_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux15~4_combout\);

-- Location: LCCOMB_X86_Y27_N8
\U16|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~26_combout\ = (\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(22)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(20),
	datab => \U12|sr_out\(22),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~26_combout\);

-- Location: LCCOMB_X87_Y27_N24
\U16|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~27_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~25_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|Equal2~0_combout\,
	datac => \U16|ShiftRight0~25_combout\,
	datad => \U16|ShiftRight0~26_combout\,
	combout => \U16|ShiftRight0~27_combout\);

-- Location: LCCOMB_X87_Y29_N14
\U16|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~23_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & (\U12|sr_out\(19))) # (!\U13|m_out[0]~7_combout\ & ((\U12|sr_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(19),
	datab => \U12|sr_out\(18),
	datac => \U14|Equal2~0_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~23_combout\);

-- Location: LCCOMB_X87_Y29_N28
\U16|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~22_combout\ = (!\U13|m_out[1]~41_combout\ & ((\U13|m_out[0]~7_combout\ & (\U14|m_out[17]~19_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U14|m_out[16]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[17]~19_combout\,
	datab => \U14|m_out[16]~23_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~22_combout\);

-- Location: LCCOMB_X87_Y29_N8
\U16|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~24_combout\ = (\U16|ShiftRight0~22_combout\) # ((\U13|m_out[1]~41_combout\ & ((\U14|m_out[16]~4_combout\) # (\U16|ShiftRight0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftRight0~23_combout\,
	datad => \U16|ShiftRight0~22_combout\,
	combout => \U16|ShiftRight0~24_combout\);

-- Location: LCCOMB_X87_Y27_N22
\U16|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~28_combout\ = (\U13|m_out[2]~11_combout\ & ((\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~27_combout\)))) # (!\U13|m_out[2]~11_combout\ & (((\U16|ShiftRight0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftRight0~27_combout\,
	datad => \U16|ShiftRight0~24_combout\,
	combout => \U16|ShiftRight0~28_combout\);

-- Location: LCCOMB_X91_Y22_N6
\U16|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~21_combout\ = (\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~14_combout\) # ((\U16|ShiftRight0~20_combout\ & \U16|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~14_combout\,
	datab => \U16|ShiftRight0~20_combout\,
	datac => \U13|m_out[3]~9_combout\,
	datad => \U16|ShiftRight0~18_combout\,
	combout => \U16|ShiftRight0~21_combout\);

-- Location: LCCOMB_X91_Y22_N12
\U16|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~29_combout\ = (\U16|ShiftRight0~21_combout\) # ((!\U13|m_out[3]~9_combout\ & \U16|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftRight0~28_combout\,
	datad => \U16|ShiftRight0~21_combout\,
	combout => \U16|ShiftRight0~29_combout\);

-- Location: LCCOMB_X91_Y22_N14
\U16|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~5_combout\ = (\U16|Mux10~7_combout\ & ((\U16|Mux15~4_combout\ & (\U16|Add1~32_combout\)) # (!\U16|Mux15~4_combout\ & ((\U16|ShiftRight0~29_combout\))))) # (!\U16|Mux10~7_combout\ & (\U16|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux10~7_combout\,
	datab => \U16|Mux15~4_combout\,
	datac => \U16|Add1~32_combout\,
	datad => \U16|ShiftRight0~29_combout\,
	combout => \U16|Mux15~5_combout\);

-- Location: LCCOMB_X90_Y29_N4
\U16|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~79_combout\ = (\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~60_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~60_combout\,
	datad => \U16|ShiftLeft0~78_combout\,
	combout => \U16|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X91_Y22_N8
\U16|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~80_combout\ = (!\U13|m_out[0]~7_combout\ & (\U14|m_out[0]~3_combout\ & (\U16|ShiftLeft0~10_combout\ & !\U13|m_out[1]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[0]~3_combout\,
	datac => \U16|ShiftLeft0~10_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X91_Y22_N18
\U16|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~1_combout\ = (\U16|Mux10~6_combout\ & ((\U16|a32~45_combout\) # ((!\U16|Mux10~18_combout\)))) # (!\U16|Mux10~6_combout\ & (((\U16|ShiftLeft0~80_combout\ & \U16|Mux10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~45_combout\,
	datab => \U16|ShiftLeft0~80_combout\,
	datac => \U16|Mux10~6_combout\,
	datad => \U16|Mux10~18_combout\,
	combout => \U16|Mux15~1_combout\);

-- Location: LCCOMB_X91_Y22_N20
\U16|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~2_combout\ = (\U16|Mux10~17_combout\ & (((\U16|Mux15~1_combout\)))) # (!\U16|Mux10~17_combout\ & ((\U16|Mux15~1_combout\ & (\U16|ShiftLeft0~45_combout\)) # (!\U16|Mux15~1_combout\ & ((\U16|ShiftLeft0~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~45_combout\,
	datab => \U16|Mux10~17_combout\,
	datac => \U16|ShiftLeft0~79_combout\,
	datad => \U16|Mux15~1_combout\,
	combout => \U16|Mux15~2_combout\);

-- Location: LCCOMB_X91_Y22_N2
\U16|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~3_combout\ = (\U16|Mux15~2_combout\ & !\U15|alu_ctr[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U16|Mux15~2_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux15~3_combout\);

-- Location: LCCOMB_X91_Y22_N0
\U16|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~6_combout\ = (\U15|alu_ctr[3]~22_combout\ & (!\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux15~3_combout\)))) # (!\U15|alu_ctr[3]~22_combout\ & ((\U15|alu_ctr[2]~28_combout\) # ((\U16|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Mux15~5_combout\,
	datad => \U16|Mux15~3_combout\,
	combout => \U16|Mux15~6_combout\);

-- Location: LCCOMB_X91_Y22_N22
\U16|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~7_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux15~6_combout\ & ((\U16|Mux15~0_combout\))) # (!\U16|Mux15~6_combout\ & (!\U16|a32~44_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~6_combout\,
	datab => \U16|a32~44_combout\,
	datac => \U16|Mux15~0_combout\,
	datad => \U16|Mux15~6_combout\,
	combout => \U16|Mux15~7_combout\);

-- Location: LCCOMB_X91_Y22_N16
\U16|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux15~8_combout\ = (\U16|Mux15~7_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux15~7_combout\,
	combout => \U16|Mux15~8_combout\);

-- Location: LCFF_X91_Y22_N17
\U17|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux15~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(16));

-- Location: LCCOMB_X87_Y21_N10
\U7|m_out[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[16]~18_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(16))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(16),
	datab => \U17|sr_out\(16),
	datac => \U6|pstate.ldreg_st~regout\,
	combout => \U7|m_out[16]~18_combout\);

-- Location: LCCOMB_X94_Y25_N2
\U10|regA[15]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[15]~19_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0_bypass\(26)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0|auto_generated|ram_block1a15\,
	datad => \U10|breg32_rtl_0_bypass\(26),
	combout => \U10|regA[15]~19_combout\);

-- Location: LCFF_X94_Y25_N3
\U11|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(15));

-- Location: LCCOMB_X91_Y25_N20
\U13|m_out[15]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[15]~29_combout\ = (\U1|sr_out\(15) & (((\U11|sr_out\(15) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(15) & (((\U11|sr_out\(15) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(15),
	datab => \U13|Equal1~0_combout\,
	datac => \U11|sr_out\(15),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[15]~29_combout\);

-- Location: LCCOMB_X90_Y29_N20
\U16|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux16~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[15]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datac => \U16|tmp[15]~30_combout\,
	combout => \U16|Mux16~0_combout\);

-- Location: LCCOMB_X90_Y29_N26
\U16|a32~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~43_combout\ = \U14|m_out[15]~25_combout\ $ (\U13|m_out[15]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[15]~25_combout\,
	datac => \U13|m_out[15]~29_combout\,
	combout => \U16|a32~43_combout\);

-- Location: LCCOMB_X87_Y28_N4
\U16|ShiftRight0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~124_combout\ = (\U16|ShiftRight0~20_combout\ & ((\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~17_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~17_combout\,
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~20_combout\,
	datad => \U16|ShiftRight0~88_combout\,
	combout => \U16|ShiftRight0~124_combout\);

-- Location: LCCOMB_X88_Y27_N14
\U16|ShiftRight0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~101_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(30))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(30),
	datab => \U12|sr_out\(28),
	datac => \U13|m_out[0]~7_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~101_combout\);

-- Location: LCCOMB_X87_Y27_N18
\U16|ShiftRight0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~102_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(29)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(27),
	datab => \U13|m_out[0]~7_combout\,
	datac => \U12|sr_out\(29),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~102_combout\);

-- Location: LCCOMB_X88_Y27_N6
\U16|ShiftRight0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~125_combout\ = (\U16|ShiftRight0~101_combout\) # (\U16|ShiftRight0~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U16|ShiftRight0~101_combout\,
	datad => \U16|ShiftRight0~102_combout\,
	combout => \U16|ShiftRight0~125_combout\);

-- Location: LCCOMB_X87_Y28_N18
\U16|ShiftRight0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~126_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~124_combout\) # ((\U16|ShiftRight0~136_combout\ & \U16|ShiftRight0~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~136_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftRight0~124_combout\,
	datad => \U16|ShiftRight0~125_combout\,
	combout => \U16|ShiftRight0~126_combout\);

-- Location: LCCOMB_X86_Y27_N30
\U16|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~86_combout\ = (\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(21)))) # (!\U13|m_out[1]~41_combout\ & (\U12|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(19),
	datab => \U12|sr_out\(21),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~86_combout\);

-- Location: LCCOMB_X86_Y27_N20
\U16|ShiftRight0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~122_combout\ = (\U16|ShiftRight0~136_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~26_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|ShiftRight0~86_combout\,
	datac => \U16|ShiftRight0~26_combout\,
	datad => \U16|ShiftRight0~136_combout\,
	combout => \U16|ShiftRight0~122_combout\);

-- Location: LCCOMB_X86_Y27_N22
\U16|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~93_combout\ = (\U13|m_out[0]~7_combout\ & (((\U14|m_out[16]~23_combout\) # (\U13|m_out[1]~41_combout\)))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[15]~25_combout\ & ((!\U13|m_out[1]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[15]~25_combout\,
	datac => \U14|m_out[16]~23_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~93_combout\);

-- Location: LCCOMB_X86_Y27_N24
\U16|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~94_combout\ = (\U13|m_out[1]~41_combout\ & ((\U16|ShiftRight0~93_combout\ & ((\U12|sr_out\(18)))) # (!\U16|ShiftRight0~93_combout\ & (\U12|sr_out\(17))))) # (!\U13|m_out[1]~41_combout\ & (((\U16|ShiftRight0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(17),
	datab => \U12|sr_out\(18),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U16|ShiftRight0~93_combout\,
	combout => \U16|ShiftRight0~94_combout\);

-- Location: LCCOMB_X86_Y27_N2
\U16|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~95_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~94_combout\ & !\U14|Equal2~0_combout\)))) # (!\U13|m_out[1]~41_combout\ & (((\U16|ShiftRight0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftRight0~94_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftRight0~95_combout\);

-- Location: LCCOMB_X86_Y27_N14
\U16|ShiftRight0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~123_combout\ = (\U16|ShiftRight0~122_combout\) # ((\U13|m_out[2]~11_combout\ & (\U14|m_out[16]~4_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftRight0~122_combout\,
	datad => \U16|ShiftRight0~95_combout\,
	combout => \U16|ShiftRight0~123_combout\);

-- Location: LCCOMB_X90_Y25_N4
\U16|Mux18~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~21_combout\ = ((!\U16|ShiftLeft0~15_combout\ & (\U13|m_out[4]~13_combout\ & !\U16|ShiftLeft0~18_combout\))) # (!\U15|alu_ctr[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~15_combout\,
	datab => \U13|m_out[4]~13_combout\,
	datac => \U16|ShiftLeft0~18_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux18~21_combout\);

-- Location: LCCOMB_X90_Y29_N28
\U16|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux16~1_combout\ = (\U16|Mux18~21_combout\ & ((\U16|Mux18~7_combout\ & (\U16|ShiftRight0~135_combout\)) # (!\U16|Mux18~7_combout\ & ((\U16|Add1~30_combout\))))) # (!\U16|Mux18~21_combout\ & (((!\U16|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~135_combout\,
	datab => \U16|Mux18~21_combout\,
	datac => \U16|Add1~30_combout\,
	datad => \U16|Mux18~7_combout\,
	combout => \U16|Mux16~1_combout\);

-- Location: LCCOMB_X90_Y29_N18
\U16|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux16~2_combout\ = (\U16|Mux18~20_combout\ & (((\U16|Mux16~1_combout\)))) # (!\U16|Mux18~20_combout\ & ((\U16|Mux16~1_combout\ & ((\U16|ShiftRight0~123_combout\))) # (!\U16|Mux16~1_combout\ & (\U16|ShiftRight0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~20_combout\,
	datab => \U16|ShiftRight0~126_combout\,
	datac => \U16|ShiftRight0~123_combout\,
	datad => \U16|Mux16~1_combout\,
	combout => \U16|Mux16~2_combout\);

-- Location: LCCOMB_X90_Y29_N8
\U16|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux16~3_combout\ = (\U16|Mux18~8_combout\ & ((\U16|Mux18~9_combout\ & (\U16|ShiftLeft0~76_combout\)) # (!\U16|Mux18~9_combout\ & ((\U16|Mux16~2_combout\))))) # (!\U16|Mux18~8_combout\ & (((!\U16|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~8_combout\,
	datab => \U16|ShiftLeft0~76_combout\,
	datac => \U16|Mux18~9_combout\,
	datad => \U16|Mux16~2_combout\,
	combout => \U16|Mux16~3_combout\);

-- Location: LCCOMB_X90_Y26_N24
\U16|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~10_combout\ = (\U15|alu_ctr[1]~32_combout\) # (\U15|alu_ctr[3]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[3]~22_combout\,
	combout => \U16|Mux18~10_combout\);

-- Location: LCCOMB_X90_Y29_N10
\U16|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux16~4_combout\ = (\U16|Mux16~3_combout\ & ((\U16|Mux18~10_combout\) # ((\U13|m_out[15]~29_combout\ & \U14|m_out[15]~25_combout\)))) # (!\U16|Mux16~3_combout\ & (!\U16|Mux18~10_combout\ & ((\U13|m_out[15]~29_combout\) # 
-- (\U14|m_out[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[15]~29_combout\,
	datab => \U14|m_out[15]~25_combout\,
	datac => \U16|Mux16~3_combout\,
	datad => \U16|Mux18~10_combout\,
	combout => \U16|Mux16~4_combout\);

-- Location: LCCOMB_X90_Y29_N0
\U16|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux16~5_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U16|Mux18~11_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux18~11_combout\ & (\U16|a32~43_combout\)) # (!\U16|Mux18~11_combout\ & ((\U16|Mux16~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|a32~43_combout\,
	datac => \U16|Mux18~11_combout\,
	datad => \U16|Mux16~4_combout\,
	combout => \U16|Mux16~5_combout\);

-- Location: LCCOMB_X90_Y29_N22
\U16|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux16~6_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux16~5_combout\ & ((\U16|Mux16~0_combout\))) # (!\U16|Mux16~5_combout\ & (!\U16|a32~42_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~42_combout\,
	datab => \U16|Mux18~6_combout\,
	datac => \U16|Mux16~0_combout\,
	datad => \U16|Mux16~5_combout\,
	combout => \U16|Mux16~6_combout\);

-- Location: LCCOMB_X90_Y29_N16
\U16|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux16~7_combout\ = (\U16|Mux16~6_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux16~6_combout\,
	combout => \U16|Mux16~7_combout\);

-- Location: LCFF_X90_Y29_N17
\U17|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux16~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(15));

-- Location: LCCOMB_X86_Y23_N4
\U7|m_out[15]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[15]~19_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(15))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(15),
	datac => \U6|pstate.ldreg_st~regout\,
	datad => \U17|sr_out\(15),
	combout => \U7|m_out[15]~19_combout\);

-- Location: LCCOMB_X89_Y26_N0
\U10|regA[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[3]~1_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(14))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a3\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal0~1_combout\,
	datab => \U10|breg32~41_combout\,
	datac => \U10|breg32_rtl_0_bypass\(14),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a3\,
	combout => \U10|regA[3]~1_combout\);

-- Location: LCFF_X89_Y26_N1
\U11|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(3));

-- Location: LCCOMB_X88_Y26_N16
\U13|m_out[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[3]~8_combout\ = (\U6|s_aluAin[1]~2_combout\ & (\U4|sr_out\(9))) # (!\U6|s_aluAin[1]~2_combout\ & (((\U1|sr_out\(3) & !\U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(9),
	datab => \U1|sr_out\(3),
	datac => \U6|s_aluAin[1]~2_combout\,
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[3]~8_combout\);

-- Location: LCCOMB_X89_Y26_N6
\U13|m_out[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[3]~9_combout\ = (\U13|m_out[3]~8_combout\) # ((!\U6|s_aluAin[1]~2_combout\ & (\U11|sr_out\(3) & \U13|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|s_aluAin[1]~2_combout\,
	datab => \U11|sr_out\(3),
	datac => \U13|Equal0~3_combout\,
	datad => \U13|m_out[3]~8_combout\,
	combout => \U13|m_out[3]~9_combout\);

-- Location: LCCOMB_X91_Y24_N4
\habilita_pc~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~2_combout\ = (!\U16|tmp[2]~4_combout\ & (!\U16|tmp[1]~2_combout\ & (!\U16|tmp[3]~6_combout\ & !\U16|tmp[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|tmp[2]~4_combout\,
	datab => \U16|tmp[1]~2_combout\,
	datac => \U16|tmp[3]~6_combout\,
	datad => \U16|tmp[4]~8_combout\,
	combout => \habilita_pc~2_combout\);

-- Location: LCCOMB_X91_Y24_N22
\habilita_pc~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~1_combout\ = (!\U16|tmp[0]~0_combout\ & (\U4|sr_out\(28) & (\U6|pstate.branch_ex_st~regout\ & !\U16|tmp[31]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|tmp[0]~0_combout\,
	datab => \U4|sr_out\(28),
	datac => \U6|pstate.branch_ex_st~regout\,
	datad => \U16|tmp[31]~62_combout\,
	combout => \habilita_pc~1_combout\);

-- Location: LCCOMB_X91_Y24_N30
\habilita_pc~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~3_combout\ = (\U6|Mux2~0_combout\ & (!\U4|sr_out\(26) & (\habilita_pc~2_combout\ & \habilita_pc~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Mux2~0_combout\,
	datab => \U4|sr_out\(26),
	datac => \habilita_pc~2_combout\,
	datad => \habilita_pc~1_combout\,
	combout => \habilita_pc~3_combout\);

-- Location: LCCOMB_X91_Y21_N30
\habilita_pc~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~9_combout\ = (!\U16|tmp[21]~42_combout\ & (!\U16|tmp[24]~48_combout\ & (!\U16|tmp[22]~44_combout\ & !\U16|tmp[23]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|tmp[21]~42_combout\,
	datab => \U16|tmp[24]~48_combout\,
	datac => \U16|tmp[22]~44_combout\,
	datad => \U16|tmp[23]~46_combout\,
	combout => \habilita_pc~9_combout\);

-- Location: LCCOMB_X91_Y21_N14
\habilita_pc~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~7_combout\ = (!\U16|tmp[17]~34_combout\ & (!\U16|tmp[18]~36_combout\ & (!\U16|tmp[19]~38_combout\ & !\U16|tmp[20]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|tmp[17]~34_combout\,
	datab => \U16|tmp[18]~36_combout\,
	datac => \U16|tmp[19]~38_combout\,
	datad => \U16|tmp[20]~40_combout\,
	combout => \habilita_pc~7_combout\);

-- Location: LCCOMB_X91_Y21_N24
\habilita_pc~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~6_combout\ = (!\U16|tmp[16]~32_combout\ & (!\U16|tmp[14]~28_combout\ & (!\U16|tmp[15]~30_combout\ & !\U16|tmp[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|tmp[16]~32_combout\,
	datab => \U16|tmp[14]~28_combout\,
	datac => \U16|tmp[15]~30_combout\,
	datad => \U16|tmp[13]~26_combout\,
	combout => \habilita_pc~6_combout\);

-- Location: LCCOMB_X91_Y21_N10
\habilita_pc~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~5_combout\ = (!\U16|tmp[10]~20_combout\ & (!\U16|tmp[9]~18_combout\ & (!\U16|tmp[11]~22_combout\ & !\U16|tmp[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|tmp[10]~20_combout\,
	datab => \U16|tmp[9]~18_combout\,
	datac => \U16|tmp[11]~22_combout\,
	datad => \U16|tmp[12]~24_combout\,
	combout => \habilita_pc~5_combout\);

-- Location: LCCOMB_X91_Y21_N16
\habilita_pc~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~8_combout\ = (\habilita_pc~4_combout\ & (\habilita_pc~7_combout\ & (\habilita_pc~6_combout\ & \habilita_pc~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habilita_pc~4_combout\,
	datab => \habilita_pc~7_combout\,
	datac => \habilita_pc~6_combout\,
	datad => \habilita_pc~5_combout\,
	combout => \habilita_pc~8_combout\);

-- Location: LCCOMB_X91_Y21_N18
\habilita_pc~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~11_combout\ = (!\U16|tmp[29]~58_combout\ & !\U16|tmp[30]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|tmp[29]~58_combout\,
	datad => \U16|tmp[30]~60_combout\,
	combout => \habilita_pc~11_combout\);

-- Location: LCCOMB_X91_Y21_N4
\habilita_pc~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \habilita_pc~12_combout\ = (\habilita_pc~10_combout\ & (\habilita_pc~9_combout\ & (\habilita_pc~8_combout\ & \habilita_pc~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habilita_pc~10_combout\,
	datab => \habilita_pc~9_combout\,
	datac => \habilita_pc~8_combout\,
	datad => \habilita_pc~11_combout\,
	combout => \habilita_pc~12_combout\);

-- Location: LCCOMB_X92_Y24_N2
\U1|sr_out[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[1]~28_combout\ = (\U1|sr_out[1]~27_combout\ & (\U6|pstate.fetch_st~regout\ & ((!\habilita_pc~12_combout\) # (!\habilita_pc~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out[1]~27_combout\,
	datab => \U6|pstate.fetch_st~regout\,
	datac => \habilita_pc~3_combout\,
	datad => \habilita_pc~12_combout\,
	combout => \U1|sr_out[1]~28_combout\);

-- Location: LCCOMB_X92_Y24_N0
\U1|sr_out[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[1]~29_combout\ = ((\U6|pstate.jump_ex_st~regout\) # (!\U1|sr_out[1]~28_combout\)) # (!\iKEY~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datac => \U6|pstate.jump_ex_st~regout\,
	datad => \U1|sr_out[1]~28_combout\,
	combout => \U1|sr_out[1]~29_combout\);

-- Location: LCFF_X92_Y24_N21
\U1|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[14]~12_combout\,
	sdata => \U4|sr_out\(12),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(14));

-- Location: LCCOMB_X91_Y25_N14
\U13|m_out[14]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[14]~32_combout\ = (\U11|sr_out\(14) & ((\U13|Equal0~3_combout\) # ((\U1|sr_out\(14) & !\U13|Equal1~0_combout\)))) # (!\U11|sr_out\(14) & (\U1|sr_out\(14) & (!\U13|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(14),
	datab => \U1|sr_out\(14),
	datac => \U13|Equal1~0_combout\,
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[14]~32_combout\);

-- Location: LCCOMB_X89_Y24_N14
\U16|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux17~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[14]~28_combout\,
	combout => \U16|Mux17~0_combout\);

-- Location: LCCOMB_X89_Y24_N16
\U16|a32~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~40_combout\ = (\U14|m_out[14]~27_combout\) # (\U13|m_out[14]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[14]~27_combout\,
	datad => \U13|m_out[14]~32_combout\,
	combout => \U16|a32~40_combout\);

-- Location: LCCOMB_X89_Y24_N4
\U16|a32~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~41_combout\ = \U14|m_out[14]~27_combout\ $ (\U13|m_out[14]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[14]~27_combout\,
	datad => \U13|m_out[14]~32_combout\,
	combout => \U16|a32~41_combout\);

-- Location: LCCOMB_X86_Y26_N4
\U16|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~74_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U14|m_out[17]~19_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[15]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[17]~19_combout\,
	datab => \U14|m_out[15]~25_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~74_combout\);

-- Location: LCCOMB_X86_Y26_N6
\U16|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~75_combout\ = (\U16|ShiftRight0~74_combout\) # ((!\U13|m_out[0]~7_combout\ & \U16|ShiftRight0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~74_combout\,
	datad => \U16|ShiftRight0~58_combout\,
	combout => \U16|ShiftRight0~75_combout\);

-- Location: LCCOMB_X86_Y27_N0
\U16|ShiftRight0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~117_combout\ = (\U16|ShiftRight0~136_combout\ & ((\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~86_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|ShiftRight0~86_combout\,
	datac => \U16|ShiftRight0~52_combout\,
	datad => \U16|ShiftRight0~136_combout\,
	combout => \U16|ShiftRight0~117_combout\);

-- Location: LCCOMB_X86_Y27_N26
\U16|ShiftRight0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~118_combout\ = (\U16|ShiftRight0~117_combout\) # ((\U13|m_out[2]~11_combout\ & (\U14|m_out[16]~4_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftRight0~75_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|ShiftRight0~117_combout\,
	combout => \U16|ShiftRight0~118_combout\);

-- Location: LCCOMB_X89_Y24_N0
\U16|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux17~1_combout\ = (\U16|Mux18~21_combout\ & ((\U16|Mux18~7_combout\ & (\U16|ShiftRight0~141_combout\)) # (!\U16|Mux18~7_combout\ & ((\U16|Add1~28_combout\))))) # (!\U16|Mux18~21_combout\ & (((!\U16|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~141_combout\,
	datab => \U16|Mux18~21_combout\,
	datac => \U16|Add1~28_combout\,
	datad => \U16|Mux18~7_combout\,
	combout => \U16|Mux17~1_combout\);

-- Location: LCCOMB_X89_Y24_N18
\U16|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux17~2_combout\ = (\U16|Mux18~20_combout\ & (((\U16|Mux17~1_combout\)))) # (!\U16|Mux18~20_combout\ & ((\U16|Mux17~1_combout\ & ((\U16|ShiftRight0~118_combout\))) # (!\U16|Mux17~1_combout\ & (\U16|ShiftRight0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~120_combout\,
	datab => \U16|Mux18~20_combout\,
	datac => \U16|ShiftRight0~118_combout\,
	datad => \U16|Mux17~1_combout\,
	combout => \U16|Mux17~2_combout\);

-- Location: LCCOMB_X89_Y24_N12
\U16|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux17~3_combout\ = (\U16|Mux18~8_combout\ & ((\U16|Mux18~9_combout\ & (\U16|ShiftLeft0~71_combout\)) # (!\U16|Mux18~9_combout\ & ((\U16|Mux17~2_combout\))))) # (!\U16|Mux18~8_combout\ & (((!\U16|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~71_combout\,
	datab => \U16|Mux18~8_combout\,
	datac => \U16|Mux18~9_combout\,
	datad => \U16|Mux17~2_combout\,
	combout => \U16|Mux17~3_combout\);

-- Location: LCCOMB_X89_Y24_N6
\U16|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux17~4_combout\ = (\U16|Mux18~10_combout\ & (((\U16|Mux17~3_combout\)))) # (!\U16|Mux18~10_combout\ & ((\U14|m_out[14]~27_combout\ & ((\U13|m_out[14]~32_combout\) # (!\U16|Mux17~3_combout\))) # (!\U14|m_out[14]~27_combout\ & 
-- (\U13|m_out[14]~32_combout\ & !\U16|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[14]~27_combout\,
	datab => \U13|m_out[14]~32_combout\,
	datac => \U16|Mux18~10_combout\,
	datad => \U16|Mux17~3_combout\,
	combout => \U16|Mux17~4_combout\);

-- Location: LCCOMB_X89_Y24_N28
\U16|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux17~5_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U16|Mux18~11_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux18~11_combout\ & (\U16|a32~41_combout\)) # (!\U16|Mux18~11_combout\ & ((\U16|Mux17~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|a32~41_combout\,
	datac => \U16|Mux18~11_combout\,
	datad => \U16|Mux17~4_combout\,
	combout => \U16|Mux17~5_combout\);

-- Location: LCCOMB_X89_Y24_N10
\U16|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux17~6_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux17~5_combout\ & (\U16|Mux17~0_combout\)) # (!\U16|Mux17~5_combout\ & ((!\U16|a32~40_combout\))))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~6_combout\,
	datab => \U16|Mux17~0_combout\,
	datac => \U16|a32~40_combout\,
	datad => \U16|Mux17~5_combout\,
	combout => \U16|Mux17~6_combout\);

-- Location: LCCOMB_X89_Y24_N8
\U16|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux17~7_combout\ = (\U16|Mux17~6_combout\ & ((!\U15|alu_ctr[0]~21_combout\) # (!\U15|alu_ctr[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|Mux17~6_combout\,
	combout => \U16|Mux17~7_combout\);

-- Location: LCFF_X89_Y24_N9
\U17|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux17~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(14));

-- Location: LCCOMB_X86_Y25_N26
\U7|m_out[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[14]~22_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(14))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(14),
	datab => \U17|sr_out\(14),
	datad => \U6|pstate.ldreg_st~regout\,
	combout => \U7|m_out[14]~22_combout\);

-- Location: LCCOMB_X94_Y25_N30
\U10|regA[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[11]~25_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(22))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a11\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|Equal0~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(22),
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a11\,
	combout => \U10|regA[11]~25_combout\);

-- Location: LCFF_X94_Y25_N31
\U11|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[11]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(11));

-- Location: LCCOMB_X91_Y25_N18
\U13|m_out[11]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[11]~35_combout\ = (\U1|sr_out\(11) & (((\U11|sr_out\(11) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(11) & (((\U11|sr_out\(11) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(11),
	datab => \U13|Equal1~0_combout\,
	datac => \U11|sr_out\(11),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[11]~35_combout\);

-- Location: LCCOMB_X89_Y23_N12
\U16|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux20~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[11]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[11]~22_combout\,
	combout => \U16|Mux20~0_combout\);

-- Location: LCCOMB_X88_Y27_N4
\U16|a32~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~35_combout\ = \U13|m_out[11]~35_combout\ $ (\U14|m_out[11]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U13|m_out[11]~35_combout\,
	datad => \U14|m_out[11]~33_combout\,
	combout => \U16|a32~35_combout\);

-- Location: LCCOMB_X89_Y26_N16
\U16|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~82_combout\ = (\U13|m_out[2]~11_combout\ & !\U13|m_out[1]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~82_combout\);

-- Location: LCCOMB_X88_Y27_N22
\U16|ShiftRight0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~104_combout\ = (\U16|ShiftRight0~137_combout\) # ((\U14|m_out[31]~5_combout\ & (!\U13|m_out[0]~7_combout\ & \U16|ShiftRight0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~137_combout\,
	datab => \U14|m_out[31]~5_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftRight0~82_combout\,
	combout => \U16|ShiftRight0~104_combout\);

-- Location: LCCOMB_X88_Y27_N26
\U16|ShiftRight0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~134_combout\ = (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~104_combout\) # ((\U16|ShiftRight0~125_combout\ & \U16|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~125_combout\,
	datab => \U16|ShiftRight0~20_combout\,
	datac => \U13|m_out[3]~9_combout\,
	datad => \U16|ShiftRight0~104_combout\,
	combout => \U16|ShiftRight0~134_combout\);

-- Location: LCCOMB_X88_Y27_N24
\U16|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux20~1_combout\ = (\U16|Mux18~21_combout\ & ((\U16|Mux18~7_combout\ & ((\U16|ShiftRight0~134_combout\))) # (!\U16|Mux18~7_combout\ & (\U16|Add1~22_combout\)))) # (!\U16|Mux18~21_combout\ & (((!\U16|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Add1~22_combout\,
	datab => \U16|ShiftRight0~134_combout\,
	datac => \U16|Mux18~21_combout\,
	datad => \U16|Mux18~7_combout\,
	combout => \U16|Mux20~1_combout\);

-- Location: LCCOMB_X86_Y26_N8
\U16|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~76_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[13]~29_combout\))) # (!\U13|m_out[1]~41_combout\ & (\U14|m_out[11]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[11]~33_combout\,
	datac => \U14|m_out[13]~29_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~76_combout\);

-- Location: LCCOMB_X86_Y26_N2
\U16|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~31_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[14]~27_combout\))) # (!\U13|m_out[1]~41_combout\ & (\U14|m_out[12]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[12]~31_combout\,
	datac => \U14|m_out[14]~27_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~31_combout\);

-- Location: LCCOMB_X86_Y26_N0
\U16|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~96_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~31_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~76_combout\,
	datad => \U16|ShiftRight0~31_combout\,
	combout => \U16|ShiftRight0~96_combout\);

-- Location: LCCOMB_X87_Y27_N16
\U16|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~97_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~95_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftRight0~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftRight0~96_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|ShiftRight0~95_combout\,
	combout => \U16|ShiftRight0~97_combout\);

-- Location: LCCOMB_X88_Y27_N2
\U16|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux20~2_combout\ = (\U16|Mux18~20_combout\ & (((\U16|Mux20~1_combout\)))) # (!\U16|Mux18~20_combout\ & ((\U16|Mux20~1_combout\ & ((\U16|ShiftRight0~97_combout\))) # (!\U16|Mux20~1_combout\ & (\U16|ShiftRight0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~100_combout\,
	datab => \U16|Mux18~20_combout\,
	datac => \U16|Mux20~1_combout\,
	datad => \U16|ShiftRight0~97_combout\,
	combout => \U16|Mux20~2_combout\);

-- Location: LCCOMB_X88_Y27_N28
\U16|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux20~3_combout\ = (\U16|Mux18~8_combout\ & ((\U16|Mux18~9_combout\ & (\U16|ShiftLeft0~58_combout\)) # (!\U16|Mux18~9_combout\ & ((\U16|Mux20~2_combout\))))) # (!\U16|Mux18~8_combout\ & (((!\U16|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~58_combout\,
	datab => \U16|Mux18~8_combout\,
	datac => \U16|Mux18~9_combout\,
	datad => \U16|Mux20~2_combout\,
	combout => \U16|Mux20~3_combout\);

-- Location: LCCOMB_X88_Y27_N30
\U16|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux20~4_combout\ = (\U16|Mux18~10_combout\ & (((\U16|Mux20~3_combout\)))) # (!\U16|Mux18~10_combout\ & ((\U14|m_out[11]~33_combout\ & ((\U13|m_out[11]~35_combout\) # (!\U16|Mux20~3_combout\))) # (!\U14|m_out[11]~33_combout\ & 
-- (\U13|m_out[11]~35_combout\ & !\U16|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[11]~33_combout\,
	datab => \U16|Mux18~10_combout\,
	datac => \U13|m_out[11]~35_combout\,
	datad => \U16|Mux20~3_combout\,
	combout => \U16|Mux20~4_combout\);

-- Location: LCCOMB_X88_Y27_N12
\U16|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux20~5_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U16|Mux18~11_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux18~11_combout\ & (\U16|a32~35_combout\)) # (!\U16|Mux18~11_combout\ & ((\U16|Mux20~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|a32~35_combout\,
	datac => \U16|Mux18~11_combout\,
	datad => \U16|Mux20~4_combout\,
	combout => \U16|Mux20~5_combout\);

-- Location: LCCOMB_X88_Y27_N18
\U16|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux20~6_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux20~5_combout\ & ((\U16|Mux20~0_combout\))) # (!\U16|Mux20~5_combout\ & (!\U16|a32~34_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~34_combout\,
	datab => \U16|Mux20~0_combout\,
	datac => \U16|Mux18~6_combout\,
	datad => \U16|Mux20~5_combout\,
	combout => \U16|Mux20~6_combout\);

-- Location: LCCOMB_X88_Y27_N0
\U16|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux20~7_combout\ = (\U16|Mux20~6_combout\ & ((!\U15|alu_ctr[0]~21_combout\) # (!\U15|alu_ctr[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|Mux20~6_combout\,
	combout => \U16|Mux20~7_combout\);

-- Location: LCFF_X88_Y27_N1
\U17|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux20~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(11));

-- Location: LCCOMB_X86_Y24_N2
\U7|m_out[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[11]~25_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(11))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datab => \U5|sr_out\(11),
	datad => \U17|sr_out\(11),
	combout => \U7|m_out[11]~25_combout\);

-- Location: LCCOMB_X94_Y25_N6
\U10|breg32_rtl_0_bypass[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[25]~feeder_combout\ = \U7|m_out[14]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[14]~22_combout\,
	combout => \U10|breg32_rtl_0_bypass[25]~feeder_combout\);

-- Location: LCFF_X94_Y25_N7
\U10|breg32_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(25));

-- Location: LCCOMB_X83_Y22_N26
\U10|regB[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[14]~18_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & ((\U10|breg32_rtl_0_bypass\(25)))) # (!\U10|breg32~45_combout\ & (\U10|breg32_rtl_1|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32_rtl_1|auto_generated|ram_block1a14\,
	datad => \U10|breg32_rtl_0_bypass\(25),
	combout => \U10|regB[14]~18_combout\);

-- Location: LCCOMB_X83_Y22_N28
\U5|sr_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[9]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(9),
	combout => \U5|sr_out[9]~feeder_combout\);

-- Location: LCFF_X83_Y22_N29
\U5|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(9));

-- Location: LCCOMB_X83_Y22_N30
\U7|m_out[9]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[9]~27_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(9))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datab => \U5|sr_out\(9),
	datad => \U17|sr_out\(9),
	combout => \U7|m_out[9]~27_combout\);

-- Location: LCCOMB_X83_Y25_N16
\U10|regB[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[24]~8_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(35))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a24\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(35),
	datab => \U10|breg32~45_combout\,
	datac => \U10|breg32_rtl_1|auto_generated|ram_block1a24\,
	datad => \U10|Equal1~1_combout\,
	combout => \U10|regB[24]~8_combout\);

-- Location: LCCOMB_X83_Y23_N16
\U4|sr_out~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~22_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & (\U4|sr_out\(21))) # (!\U6|pstate.fetch_st~regout\ & ((\U3|altsyncram_component|auto_generated|q_a\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \iKEY~combout\(1),
	datac => \U4|sr_out\(21),
	datad => \U3|altsyncram_component|auto_generated|q_a\(21),
	combout => \U4|sr_out~22_combout\);

-- Location: LCFF_X83_Y23_N17
\U4|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(21));

-- Location: LCFF_X92_Y25_N21
\U1|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[23]~21_combout\,
	sdata => \U4|sr_out\(21),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(23));

-- Location: LCCOMB_X91_Y25_N28
\U13|m_out[23]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[23]~21_combout\ = (\U11|sr_out\(23) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(23))))) # (!\U11|sr_out\(23) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(23),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(23),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[23]~21_combout\);

-- Location: LCCOMB_X91_Y27_N8
\U16|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[23]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[23]~46_combout\,
	combout => \U16|Mux8~0_combout\);

-- Location: LCCOMB_X89_Y27_N30
\U16|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~41_combout\ = (!\U13|m_out[3]~9_combout\ & ((\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~25_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~40_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~25_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X90_Y27_N4
\U16|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~1_combout\ = (\U16|Mux10~18_combout\ & ((\U16|Mux10~6_combout\ & (\U16|a32~51_combout\)) # (!\U16|Mux10~6_combout\ & ((\U16|ShiftLeft0~41_combout\))))) # (!\U16|Mux10~18_combout\ & (((\U16|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~51_combout\,
	datab => \U16|Mux10~18_combout\,
	datac => \U16|ShiftLeft0~41_combout\,
	datad => \U16|Mux10~6_combout\,
	combout => \U16|Mux8~1_combout\);

-- Location: LCCOMB_X90_Y27_N2
\U16|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~2_combout\ = (\U16|Mux10~17_combout\ & (((\U16|Mux8~1_combout\)))) # (!\U16|Mux10~17_combout\ & ((\U16|Mux8~1_combout\ & ((\U16|ShiftLeft0~75_combout\))) # (!\U16|Mux8~1_combout\ & (\U16|ShiftLeft0~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux10~17_combout\,
	datab => \U16|ShiftLeft0~108_combout\,
	datac => \U16|Mux8~1_combout\,
	datad => \U16|ShiftLeft0~75_combout\,
	combout => \U16|Mux8~2_combout\);

-- Location: LCCOMB_X90_Y27_N24
\U16|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~3_combout\ = (!\U15|alu_ctr[1]~32_combout\ & \U16|Mux8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux8~2_combout\,
	combout => \U16|Mux8~3_combout\);

-- Location: LCCOMB_X88_Y27_N8
\U16|ShiftRight0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~127_combout\ = (\U16|ShiftLeft0~42_combout\ & ((\U14|m_out[31]~5_combout\) # ((!\U13|m_out[3]~9_combout\ & \U16|ShiftRight0~126_combout\)))) # (!\U16|ShiftLeft0~42_combout\ & (((!\U13|m_out[3]~9_combout\ & 
-- \U16|ShiftRight0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~42_combout\,
	datab => \U14|m_out[31]~5_combout\,
	datac => \U13|m_out[3]~9_combout\,
	datad => \U16|ShiftRight0~126_combout\,
	combout => \U16|ShiftRight0~127_combout\);

-- Location: LCCOMB_X90_Y27_N0
\U16|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~5_combout\ = (\U16|Mux8~4_combout\ & (((\U16|Add1~46_combout\)) # (!\U16|Mux10~7_combout\))) # (!\U16|Mux8~4_combout\ & (\U16|Mux10~7_combout\ & (\U16|ShiftRight0~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux8~4_combout\,
	datab => \U16|Mux10~7_combout\,
	datac => \U16|ShiftRight0~127_combout\,
	datad => \U16|Add1~46_combout\,
	combout => \U16|Mux8~5_combout\);

-- Location: LCCOMB_X90_Y27_N26
\U16|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~6_combout\ = (\U15|alu_ctr[2]~28_combout\ & (!\U15|alu_ctr[3]~22_combout\)) # (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[3]~22_combout\ & (\U16|Mux8~3_combout\)) # (!\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U16|Mux8~3_combout\,
	datad => \U16|Mux8~5_combout\,
	combout => \U16|Mux8~6_combout\);

-- Location: LCCOMB_X91_Y27_N2
\U16|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~7_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux8~6_combout\ & ((\U16|Mux8~0_combout\))) # (!\U16|Mux8~6_combout\ & (!\U16|a32~59_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~59_combout\,
	datab => \U16|Mux18~6_combout\,
	datac => \U16|Mux8~0_combout\,
	datad => \U16|Mux8~6_combout\,
	combout => \U16|Mux8~7_combout\);

-- Location: LCCOMB_X91_Y27_N10
\U16|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux8~8_combout\ = (\U16|Mux8~7_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux8~7_combout\,
	combout => \U16|Mux8~8_combout\);

-- Location: LCFF_X91_Y27_N11
\U17|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux8~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(23));

-- Location: LCCOMB_X83_Y23_N20
\U7|m_out[23]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[23]~11_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(23))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(23),
	datad => \U17|sr_out\(23),
	combout => \U7|m_out[23]~11_combout\);

-- Location: LCFF_X94_Y24_N19
\U10|breg32_rtl_1_bypass[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[23]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(34));

-- Location: LCCOMB_X83_Y24_N4
\U10|regB[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[23]~9_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(34))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a23\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32_rtl_1_bypass\(34),
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a23\,
	combout => \U10|regB[23]~9_combout\);

-- Location: LCCOMB_X83_Y25_N12
\U5|sr_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[22]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(22),
	combout => \U5|sr_out[22]~feeder_combout\);

-- Location: LCFF_X83_Y25_N13
\U5|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(22));

-- Location: LCFF_X89_Y28_N31
\U17|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux9~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(22));

-- Location: LCCOMB_X85_Y24_N22
\U7|m_out[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[22]~12_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(22))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datab => \U5|sr_out\(22),
	datad => \U17|sr_out\(22),
	combout => \U7|m_out[22]~12_combout\);

-- Location: LCCOMB_X86_Y24_N30
\U10|breg32_rtl_1_bypass[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_1_bypass[33]~feeder_combout\ = \U7|m_out[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[22]~12_combout\,
	combout => \U10|breg32_rtl_1_bypass[33]~feeder_combout\);

-- Location: LCFF_X86_Y24_N31
\U10|breg32_rtl_1_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_1_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(33));

-- Location: LCCOMB_X85_Y24_N0
\U10|regB[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[22]~10_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(33))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a22\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_1_bypass\(33),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a22\,
	combout => \U10|regB[22]~10_combout\);

-- Location: LCCOMB_X83_Y23_N8
\U4|sr_out~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~25_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & (\U4|sr_out\(24))) # (!\U6|pstate.fetch_st~regout\ & ((\U3|altsyncram_component|auto_generated|q_a\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \iKEY~combout\(1),
	datac => \U4|sr_out\(24),
	datad => \U3|altsyncram_component|auto_generated|q_a\(24),
	combout => \U4|sr_out~25_combout\);

-- Location: LCFF_X83_Y23_N9
\U4|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(24));

-- Location: LCCOMB_X83_Y23_N26
\U10|breg32~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32~39_combout\ = (\U10|breg32_rtl_1_bypass\(5) & (\U4|sr_out\(23) & (\U10|breg32_rtl_1_bypass\(7) $ (!\U4|sr_out\(24))))) # (!\U10|breg32_rtl_1_bypass\(5) & (!\U4|sr_out\(23) & (\U10|breg32_rtl_1_bypass\(7) $ (!\U4|sr_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(5),
	datab => \U10|breg32_rtl_1_bypass\(7),
	datac => \U4|sr_out\(24),
	datad => \U4|sr_out\(23),
	combout => \U10|breg32~39_combout\);

-- Location: LCFF_X83_Y24_N1
\U10|breg32_rtl_1_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U8|m_out[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(1));

-- Location: LCFF_X83_Y24_N31
\U10|breg32_rtl_1_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U8|m_out[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(3));

-- Location: LCCOMB_X83_Y25_N24
\U10|breg32~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32~38_combout\ = (\U4|sr_out\(21) & (\U10|breg32_rtl_1_bypass\(1) & (\U4|sr_out\(22) $ (!\U10|breg32_rtl_1_bypass\(3))))) # (!\U4|sr_out\(21) & (!\U10|breg32_rtl_1_bypass\(1) & (\U4|sr_out\(22) $ (!\U10|breg32_rtl_1_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(21),
	datab => \U4|sr_out\(22),
	datac => \U10|breg32_rtl_1_bypass\(1),
	datad => \U10|breg32_rtl_1_bypass\(3),
	combout => \U10|breg32~38_combout\);

-- Location: LCCOMB_X83_Y23_N24
\U10|breg32~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32~41_combout\ = (\U10|breg32~40_combout\ & (\U10|breg32~39_combout\ & \U10|breg32~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~40_combout\,
	datab => \U10|breg32~39_combout\,
	datad => \U10|breg32~38_combout\,
	combout => \U10|breg32~41_combout\);

-- Location: LCCOMB_X86_Y25_N0
\U10|regA[21]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[21]~13_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & ((\U10|breg32_rtl_1_bypass\(32)))) # (!\U10|breg32~41_combout\ & (\U10|breg32_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0|auto_generated|ram_block1a21\,
	datab => \U10|breg32_rtl_1_bypass\(32),
	datac => \U10|Equal0~1_combout\,
	datad => \U10|breg32~41_combout\,
	combout => \U10|regA[21]~13_combout\);

-- Location: LCFF_X86_Y25_N1
\U11|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[21]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(21));

-- Location: LCCOMB_X88_Y28_N2
\U1|sr_out[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[21]~19_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(21))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux10~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(21),
	datad => \U16|Mux10~16_combout\,
	combout => \U1|sr_out[21]~19_combout\);

-- Location: LCFF_X88_Y28_N3
\U1|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[21]~19_combout\,
	sdata => \U4|sr_out\(19),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(21));

-- Location: LCCOMB_X86_Y25_N6
\U13|m_out[21]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[21]~23_combout\ = (\U13|Equal1~0_combout\ & (\U11|sr_out\(21) & ((\U13|Equal0~3_combout\)))) # (!\U13|Equal1~0_combout\ & ((\U1|sr_out\(21)) # ((\U11|sr_out\(21) & \U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|Equal1~0_combout\,
	datab => \U11|sr_out\(21),
	datac => \U1|sr_out\(21),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[21]~23_combout\);

-- Location: LCCOMB_X89_Y23_N30
\U16|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~8_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[21]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[21]~42_combout\,
	combout => \U16|Mux10~8_combout\);

-- Location: LCCOMB_X87_Y28_N12
\U16|ShiftRight0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~114_combout\ = (\U16|ShiftRight0~136_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~46_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~16_combout\,
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~46_combout\,
	datad => \U16|ShiftRight0~136_combout\,
	combout => \U16|ShiftRight0~114_combout\);

-- Location: LCCOMB_X87_Y28_N26
\U16|ShiftRight0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~115_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~114_combout\) # ((\U16|ShiftRight0~20_combout\ & \U16|ShiftRight0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftRight0~20_combout\,
	datac => \U16|ShiftRight0~55_combout\,
	datad => \U16|ShiftRight0~114_combout\,
	combout => \U16|ShiftRight0~115_combout\);

-- Location: LCCOMB_X88_Y29_N20
\U16|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~48_combout\ = (!\U14|Equal2~0_combout\ & ((\U13|m_out[0]~7_combout\ & (\U12|sr_out\(30))) # (!\U13|m_out[0]~7_combout\ & ((\U12|sr_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(30),
	datac => \U13|m_out[0]~7_combout\,
	datad => \U12|sr_out\(29),
	combout => \U16|ShiftRight0~48_combout\);

-- Location: LCCOMB_X88_Y29_N2
\U16|ShiftRight0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~138_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U14|m_out[16]~4_combout\) # ((\U12|sr_out\(31) & !\U14|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(31),
	datab => \U14|m_out[16]~4_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U14|Equal2~0_combout\,
	combout => \U16|ShiftRight0~138_combout\);

-- Location: LCCOMB_X88_Y29_N30
\U16|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~49_combout\ = (\U13|m_out[1]~41_combout\ & (((\U16|ShiftRight0~138_combout\)))) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datac => \U16|ShiftRight0~48_combout\,
	datad => \U16|ShiftRight0~138_combout\,
	combout => \U16|ShiftRight0~49_combout\);

-- Location: LCCOMB_X88_Y26_N8
\U16|ShiftRight0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~116_combout\ = (\U13|m_out[3]~9_combout\ & (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~49_combout\)))) # (!\U13|m_out[3]~9_combout\ & (((\U16|ShiftRight0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~115_combout\,
	datad => \U16|ShiftRight0~49_combout\,
	combout => \U16|ShiftRight0~116_combout\);

-- Location: LCCOMB_X89_Y27_N18
\U16|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~13_combout\ = (\U16|Mux10~12_combout\ & (((\U16|Add1~42_combout\) # (!\U16|Mux10~7_combout\)))) # (!\U16|Mux10~12_combout\ & (\U16|ShiftRight0~116_combout\ & ((\U16|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux10~12_combout\,
	datab => \U16|ShiftRight0~116_combout\,
	datac => \U16|Add1~42_combout\,
	datad => \U16|Mux10~7_combout\,
	combout => \U16|Mux10~13_combout\);

-- Location: LCCOMB_X89_Y27_N26
\U16|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~65_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~48_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~64_combout\,
	datac => \U16|ShiftLeft0~48_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X90_Y24_N4
\U16|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~32_combout\ = (\U13|m_out[1]~41_combout\ & ((\U14|m_out[3]~49_combout\))) # (!\U13|m_out[1]~41_combout\ & (\U14|m_out[5]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[5]~45_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[3]~49_combout\,
	combout => \U16|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X90_Y24_N10
\U16|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~31_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & ((\U14|m_out[2]~52_combout\))) # (!\U13|m_out[1]~41_combout\ & (\U14|m_out[4]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U14|m_out[4]~47_combout\,
	datac => \U14|m_out[2]~52_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X90_Y24_N6
\U16|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~33_combout\ = (\U16|ShiftLeft0~31_combout\) # ((!\U13|m_out[0]~7_combout\ & \U16|ShiftLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftLeft0~32_combout\,
	datad => \U16|ShiftLeft0~31_combout\,
	combout => \U16|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X90_Y24_N8
\U16|ShiftLeft0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~134_combout\ = (\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~21_combout\ & (!\U13|m_out[1]~41_combout\))) # (!\U13|m_out[2]~11_combout\ & (((\U16|ShiftLeft0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U16|ShiftLeft0~21_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U16|ShiftLeft0~33_combout\,
	combout => \U16|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X90_Y24_N16
\U16|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~34_combout\ = (\U16|ShiftLeft0~134_combout\ & !\U13|m_out[3]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U16|ShiftLeft0~134_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X90_Y27_N6
\U16|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~9_combout\ = (\U16|Mux10~18_combout\ & ((\U16|Mux10~6_combout\ & (\U16|a32~49_combout\)) # (!\U16|Mux10~6_combout\ & ((\U16|ShiftLeft0~34_combout\))))) # (!\U16|Mux10~18_combout\ & (((\U16|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~49_combout\,
	datab => \U16|ShiftLeft0~34_combout\,
	datac => \U16|Mux10~18_combout\,
	datad => \U16|Mux10~6_combout\,
	combout => \U16|Mux10~9_combout\);

-- Location: LCCOMB_X89_Y27_N28
\U16|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~10_combout\ = (\U16|Mux10~17_combout\ & (((\U16|Mux10~9_combout\)))) # (!\U16|Mux10~17_combout\ & ((\U16|Mux10~9_combout\ & ((\U16|ShiftLeft0~65_combout\))) # (!\U16|Mux10~9_combout\ & (\U16|ShiftLeft0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~100_combout\,
	datab => \U16|ShiftLeft0~65_combout\,
	datac => \U16|Mux10~17_combout\,
	datad => \U16|Mux10~9_combout\,
	combout => \U16|Mux10~10_combout\);

-- Location: LCCOMB_X89_Y27_N22
\U16|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~11_combout\ = (!\U15|alu_ctr[1]~32_combout\ & \U16|Mux10~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux10~10_combout\,
	combout => \U16|Mux10~11_combout\);

-- Location: LCCOMB_X89_Y27_N12
\U16|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~14_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U15|alu_ctr[3]~22_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux10~11_combout\))) # (!\U15|alu_ctr[3]~22_combout\ & (\U16|Mux10~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|Mux10~13_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U16|Mux10~11_combout\,
	combout => \U16|Mux10~14_combout\);

-- Location: LCCOMB_X89_Y27_N14
\U16|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~15_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux10~14_combout\ & ((\U16|Mux10~8_combout\))) # (!\U16|Mux10~14_combout\ & (!\U16|a32~57_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~57_combout\,
	datab => \U16|Mux18~6_combout\,
	datac => \U16|Mux10~8_combout\,
	datad => \U16|Mux10~14_combout\,
	combout => \U16|Mux10~15_combout\);

-- Location: LCCOMB_X89_Y27_N0
\U16|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux10~16_combout\ = (\U16|Mux10~15_combout\ & ((!\U15|alu_ctr[0]~21_combout\) # (!\U15|alu_ctr[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Mux10~15_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux10~16_combout\);

-- Location: LCFF_X89_Y27_N1
\U17|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux10~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(21));

-- Location: LCCOMB_X83_Y23_N30
\U7|m_out[21]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[21]~13_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(21))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(21),
	datac => \U6|pstate.ldreg_st~regout\,
	datad => \U17|sr_out\(21),
	combout => \U7|m_out[21]~13_combout\);

-- Location: LCFF_X94_Y24_N13
\U10|breg32_rtl_1_bypass[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U7|m_out[21]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(32));

-- Location: LCCOMB_X85_Y25_N8
\U10|regB[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[21]~11_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(32))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a21\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_1_bypass\(32),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a21\,
	combout => \U10|regB[21]~11_combout\);

-- Location: LCCOMB_X83_Y23_N18
\U4|sr_out~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~24_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & (\U4|sr_out\(23))) # (!\U6|pstate.fetch_st~regout\ & ((\U3|altsyncram_component|auto_generated|q_a\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \iKEY~combout\(1),
	datac => \U4|sr_out\(23),
	datad => \U3|altsyncram_component|auto_generated|q_a\(23),
	combout => \U4|sr_out~24_combout\);

-- Location: LCFF_X83_Y23_N19
\U4|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(23));

-- Location: LCCOMB_X92_Y25_N10
\U10|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|Equal0~0_combout\ = (!\U4|sr_out\(24) & (!\U4|sr_out\(23) & (!\U4|sr_out\(22) & !\U4|sr_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(24),
	datab => \U4|sr_out\(23),
	datac => \U4|sr_out\(22),
	datad => \U4|sr_out\(21),
	combout => \U10|Equal0~0_combout\);

-- Location: LCCOMB_X93_Y25_N4
\U10|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|Equal0~1_combout\ = (!\U4|sr_out\(25) & \U10|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(25),
	datad => \U10|Equal0~0_combout\,
	combout => \U10|Equal0~1_combout\);

-- Location: LCCOMB_X86_Y25_N4
\U10|regA[13]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regA[13]~23_combout\ = (!\U10|Equal0~1_combout\ & ((\U10|breg32~41_combout\ & (\U10|breg32_rtl_0_bypass\(24))) # (!\U10|breg32~41_combout\ & ((\U10|breg32_rtl_0|auto_generated|ram_block1a13\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~41_combout\,
	datab => \U10|breg32_rtl_0_bypass\(24),
	datac => \U10|Equal0~1_combout\,
	datad => \U10|breg32_rtl_0|auto_generated|ram_block1a13\,
	combout => \U10|regA[13]~23_combout\);

-- Location: LCFF_X86_Y25_N5
\U11|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|regA[13]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U11|sr_out\(13));

-- Location: LCCOMB_X86_Y25_N10
\U13|m_out[13]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[13]~33_combout\ = (\U1|sr_out\(13) & (((\U11|sr_out\(13) & \U13|Equal0~3_combout\)) # (!\U13|Equal1~0_combout\))) # (!\U1|sr_out\(13) & (\U11|sr_out\(13) & ((\U13|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(13),
	datab => \U11|sr_out\(13),
	datac => \U13|Equal1~0_combout\,
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[13]~33_combout\);

-- Location: LCCOMB_X90_Y24_N0
\U16|a32~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~38_combout\ = (\U13|m_out[13]~33_combout\) # (\U14|m_out[13]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U13|m_out[13]~33_combout\,
	datad => \U14|m_out[13]~29_combout\,
	combout => \U16|a32~38_combout\);

-- Location: LCCOMB_X91_Y22_N24
\U16|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~12_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[13]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[13]~26_combout\,
	combout => \U16|Mux18~12_combout\);

-- Location: LCCOMB_X86_Y25_N16
\U16|a32~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~39_combout\ = \U14|m_out[13]~29_combout\ $ (\U13|m_out[13]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[13]~29_combout\,
	datad => \U13|m_out[13]~33_combout\,
	combout => \U16|a32~39_combout\);

-- Location: LCCOMB_X90_Y24_N14
\U16|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~66_combout\ = (\U13|m_out[3]~9_combout\ & (\U16|ShiftLeft0~134_combout\)) # (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~134_combout\,
	datad => \U16|ShiftLeft0~65_combout\,
	combout => \U16|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X90_Y24_N2
\U16|ShiftRight0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~140_combout\ = (!\U13|m_out[2]~11_combout\ & (!\U13|m_out[3]~9_combout\ & \U16|ShiftRight0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U13|m_out[3]~9_combout\,
	datad => \U16|ShiftRight0~49_combout\,
	combout => \U16|ShiftRight0~140_combout\);

-- Location: LCCOMB_X90_Y24_N24
\U16|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~13_combout\ = (\U16|Mux18~21_combout\ & ((\U16|Mux18~7_combout\ & (\U16|ShiftRight0~140_combout\)) # (!\U16|Mux18~7_combout\ & ((\U16|Add1~26_combout\))))) # (!\U16|Mux18~21_combout\ & (((!\U16|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~21_combout\,
	datab => \U16|ShiftRight0~140_combout\,
	datac => \U16|Mux18~7_combout\,
	datad => \U16|Add1~26_combout\,
	combout => \U16|Mux18~13_combout\);

-- Location: LCCOMB_X87_Y26_N2
\U16|ShiftRight0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~112_combout\ = (\U16|ShiftRight0~136_combout\ & ((\U16|ShiftRight0~51_combout\) # ((\U13|m_out[0]~7_combout\ & \U16|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|ShiftRight0~52_combout\,
	datac => \U16|ShiftRight0~136_combout\,
	datad => \U16|ShiftRight0~51_combout\,
	combout => \U16|ShiftRight0~112_combout\);

-- Location: LCCOMB_X87_Y26_N0
\U16|ShiftRight0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~113_combout\ = (\U16|ShiftRight0~112_combout\) # ((\U13|m_out[2]~11_combout\ & (\U14|m_out[16]~4_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftRight0~59_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|ShiftRight0~112_combout\,
	combout => \U16|ShiftRight0~113_combout\);

-- Location: LCCOMB_X90_Y24_N18
\U16|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~14_combout\ = (\U16|Mux18~20_combout\ & (((\U16|Mux18~13_combout\)))) # (!\U16|Mux18~20_combout\ & ((\U16|Mux18~13_combout\ & ((\U16|ShiftRight0~113_combout\))) # (!\U16|Mux18~13_combout\ & (\U16|ShiftRight0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~20_combout\,
	datab => \U16|ShiftRight0~115_combout\,
	datac => \U16|Mux18~13_combout\,
	datad => \U16|ShiftRight0~113_combout\,
	combout => \U16|Mux18~14_combout\);

-- Location: LCCOMB_X90_Y24_N12
\U16|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~15_combout\ = (\U16|Mux18~8_combout\ & ((\U16|Mux18~9_combout\ & (\U16|ShiftLeft0~66_combout\)) # (!\U16|Mux18~9_combout\ & ((\U16|Mux18~14_combout\))))) # (!\U16|Mux18~8_combout\ & (((!\U16|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~8_combout\,
	datab => \U16|ShiftLeft0~66_combout\,
	datac => \U16|Mux18~9_combout\,
	datad => \U16|Mux18~14_combout\,
	combout => \U16|Mux18~15_combout\);

-- Location: LCCOMB_X90_Y24_N30
\U16|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~16_combout\ = (\U16|Mux18~10_combout\ & (((\U16|Mux18~15_combout\)))) # (!\U16|Mux18~10_combout\ & ((\U14|m_out[13]~29_combout\ & ((\U13|m_out[13]~33_combout\) # (!\U16|Mux18~15_combout\))) # (!\U14|m_out[13]~29_combout\ & 
-- (\U13|m_out[13]~33_combout\ & !\U16|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~10_combout\,
	datab => \U14|m_out[13]~29_combout\,
	datac => \U13|m_out[13]~33_combout\,
	datad => \U16|Mux18~15_combout\,
	combout => \U16|Mux18~16_combout\);

-- Location: LCCOMB_X90_Y24_N28
\U16|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~17_combout\ = (\U16|Mux18~11_combout\ & (!\U15|alu_ctr[2]~28_combout\ & (\U16|a32~39_combout\))) # (!\U16|Mux18~11_combout\ & ((\U15|alu_ctr[2]~28_combout\) # ((\U16|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~11_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|a32~39_combout\,
	datad => \U16|Mux18~16_combout\,
	combout => \U16|Mux18~17_combout\);

-- Location: LCCOMB_X90_Y24_N26
\U16|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~18_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux18~17_combout\ & ((\U16|Mux18~12_combout\))) # (!\U16|Mux18~17_combout\ & (!\U16|a32~38_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~6_combout\,
	datab => \U16|a32~38_combout\,
	datac => \U16|Mux18~12_combout\,
	datad => \U16|Mux18~17_combout\,
	combout => \U16|Mux18~18_combout\);

-- Location: LCCOMB_X90_Y24_N20
\U16|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux18~19_combout\ = (\U16|Mux18~18_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux18~18_combout\,
	combout => \U16|Mux18~19_combout\);

-- Location: LCFF_X90_Y24_N21
\U17|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux18~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(13));

-- Location: LCCOMB_X86_Y25_N28
\U7|m_out[13]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[13]~23_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(13))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(13),
	datac => \U17|sr_out\(13),
	datad => \U6|pstate.ldreg_st~regout\,
	combout => \U7|m_out[13]~23_combout\);

-- Location: LCFF_X86_Y25_N29
\U10|breg32_rtl_0_bypass[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U7|m_out[13]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(24));

-- Location: LCCOMB_X85_Y24_N24
\U10|regB[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[13]~19_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(24))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a13\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(24),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a13\,
	combout => \U10|regB[13]~19_combout\);

-- Location: LCCOMB_X88_Y22_N0
\U4|sr_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~5_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iKEY~combout\(1),
	datac => \U3|altsyncram_component|auto_generated|q_a\(4),
	combout => \U4|sr_out~5_combout\);

-- Location: LCFF_X88_Y22_N1
\U4|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~5_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(4));

-- Location: LCCOMB_X89_Y25_N28
\U15|alu_ctr~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr~5_combout\ = (!\U4|sr_out\(3) & (!\U4|sr_out\(4) & (\U4|sr_out\(5) & \U4|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(3),
	datab => \U4|sr_out\(4),
	datac => \U4|sr_out\(5),
	datad => \U4|sr_out\(2),
	combout => \U15|alu_ctr~5_combout\);

-- Location: LCCOMB_X89_Y25_N22
\U15|alu_ctr~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr~6_combout\ = (\U6|Selector1~1_combout\ & (\U15|alu_ctr~5_combout\ & (!\U6|Selector2~2_combout\ & !\U6|op_alu[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Selector1~1_combout\,
	datab => \U15|alu_ctr~5_combout\,
	datac => \U6|Selector2~2_combout\,
	datad => \U6|op_alu[2]~0_combout\,
	combout => \U15|alu_ctr~6_combout\);

-- Location: LCCOMB_X90_Y25_N2
\U15|alu_ctr~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr~33_combout\ = (\U4|sr_out\(1) & (!\U4|sr_out\(0) & \U15|alu_ctr~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(1),
	datac => \U4|sr_out\(0),
	datad => \U15|alu_ctr~6_combout\,
	combout => \U15|alu_ctr~33_combout\);

-- Location: LCCOMB_X89_Y25_N10
\U15|alu_ctr[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[0]~10_combout\ = (!\U15|alu_ctr~9_combout\ & (((!\U4|sr_out\(1)) # (!\U4|sr_out\(0))) # (!\U15|alu_ctr~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr~9_combout\,
	datab => \U15|alu_ctr~6_combout\,
	datac => \U4|sr_out\(0),
	datad => \U4|sr_out\(1),
	combout => \U15|alu_ctr[0]~10_combout\);

-- Location: LCCOMB_X90_Y25_N10
\U15|alu_ctr[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[0]~21_combout\ = (\U15|alu_ctr~33_combout\) # (((\U15|alu_ctr[0]~13_combout\ & \U15|alu_ctr[0]~10_combout\)) # (!\U15|alu_ctr[3]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~13_combout\,
	datab => \U15|alu_ctr~33_combout\,
	datac => \U15|alu_ctr[3]~20_combout\,
	datad => \U15|alu_ctr[0]~10_combout\,
	combout => \U15|alu_ctr[0]~21_combout\);

-- Location: LCCOMB_X92_Y22_N22
\U16|a32~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~36_combout\ = (\U14|m_out[12]~31_combout\) # (\U13|m_out[12]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[12]~31_combout\,
	datad => \U13|m_out[12]~34_combout\,
	combout => \U16|a32~36_combout\);

-- Location: LCCOMB_X91_Y22_N10
\U16|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux19~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[12]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[12]~24_combout\,
	combout => \U16|Mux19~0_combout\);

-- Location: LCCOMB_X91_Y26_N4
\U16|a32~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~37_combout\ = \U14|m_out[12]~31_combout\ $ (\U13|m_out[12]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[12]~31_combout\,
	datac => \U13|m_out[12]~34_combout\,
	combout => \U16|a32~37_combout\);

-- Location: LCCOMB_X86_Y26_N20
\U16|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~32_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~30_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~30_combout\,
	datad => \U16|ShiftRight0~31_combout\,
	combout => \U16|ShiftRight0~32_combout\);

-- Location: LCCOMB_X91_Y26_N22
\U16|ShiftRight0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~106_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~24_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftRight0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~32_combout\,
	datad => \U16|ShiftRight0~24_combout\,
	combout => \U16|ShiftRight0~106_combout\);

-- Location: LCCOMB_X91_Y26_N26
\U16|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux19~1_combout\ = (\U16|Mux18~21_combout\ & ((\U16|Mux18~7_combout\ & (\U16|ShiftRight0~139_combout\)) # (!\U16|Mux18~7_combout\ & ((\U16|Add1~24_combout\))))) # (!\U16|Mux18~21_combout\ & (((!\U16|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~21_combout\,
	datab => \U16|ShiftRight0~139_combout\,
	datac => \U16|Mux18~7_combout\,
	datad => \U16|Add1~24_combout\,
	combout => \U16|Mux19~1_combout\);

-- Location: LCCOMB_X91_Y26_N12
\U16|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux19~2_combout\ = (\U16|Mux18~20_combout\ & (((\U16|Mux19~1_combout\)))) # (!\U16|Mux18~20_combout\ & ((\U16|Mux19~1_combout\ & ((\U16|ShiftRight0~106_combout\))) # (!\U16|Mux19~1_combout\ & (\U16|ShiftRight0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~110_combout\,
	datab => \U16|ShiftRight0~106_combout\,
	datac => \U16|Mux18~20_combout\,
	datad => \U16|Mux19~1_combout\,
	combout => \U16|Mux19~2_combout\);

-- Location: LCCOMB_X91_Y26_N18
\U16|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux19~3_combout\ = (\U16|Mux18~8_combout\ & ((\U16|Mux18~9_combout\ & (\U16|ShiftLeft0~62_combout\)) # (!\U16|Mux18~9_combout\ & ((\U16|Mux19~2_combout\))))) # (!\U16|Mux18~8_combout\ & (((!\U16|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~62_combout\,
	datab => \U16|Mux18~8_combout\,
	datac => \U16|Mux18~9_combout\,
	datad => \U16|Mux19~2_combout\,
	combout => \U16|Mux19~3_combout\);

-- Location: LCCOMB_X91_Y26_N28
\U16|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux19~4_combout\ = (\U16|Mux18~10_combout\ & (((\U16|Mux19~3_combout\)))) # (!\U16|Mux18~10_combout\ & ((\U14|m_out[12]~31_combout\ & ((\U13|m_out[12]~34_combout\) # (!\U16|Mux19~3_combout\))) # (!\U14|m_out[12]~31_combout\ & 
-- (\U13|m_out[12]~34_combout\ & !\U16|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~10_combout\,
	datab => \U14|m_out[12]~31_combout\,
	datac => \U13|m_out[12]~34_combout\,
	datad => \U16|Mux19~3_combout\,
	combout => \U16|Mux19~4_combout\);

-- Location: LCCOMB_X91_Y26_N10
\U16|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux19~5_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U16|Mux18~11_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux18~11_combout\ & (\U16|a32~37_combout\)) # (!\U16|Mux18~11_combout\ & ((\U16|Mux19~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|a32~37_combout\,
	datac => \U16|Mux18~11_combout\,
	datad => \U16|Mux19~4_combout\,
	combout => \U16|Mux19~5_combout\);

-- Location: LCCOMB_X91_Y26_N0
\U16|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux19~6_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux19~5_combout\ & ((\U16|Mux19~0_combout\))) # (!\U16|Mux19~5_combout\ & (!\U16|a32~36_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~6_combout\,
	datab => \U16|a32~36_combout\,
	datac => \U16|Mux19~0_combout\,
	datad => \U16|Mux19~5_combout\,
	combout => \U16|Mux19~6_combout\);

-- Location: LCCOMB_X91_Y26_N8
\U16|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux19~7_combout\ = (\U16|Mux19~6_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux19~6_combout\,
	combout => \U16|Mux19~7_combout\);

-- Location: LCFF_X91_Y26_N9
\U17|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux19~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(12));

-- Location: LCCOMB_X85_Y23_N2
\U7|m_out[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[12]~24_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(12))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datab => \U5|sr_out\(12),
	datad => \U17|sr_out\(12),
	combout => \U7|m_out[12]~24_combout\);

-- Location: LCCOMB_X94_Y24_N24
\U10|breg32_rtl_0_bypass[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[23]~feeder_combout\ = \U7|m_out[12]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[12]~24_combout\,
	combout => \U10|breg32_rtl_0_bypass[23]~feeder_combout\);

-- Location: LCFF_X94_Y24_N25
\U10|breg32_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(23));

-- Location: LCCOMB_X83_Y24_N26
\U10|regB[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[12]~20_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(23))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(23),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a12\,
	combout => \U10|regB[12]~20_combout\);

-- Location: LCCOMB_X88_Y23_N12
\U4|sr_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~3_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(2),
	combout => \U4|sr_out~3_combout\);

-- Location: LCFF_X88_Y23_N13
\U4|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~3_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(2));

-- Location: LCFF_X87_Y23_N31
\U12|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U10|regB[4]~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U12|sr_out\(4));

-- Location: LCCOMB_X87_Y23_N30
\U14|m_out[4]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[4]~46_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (\U4|sr_out\(4))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U6|pstate.decode_st~regout\ & (\U4|sr_out\(4))) # (!\U6|pstate.decode_st~regout\ & ((\U12|sr_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(4),
	datab => \U6|pstate.c_mem_add_st~regout\,
	datac => \U12|sr_out\(4),
	datad => \U6|pstate.decode_st~regout\,
	combout => \U14|m_out[4]~46_combout\);

-- Location: LCCOMB_X88_Y23_N0
\U14|m_out[4]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[4]~47_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[4]~46_combout\)))) # (!\U14|m_out[1]~21_combout\ & (!\U14|m_out[2]~22_combout\ & (\U4|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[2]~22_combout\,
	datab => \U4|sr_out\(2),
	datac => \U14|m_out[4]~46_combout\,
	datad => \U14|m_out[1]~21_combout\,
	combout => \U14|m_out[4]~47_combout\);

-- Location: LCCOMB_X92_Y27_N0
\U16|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~1_combout\ = (!\U14|m_out[4]~47_combout\ & !\U13|m_out[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[4]~47_combout\,
	datad => \U13|m_out[4]~13_combout\,
	combout => \U16|Mux27~1_combout\);

-- Location: LCCOMB_X91_Y27_N28
\U16|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~3_combout\ = (\U15|alu_ctr[3]~22_combout\ & (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[0]~21_combout\) # (\U16|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|ShiftLeft0~19_combout\,
	combout => \U16|Mux24~3_combout\);

-- Location: LCCOMB_X92_Y28_N16
\U16|a32~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~24_combout\ = \U13|m_out[4]~13_combout\ $ (\U14|m_out[4]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[4]~13_combout\,
	datad => \U14|m_out[4]~47_combout\,
	combout => \U16|a32~24_combout\);

-- Location: LCCOMB_X92_Y27_N26
\U16|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~4_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[4]~13_combout\ & ((\U14|m_out[4]~47_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U13|m_out[4]~13_combout\ & 
-- (\U14|m_out[4]~47_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[4]~13_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U14|m_out[4]~47_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux27~4_combout\);

-- Location: LCCOMB_X88_Y23_N16
\U16|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~40_combout\ = (\U13|m_out[1]~41_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U14|m_out[7]~41_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[6]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[6]~43_combout\,
	datab => \U13|m_out[0]~7_combout\,
	datac => \U14|m_out[7]~41_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~40_combout\);

-- Location: LCCOMB_X88_Y23_N2
\U16|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~41_combout\ = (\U13|m_out[0]~7_combout\ & (\U14|m_out[5]~45_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U14|m_out[4]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[5]~45_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U14|m_out[4]~47_combout\,
	combout => \U16|ShiftRight0~41_combout\);

-- Location: LCCOMB_X88_Y23_N24
\U16|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~42_combout\ = (\U16|ShiftRight0~40_combout\) # ((!\U13|m_out[1]~41_combout\ & \U16|ShiftRight0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datac => \U16|ShiftRight0~40_combout\,
	datad => \U16|ShiftRight0~41_combout\,
	combout => \U16|ShiftRight0~42_combout\);

-- Location: LCCOMB_X92_Y27_N14
\U16|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~2_combout\ = (\U16|Mux24~4_combout\ & (((\U16|Mux24~5_combout\)))) # (!\U16|Mux24~4_combout\ & ((\U16|Mux24~5_combout\ & (\U16|ShiftRight0~35_combout\)) # (!\U16|Mux24~5_combout\ & ((\U16|ShiftRight0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~35_combout\,
	datab => \U16|ShiftRight0~42_combout\,
	datac => \U16|Mux24~4_combout\,
	datad => \U16|Mux24~5_combout\,
	combout => \U16|Mux27~2_combout\);

-- Location: LCCOMB_X91_Y26_N14
\U16|ShiftRight0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~108_combout\ = (\U13|m_out[3]~9_combout\ & (!\U13|m_out[2]~11_combout\ & ((\U14|m_out[16]~4_combout\) # (\U16|ShiftRight0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftRight0~107_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftRight0~108_combout\);

-- Location: LCCOMB_X87_Y27_N8
\U16|ShiftRight0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~109_combout\ = (\U16|ShiftRight0~20_combout\ & ((\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~25_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|ShiftRight0~20_combout\,
	datac => \U16|ShiftRight0~25_combout\,
	datad => \U16|ShiftRight0~26_combout\,
	combout => \U16|ShiftRight0~109_combout\);

-- Location: LCCOMB_X91_Y26_N16
\U16|ShiftRight0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~110_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~109_combout\) # ((\U16|ShiftRight0~136_combout\ & \U16|ShiftRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftRight0~136_combout\,
	datac => \U16|ShiftRight0~18_combout\,
	datad => \U16|ShiftRight0~109_combout\,
	combout => \U16|ShiftRight0~110_combout\);

-- Location: LCCOMB_X91_Y26_N6
\U16|ShiftRight0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~111_combout\ = (\U16|ShiftRight0~108_combout\) # ((!\U13|m_out[3]~9_combout\ & \U16|ShiftRight0~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftRight0~108_combout\,
	datad => \U16|ShiftRight0~110_combout\,
	combout => \U16|ShiftRight0~111_combout\);

-- Location: LCCOMB_X92_Y27_N4
\U16|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~3_combout\ = (\U16|Mux24~4_combout\ & ((\U16|Mux27~2_combout\ & ((\U16|ShiftRight0~111_combout\))) # (!\U16|Mux27~2_combout\ & (\U16|ShiftRight0~106_combout\)))) # (!\U16|Mux24~4_combout\ & (((\U16|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~106_combout\,
	datab => \U16|Mux24~4_combout\,
	datac => \U16|Mux27~2_combout\,
	datad => \U16|ShiftRight0~111_combout\,
	combout => \U16|Mux27~3_combout\);

-- Location: LCCOMB_X92_Y27_N22
\U16|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~19_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U16|ShiftLeft0~18_combout\ & !\U16|ShiftLeft0~15_combout\)) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U16|ShiftLeft0~18_combout\,
	datac => \U16|ShiftLeft0~15_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux24~19_combout\);

-- Location: LCCOMB_X92_Y27_N20
\U16|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~5_combout\ = (\U16|Mux27~4_combout\ & ((\U16|Add1~8_combout\) # ((!\U16|Mux24~19_combout\)))) # (!\U16|Mux27~4_combout\ & (((\U16|Mux27~3_combout\ & \U16|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Add1~8_combout\,
	datab => \U16|Mux27~4_combout\,
	datac => \U16|Mux27~3_combout\,
	datad => \U16|Mux24~19_combout\,
	combout => \U16|Mux27~5_combout\);

-- Location: LCCOMB_X92_Y27_N10
\U16|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~7_combout\ = (\U16|Mux24~6_combout\ & (((\U16|Mux24~7_combout\)))) # (!\U16|Mux24~6_combout\ & ((\U16|Mux24~7_combout\ & (\U16|Mux27~6_combout\)) # (!\U16|Mux24~7_combout\ & ((\U16|Mux27~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux27~6_combout\,
	datab => \U16|Mux24~6_combout\,
	datac => \U16|Mux27~5_combout\,
	datad => \U16|Mux24~7_combout\,
	combout => \U16|Mux27~7_combout\);

-- Location: LCCOMB_X92_Y27_N12
\U16|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~8_combout\ = (\U16|Mux24~3_combout\ & ((\U16|Mux27~7_combout\ & ((\U16|a32~24_combout\))) # (!\U16|Mux27~7_combout\ & (\U16|ShiftLeft0~30_combout\)))) # (!\U16|Mux24~3_combout\ & (((\U16|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~30_combout\,
	datab => \U16|Mux24~3_combout\,
	datac => \U16|a32~24_combout\,
	datad => \U16|Mux27~7_combout\,
	combout => \U16|Mux27~8_combout\);

-- Location: LCCOMB_X92_Y27_N24
\U16|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~9_combout\ = (\U16|Mux27~0_combout\ & ((\U16|Mux24~8_combout\ & (\U16|Mux27~1_combout\)) # (!\U16|Mux24~8_combout\ & ((\U16|Mux27~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux27~0_combout\,
	datab => \U16|Mux27~1_combout\,
	datac => \U16|Mux24~8_combout\,
	datad => \U16|Mux27~8_combout\,
	combout => \U16|Mux27~9_combout\);

-- Location: LCFF_X92_Y27_N25
\U17|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux27~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(4));

-- Location: LCCOMB_X87_Y22_N6
\U7|m_out[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[4]~3_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(4))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(4),
	datab => \U17|sr_out\(4),
	datac => \U6|pstate.ldreg_st~regout\,
	combout => \U7|m_out[4]~3_combout\);

-- Location: LCCOMB_X85_Y22_N20
\U10|regB[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[11]~21_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(22))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a11\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(22),
	datab => \U10|breg32~45_combout\,
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a11\,
	combout => \U10|regB[11]~21_combout\);

-- Location: LCCOMB_X87_Y22_N8
\U4|sr_out~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~11_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iKEY~combout\(1),
	datac => \U3|altsyncram_component|auto_generated|q_a\(10),
	combout => \U4|sr_out~11_combout\);

-- Location: LCFF_X87_Y22_N9
\U4|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~11_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(10));

-- Location: LCCOMB_X87_Y23_N22
\U14|m_out[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[10]~34_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (((\U4|sr_out\(10))))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U6|pstate.decode_st~regout\ & ((\U4|sr_out\(10)))) # (!\U6|pstate.decode_st~regout\ & (\U12|sr_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|pstate.decode_st~regout\,
	datac => \U12|sr_out\(10),
	datad => \U4|sr_out\(10),
	combout => \U14|m_out[10]~34_combout\);

-- Location: LCCOMB_X87_Y23_N4
\U14|m_out[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[10]~35_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[10]~34_combout\)))) # (!\U14|m_out[1]~21_combout\ & (!\U14|m_out[2]~22_combout\ & ((\U4|sr_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~21_combout\,
	datab => \U14|m_out[2]~22_combout\,
	datac => \U14|m_out[10]~34_combout\,
	datad => \U4|sr_out\(8),
	combout => \U14|m_out[10]~35_combout\);

-- Location: LCCOMB_X91_Y22_N28
\U16|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux21~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[10]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[10]~20_combout\,
	combout => \U16|Mux21~0_combout\);

-- Location: LCCOMB_X86_Y26_N12
\U16|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~60_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[12]~31_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[10]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[12]~31_combout\,
	datac => \U14|m_out[10]~35_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~60_combout\);

-- Location: LCCOMB_X86_Y26_N30
\U16|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~77_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~76_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~76_combout\,
	datad => \U16|ShiftRight0~60_combout\,
	combout => \U16|ShiftRight0~77_combout\);

-- Location: LCCOMB_X89_Y26_N28
\U16|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~78_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~75_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftRight0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~77_combout\,
	datad => \U16|ShiftRight0~75_combout\,
	combout => \U16|ShiftRight0~78_combout\);

-- Location: LCCOMB_X86_Y28_N16
\U16|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~79_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(29))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(29),
	datab => \U13|m_out[0]~7_combout\,
	datac => \U12|sr_out\(27),
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~79_combout\);

-- Location: LCCOMB_X90_Y26_N8
\U16|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~81_combout\ = (\U16|ShiftRight0~137_combout\) # ((\U16|ShiftRight0~20_combout\ & ((\U16|ShiftRight0~80_combout\) # (\U16|ShiftRight0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~20_combout\,
	datab => \U16|ShiftRight0~137_combout\,
	datac => \U16|ShiftRight0~80_combout\,
	datad => \U16|ShiftRight0~79_combout\,
	combout => \U16|ShiftRight0~81_combout\);

-- Location: LCCOMB_X90_Y26_N2
\U16|ShiftRight0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~133_combout\ = (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~81_combout\) # ((\U16|ShiftRight0~84_combout\ & \U16|ShiftRight0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~84_combout\,
	datab => \U16|ShiftRight0~81_combout\,
	datac => \U13|m_out[3]~9_combout\,
	datad => \U16|ShiftRight0~82_combout\,
	combout => \U16|ShiftRight0~133_combout\);

-- Location: LCCOMB_X90_Y26_N28
\U16|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux21~1_combout\ = (\U16|Mux18~7_combout\ & (((\U16|ShiftRight0~133_combout\ & \U16|Mux18~21_combout\)))) # (!\U16|Mux18~7_combout\ & ((\U16|Add1~20_combout\) # ((!\U16|Mux18~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Add1~20_combout\,
	datab => \U16|ShiftRight0~133_combout\,
	datac => \U16|Mux18~7_combout\,
	datad => \U16|Mux18~21_combout\,
	combout => \U16|Mux21~1_combout\);

-- Location: LCCOMB_X90_Y26_N14
\U16|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux21~2_combout\ = (\U16|Mux18~20_combout\ & (((\U16|Mux21~1_combout\)))) # (!\U16|Mux18~20_combout\ & ((\U16|Mux21~1_combout\ & ((\U16|ShiftRight0~78_combout\))) # (!\U16|Mux21~1_combout\ & (\U16|ShiftRight0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~90_combout\,
	datab => \U16|ShiftRight0~78_combout\,
	datac => \U16|Mux18~20_combout\,
	datad => \U16|Mux21~1_combout\,
	combout => \U16|Mux21~2_combout\);

-- Location: LCCOMB_X91_Y28_N6
\U16|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~22_combout\ = (!\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U14|m_out[0]~3_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[2]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[0]~3_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U14|m_out[2]~52_combout\,
	combout => \U16|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X91_Y28_N24
\U16|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~23_combout\ = (\U16|ShiftLeft0~22_combout\) # ((\U13|m_out[0]~7_combout\ & (!\U13|m_out[1]~41_combout\ & \U14|m_out[1]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U13|m_out[1]~41_combout\,
	datac => \U14|m_out[1]~50_combout\,
	datad => \U16|ShiftLeft0~22_combout\,
	combout => \U16|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X88_Y26_N6
\U16|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~52_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~47_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftLeft0~47_combout\,
	datad => \U16|ShiftLeft0~51_combout\,
	combout => \U16|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X89_Y24_N26
\U16|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~36_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftLeft0~32_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftLeft0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~35_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftLeft0~32_combout\,
	combout => \U16|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X90_Y28_N30
\U16|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~53_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~36_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~52_combout\,
	datad => \U16|ShiftLeft0~36_combout\,
	combout => \U16|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X90_Y28_N8
\U16|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~54_combout\ = (\U13|m_out[3]~9_combout\ & (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~23_combout\))) # (!\U13|m_out[3]~9_combout\ & (((\U16|ShiftLeft0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~23_combout\,
	datad => \U16|ShiftLeft0~53_combout\,
	combout => \U16|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X90_Y26_N0
\U16|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux21~3_combout\ = (\U16|Mux18~8_combout\ & ((\U16|Mux18~9_combout\ & ((\U16|ShiftLeft0~54_combout\))) # (!\U16|Mux18~9_combout\ & (\U16|Mux21~2_combout\)))) # (!\U16|Mux18~8_combout\ & (!\U16|Mux18~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~8_combout\,
	datab => \U16|Mux18~9_combout\,
	datac => \U16|Mux21~2_combout\,
	datad => \U16|ShiftLeft0~54_combout\,
	combout => \U16|Mux21~3_combout\);

-- Location: LCCOMB_X90_Y26_N22
\U16|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux21~4_combout\ = (\U16|Mux18~10_combout\ & (((\U16|Mux21~3_combout\)))) # (!\U16|Mux18~10_combout\ & ((\U13|m_out[10]~36_combout\ & ((\U14|m_out[10]~35_combout\) # (!\U16|Mux21~3_combout\))) # (!\U13|m_out[10]~36_combout\ & 
-- (\U14|m_out[10]~35_combout\ & !\U16|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~10_combout\,
	datab => \U13|m_out[10]~36_combout\,
	datac => \U14|m_out[10]~35_combout\,
	datad => \U16|Mux21~3_combout\,
	combout => \U16|Mux21~4_combout\);

-- Location: LCCOMB_X90_Y26_N12
\U16|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux21~5_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U16|Mux18~11_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux18~11_combout\ & (\U16|a32~33_combout\)) # (!\U16|Mux18~11_combout\ & ((\U16|Mux21~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~33_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|Mux18~11_combout\,
	datad => \U16|Mux21~4_combout\,
	combout => \U16|Mux21~5_combout\);

-- Location: LCCOMB_X90_Y26_N18
\U16|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux21~6_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux21~5_combout\ & ((\U16|Mux21~0_combout\))) # (!\U16|Mux21~5_combout\ & (!\U16|a32~32_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~32_combout\,
	datab => \U16|Mux18~6_combout\,
	datac => \U16|Mux21~0_combout\,
	datad => \U16|Mux21~5_combout\,
	combout => \U16|Mux21~6_combout\);

-- Location: LCCOMB_X90_Y26_N4
\U16|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux21~7_combout\ = (\U16|Mux21~6_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datac => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux21~6_combout\,
	combout => \U16|Mux21~7_combout\);

-- Location: LCFF_X90_Y26_N5
\U17|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux21~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(10));

-- Location: LCCOMB_X87_Y22_N24
\U7|m_out[10]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[10]~26_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(10))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(10),
	datab => \U17|sr_out\(10),
	datac => \U6|pstate.ldreg_st~regout\,
	combout => \U7|m_out[10]~26_combout\);

-- Location: LCCOMB_X94_Y23_N22
\U10|breg32_rtl_0_bypass[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[21]~feeder_combout\ = \U7|m_out[10]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[10]~26_combout\,
	combout => \U10|breg32_rtl_0_bypass[21]~feeder_combout\);

-- Location: LCFF_X94_Y23_N23
\U10|breg32_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(21));

-- Location: LCCOMB_X85_Y24_N30
\U10|regB[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[10]~22_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(21))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(21),
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a10\,
	combout => \U10|regB[10]~22_combout\);

-- Location: LCFF_X87_Y22_N3
\U5|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(1));

-- Location: LCCOMB_X87_Y22_N18
\U7|m_out[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[1]~30_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(1))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|sr_out\(1),
	datac => \U6|pstate.ldreg_st~regout\,
	datad => \U17|sr_out\(1),
	combout => \U7|m_out[1]~30_combout\);

-- Location: LCCOMB_X85_Y24_N14
\U10|regB[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[20]~12_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(31))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a20\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(31),
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32~45_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a20\,
	combout => \U10|regB[20]~12_combout\);

-- Location: LCCOMB_X83_Y24_N20
\U4|sr_out~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~19_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & (\U4|sr_out\(18))) # (!\U6|pstate.fetch_st~regout\ & ((\U3|altsyncram_component|auto_generated|q_a\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \iKEY~combout\(1),
	datac => \U4|sr_out\(18),
	datad => \U3|altsyncram_component|auto_generated|q_a\(18),
	combout => \U4|sr_out~19_combout\);

-- Location: LCCOMB_X85_Y22_N6
\U10|regB[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[9]~23_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(20))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a9\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(20),
	datab => \U10|breg32~45_combout\,
	datac => \U10|breg32_rtl_1|auto_generated|ram_block1a9\,
	datad => \U10|Equal1~1_combout\,
	combout => \U10|regB[9]~23_combout\);

-- Location: LCCOMB_X83_Y24_N8
\U4|sr_out~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~18_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & ((\U4|sr_out\(17)))) # (!\U6|pstate.fetch_st~regout\ & (\U3|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \iKEY~combout\(1),
	datac => \U3|altsyncram_component|auto_generated|q_a\(17),
	datad => \U4|sr_out\(17),
	combout => \U4|sr_out~18_combout\);

-- Location: LCCOMB_X85_Y22_N4
\U10|regB[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[8]~24_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(19))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(19),
	datab => \U10|breg32~45_combout\,
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a8\,
	combout => \U10|regB[8]~24_combout\);

-- Location: LCCOMB_X83_Y24_N12
\U4|sr_out~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~17_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & ((\U4|sr_out\(16)))) # (!\U6|pstate.fetch_st~regout\ & (\U3|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \U3|altsyncram_component|auto_generated|q_a\(16),
	datac => \U4|sr_out\(16),
	datad => \iKEY~combout\(1),
	combout => \U4|sr_out~17_combout\);

-- Location: LCCOMB_X85_Y25_N0
\U10|regB[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[19]~13_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(30))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a19\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(30),
	datab => \U10|breg32~45_combout\,
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a19\,
	combout => \U10|regB[19]~13_combout\);

-- Location: LCCOMB_X83_Y24_N2
\U4|sr_out~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~20_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & (\U4|sr_out\(19))) # (!\U6|pstate.fetch_st~regout\ & ((\U3|altsyncram_component|auto_generated|q_a\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \iKEY~combout\(1),
	datac => \U4|sr_out\(19),
	datad => \U3|altsyncram_component|auto_generated|q_a\(19),
	combout => \U4|sr_out~20_combout\);

-- Location: LCFF_X83_Y24_N3
\U4|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(19));

-- Location: LCFF_X94_Y23_N25
\U6|pstate.writereg_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U6|pstate.rtype_ex_st~regout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.writereg_st~regout\);

-- Location: LCCOMB_X83_Y24_N6
\U8|m_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U8|m_out[3]~3_combout\ = (\U6|pstate.writereg_st~regout\ & (\U4|sr_out\(14))) # (!\U6|pstate.writereg_st~regout\ & ((\U4|sr_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(14),
	datab => \U4|sr_out\(19),
	datad => \U6|pstate.writereg_st~regout\,
	combout => \U8|m_out[3]~3_combout\);

-- Location: LCCOMB_X85_Y24_N20
\U10|regB[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[7]~25_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(18))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a7\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(18),
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a7\,
	combout => \U10|regB[7]~25_combout\);

-- Location: LCCOMB_X85_Y23_N14
\U4|sr_out~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~14_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(13),
	combout => \U4|sr_out~14_combout\);

-- Location: LCFF_X85_Y23_N15
\U4|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~14_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(13));

-- Location: LCCOMB_X83_Y23_N6
\U8|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U8|m_out[2]~2_combout\ = (\U6|pstate.writereg_st~regout\ & (\U4|sr_out\(13))) # (!\U6|pstate.writereg_st~regout\ & ((\U4|sr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.writereg_st~regout\,
	datab => \U4|sr_out\(13),
	datad => \U4|sr_out\(18),
	combout => \U8|m_out[2]~2_combout\);

-- Location: LCCOMB_X83_Y22_N24
\U10|regB[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[6]~26_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(17))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(17),
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a6\,
	combout => \U10|regB[6]~26_combout\);

-- Location: LCCOMB_X85_Y23_N0
\U4|sr_out~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~13_combout\ = (\U3|altsyncram_component|auto_generated|q_a\(12) & \iKEY~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|altsyncram_component|auto_generated|q_a\(12),
	datad => \iKEY~combout\(1),
	combout => \U4|sr_out~13_combout\);

-- Location: LCFF_X85_Y23_N1
\U4|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~13_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(12));

-- Location: LCCOMB_X85_Y23_N30
\U8|m_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U8|m_out[1]~1_combout\ = (\U6|pstate.writereg_st~regout\ & (\U4|sr_out\(12))) # (!\U6|pstate.writereg_st~regout\ & ((\U4|sr_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(12),
	datac => \U4|sr_out\(17),
	datad => \U6|pstate.writereg_st~regout\,
	combout => \U8|m_out[1]~1_combout\);

-- Location: LCCOMB_X85_Y24_N26
\U10|regB[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[5]~27_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(16))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(16),
	datac => \U10|Equal1~1_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a5\,
	combout => \U10|regB[5]~27_combout\);

-- Location: LCCOMB_X86_Y22_N6
\U4|sr_out~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~12_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(11),
	combout => \U4|sr_out~12_combout\);

-- Location: LCFF_X86_Y22_N7
\U4|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~12_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(11));

-- Location: LCCOMB_X83_Y24_N18
\U8|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U8|m_out[0]~0_combout\ = (\U6|pstate.writereg_st~regout\ & ((\U4|sr_out\(11)))) # (!\U6|pstate.writereg_st~regout\ & (\U4|sr_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(16),
	datab => \U4|sr_out\(11),
	datad => \U6|pstate.writereg_st~regout\,
	combout => \U8|m_out[0]~0_combout\);

-- Location: LCCOMB_X83_Y22_N10
\U10|regB[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[4]~28_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(15))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(15),
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32~45_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a4\,
	combout => \U10|regB[4]~28_combout\);

-- Location: LCCOMB_X85_Y21_N14
\U5|sr_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[3]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(3),
	combout => \U5|sr_out[3]~feeder_combout\);

-- Location: LCFF_X85_Y21_N15
\U5|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(3));

-- Location: LCCOMB_X85_Y21_N12
\U7|m_out[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[3]~1_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(3))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(3),
	datad => \U17|sr_out\(3),
	combout => \U7|m_out[3]~1_combout\);

-- Location: LCCOMB_X94_Y24_N14
\U10|breg32_rtl_0_bypass[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[14]~feeder_combout\ = \U7|m_out[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[3]~1_combout\,
	combout => \U10|breg32_rtl_0_bypass[14]~feeder_combout\);

-- Location: LCFF_X94_Y24_N15
\U10|breg32_rtl_0_bypass[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(14));

-- Location: LCCOMB_X85_Y24_N28
\U10|regB[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[3]~29_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(14))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a3\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(14),
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a3\,
	combout => \U10|regB[3]~29_combout\);

-- Location: LCCOMB_X86_Y22_N20
\U4|sr_out~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~9_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(8),
	combout => \U4|sr_out~9_combout\);

-- Location: LCFF_X86_Y22_N21
\U4|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~9_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(8));

-- Location: LCCOMB_X87_Y26_N16
\U13|m_out[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[2]~11_combout\ = (\U13|m_out[2]~44_combout\) # ((\U13|m_out[2]~10_combout\) # ((\U4|sr_out\(8) & \U6|s_aluAin[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~44_combout\,
	datab => \U4|sr_out\(8),
	datac => \U6|s_aluAin[1]~2_combout\,
	datad => \U13|m_out[2]~10_combout\,
	combout => \U13|m_out[2]~11_combout\);

-- Location: LCCOMB_X91_Y24_N14
\U16|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~12_combout\ = (\U15|alu_ctr[3]~22_combout\ & (!\U14|m_out[2]~52_combout\ & (!\U13|m_out[2]~11_combout\))) # (!\U15|alu_ctr[3]~22_combout\ & (((\U16|tmp[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U14|m_out[2]~52_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|tmp[2]~4_combout\,
	combout => \U16|Mux29~12_combout\);

-- Location: LCCOMB_X93_Y26_N0
\U16|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~0_combout\ = (\U15|alu_ctr[3]~22_combout\ & ((\U16|ShiftLeft0~19_combout\) # (\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~19_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux29~0_combout\);

-- Location: LCCOMB_X92_Y26_N26
\U16|a32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~20_combout\ = \U13|m_out[2]~11_combout\ $ (\U14|m_out[2]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U13|m_out[2]~11_combout\,
	datad => \U14|m_out[2]~52_combout\,
	combout => \U16|a32~20_combout\);

-- Location: LCCOMB_X93_Y26_N30
\U16|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~9_combout\ = (\U15|alu_ctr[0]~21_combout\ & ((\U15|alu_ctr[3]~22_combout\) # (!\U15|alu_ctr[1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[3]~22_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux29~9_combout\);

-- Location: LCCOMB_X92_Y26_N18
\U16|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~5_combout\ = (\U15|alu_ctr[0]~21_combout\ & \U15|alu_ctr[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux29~5_combout\);

-- Location: LCCOMB_X92_Y26_N14
\U16|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~7_combout\ = (\U16|Mux29~5_combout\ & (((\U16|ShiftLeft0~20_combout\)))) # (!\U16|Mux29~5_combout\ & (\U14|m_out[2]~52_combout\ & ((\U13|m_out[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[2]~52_combout\,
	datab => \U16|ShiftLeft0~20_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|Mux29~5_combout\,
	combout => \U16|Mux29~7_combout\);

-- Location: LCCOMB_X88_Y23_N20
\U16|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~38_combout\ = (\U13|m_out[0]~7_combout\ & (\U14|m_out[3]~49_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U14|m_out[2]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[3]~49_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U14|m_out[2]~52_combout\,
	combout => \U16|ShiftRight0~38_combout\);

-- Location: LCCOMB_X89_Y26_N14
\U16|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~3_combout\ = (\U16|Mux29~2_combout\ & (((!\U16|ShiftLeft0~10_combout\)))) # (!\U16|Mux29~2_combout\ & ((\U16|ShiftLeft0~10_combout\ & ((\U16|ShiftRight0~38_combout\))) # (!\U16|ShiftLeft0~10_combout\ & (\U16|ShiftRight0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~73_combout\,
	datab => \U16|Mux29~2_combout\,
	datac => \U16|ShiftRight0~38_combout\,
	datad => \U16|ShiftLeft0~10_combout\,
	combout => \U16|Mux29~3_combout\);

-- Location: LCCOMB_X89_Y26_N22
\U16|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~4_combout\ = (\U16|Mux29~2_combout\ & ((\U16|Mux29~3_combout\ & ((\U16|ShiftRight0~78_combout\))) # (!\U16|Mux29~3_combout\ & (\U16|ShiftRight0~41_combout\)))) # (!\U16|Mux29~2_combout\ & (((\U16|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~41_combout\,
	datab => \U16|Mux29~2_combout\,
	datac => \U16|Mux29~3_combout\,
	datad => \U16|ShiftRight0~78_combout\,
	combout => \U16|Mux29~4_combout\);

-- Location: LCCOMB_X86_Y27_N16
\U16|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~87_combout\ = (\U16|ShiftRight0~20_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~86_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|ShiftRight0~52_combout\,
	datac => \U16|ShiftRight0~20_combout\,
	datad => \U16|ShiftRight0~86_combout\,
	combout => \U16|ShiftRight0~87_combout\);

-- Location: LCCOMB_X90_Y26_N20
\U16|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~90_combout\ = (\U14|m_out[16]~4_combout\) # ((\U16|ShiftRight0~87_combout\) # ((\U16|ShiftRight0~136_combout\ & \U16|ShiftRight0~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[16]~4_combout\,
	datab => \U16|ShiftRight0~87_combout\,
	datac => \U16|ShiftRight0~136_combout\,
	datad => \U16|ShiftRight0~89_combout\,
	combout => \U16|ShiftRight0~90_combout\);

-- Location: LCCOMB_X87_Y24_N4
\U16|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~83_combout\ = (\U14|m_out[16]~4_combout\) # ((!\U14|Equal2~0_combout\ & (\U12|sr_out\(30) & !\U13|m_out[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(30),
	datac => \U13|m_out[0]~7_combout\,
	datad => \U14|m_out[16]~4_combout\,
	combout => \U16|ShiftRight0~83_combout\);

-- Location: LCCOMB_X87_Y24_N10
\U16|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~84_combout\ = (\U16|ShiftRight0~83_combout\) # ((!\U14|Equal2~0_combout\ & (\U12|sr_out\(31) & \U13|m_out[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U12|sr_out\(31),
	datac => \U16|ShiftRight0~83_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftRight0~84_combout\);

-- Location: LCCOMB_X90_Y26_N26
\U16|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~85_combout\ = (\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~81_combout\) # ((\U16|ShiftRight0~82_combout\ & \U16|ShiftRight0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U16|ShiftRight0~82_combout\,
	datac => \U16|ShiftRight0~81_combout\,
	datad => \U16|ShiftRight0~84_combout\,
	combout => \U16|ShiftRight0~85_combout\);

-- Location: LCCOMB_X90_Y26_N30
\U16|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~91_combout\ = (\U16|ShiftRight0~85_combout\) # ((!\U13|m_out[3]~9_combout\ & \U16|ShiftRight0~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftRight0~90_combout\,
	datad => \U16|ShiftRight0~85_combout\,
	combout => \U16|ShiftRight0~91_combout\);

-- Location: LCCOMB_X92_Y26_N12
\U16|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~6_combout\ = (\U16|Mux29~1_combout\ & (((\U16|ShiftRight0~91_combout\) # (!\U16|Mux29~5_combout\)))) # (!\U16|Mux29~1_combout\ & (\U16|Mux29~4_combout\ & ((\U16|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux29~1_combout\,
	datab => \U16|Mux29~4_combout\,
	datac => \U16|ShiftRight0~91_combout\,
	datad => \U16|Mux29~5_combout\,
	combout => \U16|Mux29~6_combout\);

-- Location: LCCOMB_X92_Y26_N0
\U16|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~8_combout\ = (\U16|Mux29~5_combout\ & (((!\U16|Mux29~7_combout\ & \U16|Mux29~6_combout\)))) # (!\U16|Mux29~5_combout\ & ((\U16|Mux29~6_combout\ & (\U16|Add1~4_combout\)) # (!\U16|Mux29~6_combout\ & ((\U16|Mux29~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Add1~4_combout\,
	datab => \U16|Mux29~5_combout\,
	datac => \U16|Mux29~7_combout\,
	datad => \U16|Mux29~6_combout\,
	combout => \U16|Mux29~8_combout\);

-- Location: LCCOMB_X92_Y26_N2
\U16|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~10_combout\ = (\U16|Mux29~9_combout\ & ((\U16|a32~21_combout\) # ((\U15|alu_ctr[3]~22_combout\)))) # (!\U16|Mux29~9_combout\ & (((!\U15|alu_ctr[3]~22_combout\ & \U16|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~21_combout\,
	datab => \U16|Mux29~9_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U16|Mux29~8_combout\,
	combout => \U16|Mux29~10_combout\);

-- Location: LCCOMB_X92_Y26_N28
\U16|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~11_combout\ = (\U16|Mux29~0_combout\ & ((\U16|Mux29~10_combout\ & ((\U16|a32~20_combout\))) # (!\U16|Mux29~10_combout\ & (\U16|ShiftLeft0~132_combout\)))) # (!\U16|Mux29~0_combout\ & (((\U16|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~132_combout\,
	datab => \U16|Mux29~0_combout\,
	datac => \U16|a32~20_combout\,
	datad => \U16|Mux29~10_combout\,
	combout => \U16|Mux29~11_combout\);

-- Location: LCCOMB_X91_Y24_N12
\U16|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~15_combout\ = (\U16|Mux29~13_combout\ & ((\U16|Mux29~12_combout\) # ((\U16|Mux29~14_combout\ & \U16|Mux29~11_combout\)))) # (!\U16|Mux29~13_combout\ & (\U16|Mux29~14_combout\ & ((\U16|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux29~13_combout\,
	datab => \U16|Mux29~14_combout\,
	datac => \U16|Mux29~12_combout\,
	datad => \U16|Mux29~11_combout\,
	combout => \U16|Mux29~15_combout\);

-- Location: LCFF_X91_Y24_N13
\U17|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux29~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(2));

-- Location: LCCOMB_X85_Y24_N16
\U7|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[2]~2_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(2))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(2),
	datab => \U17|sr_out\(2),
	datac => \U6|pstate.ldreg_st~regout\,
	combout => \U7|m_out[2]~2_combout\);

-- Location: LCFF_X85_Y24_N17
\U10|breg32_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U7|m_out[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(13));

-- Location: LCCOMB_X85_Y24_N18
\U10|regB[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[2]~30_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(13))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a2\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32_rtl_0_bypass\(13),
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a2\,
	combout => \U10|regB[2]~30_combout\);

-- Location: LCCOMB_X86_Y23_N12
\U4|sr_out~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~16_combout\ = (\U3|altsyncram_component|auto_generated|q_a\(15) & \iKEY~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|altsyncram_component|auto_generated|q_a\(15),
	datad => \iKEY~combout\(1),
	combout => \U4|sr_out~16_combout\);

-- Location: LCFF_X86_Y23_N13
\U4|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~16_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(15));

-- Location: LCCOMB_X85_Y23_N20
\U8|m_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U8|m_out[4]~4_combout\ = (\U6|pstate.writereg_st~regout\ & (\U4|sr_out\(15))) # (!\U6|pstate.writereg_st~regout\ & ((\U4|sr_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(15),
	datac => \U4|sr_out\(20),
	datad => \U6|pstate.writereg_st~regout\,
	combout => \U8|m_out[4]~4_combout\);

-- Location: LCFF_X83_Y24_N29
\U10|breg32_rtl_1_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U8|m_out[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(9));

-- Location: LCCOMB_X86_Y21_N26
\U6|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Mux8~0_combout\ = (\U4|sr_out\(29) & ((\U4|sr_out\(28) & (!\U4|sr_out\(27))) # (!\U4|sr_out\(28) & ((!\U4|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(28),
	datab => \U4|sr_out\(27),
	datac => \U4|sr_out\(29),
	datad => \U4|sr_out\(26),
	combout => \U6|Mux8~0_combout\);

-- Location: LCCOMB_X86_Y21_N8
\U6|nstate.arith_imm_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|nstate.arith_imm_st~0_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (\U6|Mux8~0_combout\ & (!\U4|sr_out\(30) & !\U4|sr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.c_mem_add_st~regout\,
	datab => \U6|Mux8~0_combout\,
	datac => \U4|sr_out\(30),
	datad => \U4|sr_out\(31),
	combout => \U6|nstate.arith_imm_st~0_combout\);

-- Location: LCFF_X86_Y21_N9
\U6|pstate.arith_imm_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U6|nstate.arith_imm_st~0_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.arith_imm_st~regout\);

-- Location: LCCOMB_X85_Y23_N28
\U6|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|WideOr2~0_combout\ = (\U6|pstate.ldreg_st~regout\) # ((\U6|pstate.arith_imm_st~regout\) # (\U6|pstate.writereg_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.ldreg_st~regout\,
	datab => \U6|pstate.arith_imm_st~regout\,
	datad => \U6|pstate.writereg_st~regout\,
	combout => \U6|WideOr2~0_combout\);

-- Location: LCFF_X83_Y24_N7
\U10|breg32_rtl_1_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U6|WideOr2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_1_bypass\(0));

-- Location: LCCOMB_X83_Y24_N0
\U10|breg32~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32~44_combout\ = (\U10|breg32_rtl_1_bypass\(0) & (\U4|sr_out\(20) $ (!\U10|breg32_rtl_1_bypass\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(20),
	datab => \U10|breg32_rtl_1_bypass\(9),
	datad => \U10|breg32_rtl_1_bypass\(0),
	combout => \U10|breg32~44_combout\);

-- Location: LCCOMB_X83_Y24_N30
\U10|breg32~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32~42_combout\ = (\U10|breg32_rtl_1_bypass\(1) & (\U4|sr_out\(16) & (\U10|breg32_rtl_1_bypass\(3) $ (!\U4|sr_out\(17))))) # (!\U10|breg32_rtl_1_bypass\(1) & (!\U4|sr_out\(16) & (\U10|breg32_rtl_1_bypass\(3) $ (!\U4|sr_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(1),
	datab => \U4|sr_out\(16),
	datac => \U10|breg32_rtl_1_bypass\(3),
	datad => \U4|sr_out\(17),
	combout => \U10|breg32~42_combout\);

-- Location: LCCOMB_X83_Y24_N28
\U10|breg32~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32~45_combout\ = (\U10|breg32~43_combout\ & (\U10|breg32~44_combout\ & \U10|breg32~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~43_combout\,
	datab => \U10|breg32~44_combout\,
	datad => \U10|breg32~42_combout\,
	combout => \U10|breg32~45_combout\);

-- Location: LCCOMB_X83_Y22_N0
\U10|regB[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[1]~31_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(12))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_0_bypass\(12),
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32~45_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a1\,
	combout => \U10|regB[1]~31_combout\);

-- Location: LCCOMB_X87_Y22_N0
\U4|sr_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~7_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(6),
	combout => \U4|sr_out~7_combout\);

-- Location: LCFF_X87_Y22_N1
\U4|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~7_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(6));

-- Location: LCCOMB_X87_Y22_N28
\U14|m_out[8]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[8]~39_combout\ = (\U14|m_out[1]~21_combout\ & (\U14|m_out[8]~38_combout\)) # (!\U14|m_out[1]~21_combout\ & (((!\U14|m_out[2]~22_combout\ & \U4|sr_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[8]~38_combout\,
	datab => \U14|m_out[2]~22_combout\,
	datac => \U4|sr_out\(6),
	datad => \U14|m_out[1]~21_combout\,
	combout => \U14|m_out[8]~39_combout\);

-- Location: LCCOMB_X91_Y21_N0
\U16|a32~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~29_combout\ = \U14|m_out[8]~39_combout\ $ (\U13|m_out[8]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[8]~39_combout\,
	datad => \U13|m_out[8]~38_combout\,
	combout => \U16|a32~29_combout\);

-- Location: LCCOMB_X86_Y26_N16
\U16|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~34_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[10]~35_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[8]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[10]~35_combout\,
	datac => \U14|m_out[8]~39_combout\,
	datad => \U13|m_out[1]~41_combout\,
	combout => \U16|ShiftRight0~34_combout\);

-- Location: LCCOMB_X86_Y26_N18
\U16|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~35_combout\ = (\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~33_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[0]~7_combout\,
	datac => \U16|ShiftRight0~34_combout\,
	datad => \U16|ShiftRight0~33_combout\,
	combout => \U16|ShiftRight0~35_combout\);

-- Location: LCCOMB_X86_Y26_N14
\U16|ShiftRight0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~128_combout\ = (\U13|m_out[2]~11_combout\ & (\U16|ShiftRight0~32_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~32_combout\,
	datad => \U16|ShiftRight0~35_combout\,
	combout => \U16|ShiftRight0~128_combout\);

-- Location: LCCOMB_X90_Y25_N20
\U16|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux23~1_combout\ = (\U16|Mux18~21_combout\ & ((\U16|Mux18~7_combout\ & ((\U16|ShiftRight0~129_combout\))) # (!\U16|Mux18~7_combout\ & (\U16|Add1~16_combout\)))) # (!\U16|Mux18~21_combout\ & (((!\U16|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~21_combout\,
	datab => \U16|Add1~16_combout\,
	datac => \U16|ShiftRight0~129_combout\,
	datad => \U16|Mux18~7_combout\,
	combout => \U16|Mux23~1_combout\);

-- Location: LCCOMB_X90_Y25_N14
\U16|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux23~2_combout\ = (\U16|Mux18~20_combout\ & (((\U16|Mux23~1_combout\)))) # (!\U16|Mux18~20_combout\ & ((\U16|Mux23~1_combout\ & (\U16|ShiftRight0~128_combout\)) # (!\U16|Mux23~1_combout\ & ((\U16|ShiftRight0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~20_combout\,
	datab => \U16|ShiftRight0~128_combout\,
	datac => \U16|Mux23~1_combout\,
	datad => \U16|ShiftRight0~28_combout\,
	combout => \U16|Mux23~2_combout\);

-- Location: LCCOMB_X90_Y25_N28
\U16|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux23~3_combout\ = (\U16|Mux18~9_combout\ & (\U16|Mux18~8_combout\ & ((\U16|ShiftLeft0~46_combout\)))) # (!\U16|Mux18~9_combout\ & (((\U16|Mux23~2_combout\)) # (!\U16|Mux18~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~9_combout\,
	datab => \U16|Mux18~8_combout\,
	datac => \U16|Mux23~2_combout\,
	datad => \U16|ShiftLeft0~46_combout\,
	combout => \U16|Mux23~3_combout\);

-- Location: LCCOMB_X90_Y25_N30
\U16|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux23~4_combout\ = (\U16|Mux18~10_combout\ & (((\U16|Mux23~3_combout\)))) # (!\U16|Mux18~10_combout\ & ((\U14|m_out[8]~39_combout\ & ((\U13|m_out[8]~38_combout\) # (!\U16|Mux23~3_combout\))) # (!\U14|m_out[8]~39_combout\ & (\U13|m_out[8]~38_combout\ 
-- & !\U16|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[8]~39_combout\,
	datab => \U13|m_out[8]~38_combout\,
	datac => \U16|Mux18~10_combout\,
	datad => \U16|Mux23~3_combout\,
	combout => \U16|Mux23~4_combout\);

-- Location: LCCOMB_X90_Y25_N24
\U16|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux23~5_combout\ = (\U16|Mux18~11_combout\ & (!\U15|alu_ctr[2]~28_combout\ & (\U16|a32~29_combout\))) # (!\U16|Mux18~11_combout\ & ((\U15|alu_ctr[2]~28_combout\) # ((\U16|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux18~11_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|a32~29_combout\,
	datad => \U16|Mux23~4_combout\,
	combout => \U16|Mux23~5_combout\);

-- Location: LCCOMB_X91_Y21_N2
\U16|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux23~0_combout\ = (\U15|alu_ctr[1]~32_combout\ & \U16|tmp[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|tmp[8]~16_combout\,
	combout => \U16|Mux23~0_combout\);

-- Location: LCCOMB_X90_Y25_N26
\U16|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux23~6_combout\ = (\U16|Mux18~6_combout\ & ((\U16|Mux23~5_combout\ & ((\U16|Mux23~0_combout\))) # (!\U16|Mux23~5_combout\ & (!\U16|a32~28_combout\)))) # (!\U16|Mux18~6_combout\ & (((\U16|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~28_combout\,
	datab => \U16|Mux18~6_combout\,
	datac => \U16|Mux23~5_combout\,
	datad => \U16|Mux23~0_combout\,
	combout => \U16|Mux23~6_combout\);

-- Location: LCCOMB_X90_Y25_N12
\U16|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux23~7_combout\ = (\U16|Mux23~6_combout\ & ((!\U15|alu_ctr[2]~28_combout\) # (!\U15|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[0]~21_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datad => \U16|Mux23~6_combout\,
	combout => \U16|Mux23~7_combout\);

-- Location: LCFF_X90_Y25_N13
\U17|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux23~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(8));

-- Location: LCCOMB_X85_Y22_N14
\U2|m_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U2|m_out[6]~6_combout\ = (\U6|pstate.readmem_st~regout\ & (((\U17|sr_out\(8))))) # (!\U6|pstate.readmem_st~regout\ & ((\U6|pstate.writemem_st~regout\ & ((\U17|sr_out\(8)))) # (!\U6|pstate.writemem_st~regout\ & (\U1|sr_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(8),
	datab => \U17|sr_out\(8),
	datac => \U6|pstate.readmem_st~regout\,
	datad => \U6|pstate.writemem_st~regout\,
	combout => \U2|m_out[6]~6_combout\);

-- Location: LCCOMB_X85_Y21_N8
\U5|sr_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[0]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(0),
	combout => \U5|sr_out[0]~feeder_combout\);

-- Location: LCFF_X85_Y21_N9
\U5|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(0));

-- Location: LCCOMB_X85_Y21_N2
\U7|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U7|m_out[0]~0_combout\ = (\U6|pstate.ldreg_st~regout\ & (\U5|sr_out\(0))) # (!\U6|pstate.ldreg_st~regout\ & ((\U17|sr_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|pstate.ldreg_st~regout\,
	datac => \U5|sr_out\(0),
	datad => \U17|sr_out\(0),
	combout => \U7|m_out[0]~0_combout\);

-- Location: LCCOMB_X94_Y22_N4
\U10|breg32_rtl_0_bypass[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|breg32_rtl_0_bypass[11]~feeder_combout\ = \U7|m_out[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U7|m_out[0]~0_combout\,
	combout => \U10|breg32_rtl_0_bypass[11]~feeder_combout\);

-- Location: LCFF_X94_Y22_N5
\U10|breg32_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U10|breg32_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U10|breg32_rtl_0_bypass\(11));

-- Location: LCCOMB_X83_Y22_N14
\U10|regB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[0]~0_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_0_bypass\(11))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32~45_combout\,
	datab => \U10|breg32_rtl_0_bypass\(11),
	datac => \U10|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	datad => \U10|Equal1~1_combout\,
	combout => \U10|regB[0]~0_combout\);

-- Location: LCCOMB_X88_Y24_N16
\U4|sr_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~6_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(5),
	combout => \U4|sr_out~6_combout\);

-- Location: LCFF_X88_Y24_N17
\U4|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~6_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(5));

-- Location: LCCOMB_X87_Y26_N6
\U14|m_out[7]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[7]~40_combout\ = (\U6|pstate.c_mem_add_st~regout\ & (((\U4|sr_out\(7))))) # (!\U6|pstate.c_mem_add_st~regout\ & ((\U6|pstate.decode_st~regout\ & ((\U4|sr_out\(7)))) # (!\U6|pstate.decode_st~regout\ & (\U12|sr_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(7),
	datab => \U6|pstate.c_mem_add_st~regout\,
	datac => \U6|pstate.decode_st~regout\,
	datad => \U4|sr_out\(7),
	combout => \U14|m_out[7]~40_combout\);

-- Location: LCCOMB_X88_Y26_N10
\U14|m_out[7]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \U14|m_out[7]~41_combout\ = (\U14|m_out[1]~21_combout\ & (((\U14|m_out[7]~40_combout\)))) # (!\U14|m_out[1]~21_combout\ & (\U4|sr_out\(5) & ((!\U14|m_out[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[1]~21_combout\,
	datab => \U4|sr_out\(5),
	datac => \U14|m_out[7]~40_combout\,
	datad => \U14|m_out[2]~22_combout\,
	combout => \U14|m_out[7]~41_combout\);

-- Location: LCCOMB_X92_Y27_N30
\U16|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~9_combout\ = (!\U14|m_out[7]~41_combout\ & !\U13|m_out[7]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[7]~41_combout\,
	datad => \U13|m_out[7]~39_combout\,
	combout => \U16|Mux24~9_combout\);

-- Location: LCCOMB_X92_Y27_N8
\U16|a32~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~27_combout\ = \U14|m_out[7]~41_combout\ $ (\U13|m_out[7]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U14|m_out[7]~41_combout\,
	datad => \U13|m_out[7]~39_combout\,
	combout => \U16|a32~27_combout\);

-- Location: LCCOMB_X88_Y26_N30
\U16|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~72_combout\ = (\U13|m_out[1]~41_combout\ & (\U14|m_out[9]~37_combout\)) # (!\U13|m_out[1]~41_combout\ & ((\U14|m_out[7]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[9]~37_combout\,
	datac => \U13|m_out[1]~41_combout\,
	datad => \U14|m_out[7]~41_combout\,
	combout => \U16|ShiftRight0~72_combout\);

-- Location: LCCOMB_X87_Y26_N4
\U16|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~92_combout\ = (\U13|m_out[0]~7_combout\ & (\U16|ShiftRight0~34_combout\)) # (!\U13|m_out[0]~7_combout\ & ((\U16|ShiftRight0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftRight0~34_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftRight0~72_combout\,
	combout => \U16|ShiftRight0~92_combout\);

-- Location: LCCOMB_X87_Y27_N14
\U16|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~10_combout\ = (\U16|Mux24~4_combout\ & ((\U16|ShiftRight0~123_combout\) # ((\U16|Mux24~5_combout\)))) # (!\U16|Mux24~4_combout\ & (((\U16|ShiftRight0~92_combout\ & !\U16|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~123_combout\,
	datab => \U16|Mux24~4_combout\,
	datac => \U16|ShiftRight0~92_combout\,
	datad => \U16|Mux24~5_combout\,
	combout => \U16|Mux24~10_combout\);

-- Location: LCCOMB_X87_Y27_N28
\U16|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~11_combout\ = (\U16|Mux24~10_combout\ & (((\U16|ShiftRight0~127_combout\) # (!\U16|Mux24~5_combout\)))) # (!\U16|Mux24~10_combout\ & (\U16|ShiftRight0~96_combout\ & ((\U16|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~96_combout\,
	datab => \U16|Mux24~10_combout\,
	datac => \U16|ShiftRight0~127_combout\,
	datad => \U16|Mux24~5_combout\,
	combout => \U16|Mux24~11_combout\);

-- Location: LCCOMB_X92_Y27_N16
\U16|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~13_combout\ = (\U16|Mux24~12_combout\ & (((\U16|Add1~14_combout\)) # (!\U16|Mux24~19_combout\))) # (!\U16|Mux24~12_combout\ & (\U16|Mux24~19_combout\ & ((\U16|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~12_combout\,
	datab => \U16|Mux24~19_combout\,
	datac => \U16|Add1~14_combout\,
	datad => \U16|Mux24~11_combout\,
	combout => \U16|Mux24~13_combout\);

-- Location: LCCOMB_X92_Y27_N2
\U16|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~15_combout\ = (\U16|Mux24~6_combout\ & (((\U16|Mux24~7_combout\)))) # (!\U16|Mux24~6_combout\ & ((\U16|Mux24~7_combout\ & (\U16|Mux24~14_combout\)) # (!\U16|Mux24~7_combout\ & ((\U16|Mux24~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~14_combout\,
	datab => \U16|Mux24~6_combout\,
	datac => \U16|Mux24~13_combout\,
	datad => \U16|Mux24~7_combout\,
	combout => \U16|Mux24~15_combout\);

-- Location: LCCOMB_X92_Y27_N28
\U16|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~16_combout\ = (\U16|Mux24~3_combout\ & ((\U16|Mux24~15_combout\ & ((\U16|a32~27_combout\))) # (!\U16|Mux24~15_combout\ & (\U16|ShiftLeft0~41_combout\)))) # (!\U16|Mux24~3_combout\ & (((\U16|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~41_combout\,
	datab => \U16|Mux24~3_combout\,
	datac => \U16|a32~27_combout\,
	datad => \U16|Mux24~15_combout\,
	combout => \U16|Mux24~16_combout\);

-- Location: LCCOMB_X92_Y27_N18
\U16|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux24~17_combout\ = (\U16|Mux27~0_combout\ & ((\U16|Mux24~8_combout\ & (\U16|Mux24~9_combout\)) # (!\U16|Mux24~8_combout\ & ((\U16|Mux24~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux27~0_combout\,
	datab => \U16|Mux24~9_combout\,
	datac => \U16|Mux24~8_combout\,
	datad => \U16|Mux24~16_combout\,
	combout => \U16|Mux24~17_combout\);

-- Location: LCFF_X92_Y27_N19
\U17|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux24~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(7));

-- Location: LCCOMB_X85_Y22_N24
\U2|m_out[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U2|m_out[5]~5_combout\ = (\U6|pstate.writemem_st~regout\ & (((\U17|sr_out\(7))))) # (!\U6|pstate.writemem_st~regout\ & ((\U6|pstate.readmem_st~regout\ & ((\U17|sr_out\(7)))) # (!\U6|pstate.readmem_st~regout\ & (\U1|sr_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(7),
	datab => \U6|pstate.writemem_st~regout\,
	datac => \U6|pstate.readmem_st~regout\,
	datad => \U17|sr_out\(7),
	combout => \U2|m_out[5]~5_combout\);

-- Location: LCCOMB_X88_Y25_N22
\U4|sr_out~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~28_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(27),
	combout => \U4|sr_out~28_combout\);

-- Location: LCFF_X88_Y25_N23
\U4|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~28_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(27));

-- Location: LCCOMB_X86_Y21_N28
\U6|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Mux5~0_combout\ = (\U4|sr_out\(28) & ((\U4|sr_out\(27)) # ((\U4|sr_out\(31))))) # (!\U4|sr_out\(28) & ((\U4|sr_out\(31) & ((!\U4|sr_out\(26)) # (!\U4|sr_out\(27)))) # (!\U4|sr_out\(31) & ((\U4|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(28),
	datab => \U4|sr_out\(27),
	datac => \U4|sr_out\(31),
	datad => \U4|sr_out\(26),
	combout => \U6|Mux5~0_combout\);

-- Location: LCCOMB_X86_Y21_N22
\U6|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Mux5~1_combout\ = (\U4|sr_out\(29) & (((!\U6|Mux5~0_combout\)))) # (!\U4|sr_out\(29) & (\U4|sr_out\(31) & ((\U6|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(31),
	datab => \U4|sr_out\(29),
	datac => \U6|Mux5~0_combout\,
	datad => \U6|Selector3~0_combout\,
	combout => \U6|Mux5~1_combout\);

-- Location: LCCOMB_X87_Y23_N12
\U6|nstate.c_mem_add_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|nstate.c_mem_add_st~0_combout\ = (!\U4|sr_out\(30) & (\U6|Mux5~1_combout\ & \U6|pstate.decode_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(30),
	datac => \U6|Mux5~1_combout\,
	datad => \U6|pstate.decode_st~regout\,
	combout => \U6|nstate.c_mem_add_st~0_combout\);

-- Location: LCFF_X87_Y23_N13
\U6|pstate.c_mem_add_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U6|nstate.c_mem_add_st~0_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.c_mem_add_st~regout\);

-- Location: LCCOMB_X88_Y25_N16
\U6|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector2~0_combout\ = (\U4|sr_out\(29) & (!\U4|sr_out\(30) & (\U6|pstate.c_mem_add_st~regout\ & !\U4|sr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(29),
	datab => \U4|sr_out\(30),
	datac => \U6|pstate.c_mem_add_st~regout\,
	datad => \U4|sr_out\(31),
	combout => \U6|Selector2~0_combout\);

-- Location: LCCOMB_X88_Y25_N2
\U6|op_alu[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|op_alu[2]~0_combout\ = (\U6|Selector2~0_combout\ & ((\U4|sr_out\(28) & ((!\U4|sr_out\(27)))) # (!\U4|sr_out\(28) & (!\U4|sr_out\(26) & \U4|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(26),
	datab => \U4|sr_out\(28),
	datac => \U6|Selector2~0_combout\,
	datad => \U4|sr_out\(27),
	combout => \U6|op_alu[2]~0_combout\);

-- Location: LCCOMB_X88_Y25_N30
\U15|Equal15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|Equal15~0_combout\ = (!\U6|Selector1~1_combout\ & \U6|op_alu[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U6|Selector1~1_combout\,
	datad => \U6|op_alu[2]~0_combout\,
	combout => \U15|Equal15~0_combout\);

-- Location: LCCOMB_X89_Y23_N6
\U15|alu_ctr[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[1]~25_combout\ = (!\U15|Equal15~0_combout\ & (\U4|sr_out\(2) & ((\U4|sr_out\(3)) # (!\U4|sr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(3),
	datab => \U4|sr_out\(5),
	datac => \U15|Equal15~0_combout\,
	datad => \U4|sr_out\(2),
	combout => \U15|alu_ctr[1]~25_combout\);

-- Location: LCCOMB_X89_Y23_N20
\U15|alu_ctr[2]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[2]~26_combout\ = (\U4|sr_out\(0) & ((\U15|alu_ctr[2]~24_combout\) # ((\U4|sr_out\(3))))) # (!\U4|sr_out\(0) & (((\U15|alu_ctr[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~24_combout\,
	datab => \U4|sr_out\(0),
	datac => \U4|sr_out\(3),
	datad => \U15|alu_ctr[1]~25_combout\,
	combout => \U15|alu_ctr[2]~26_combout\);

-- Location: LCCOMB_X89_Y23_N22
\U15|alu_ctr[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[2]~23_combout\ = (\U4|sr_out\(3) & (((\U4|sr_out\(1) & \U4|sr_out\(5))) # (!\U15|Equal15~0_combout\))) # (!\U4|sr_out\(3) & (\U4|sr_out\(1) & (\U4|sr_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(3),
	datab => \U4|sr_out\(1),
	datac => \U4|sr_out\(5),
	datad => \U15|Equal15~0_combout\,
	combout => \U15|alu_ctr[2]~23_combout\);

-- Location: LCCOMB_X89_Y23_N2
\U15|alu_ctr[2]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[2]~27_combout\ = (\U4|sr_out\(4)) # ((\U15|alu_ctr[2]~26_combout\) # ((!\U4|sr_out\(2) & \U15|alu_ctr[2]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(2),
	datab => \U4|sr_out\(4),
	datac => \U15|alu_ctr[2]~26_combout\,
	datad => \U15|alu_ctr[2]~23_combout\,
	combout => \U15|alu_ctr[2]~27_combout\);

-- Location: LCCOMB_X89_Y23_N4
\U15|alu_ctr[2]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[2]~28_combout\ = (\U6|op_alu[2]~0_combout\ & (((\U6|Selector1~1_combout\)))) # (!\U6|op_alu[2]~0_combout\ & ((\U6|Selector2~2_combout\) # ((\U6|Selector1~1_combout\ & \U15|alu_ctr[2]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Selector2~2_combout\,
	datab => \U6|Selector1~1_combout\,
	datac => \U6|op_alu[2]~0_combout\,
	datad => \U15|alu_ctr[2]~27_combout\,
	combout => \U15|alu_ctr[2]~28_combout\);

-- Location: LCCOMB_X93_Y23_N6
\U16|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux27~0_combout\ = (((\U15|alu_ctr[2]~28_combout\ & \U15|alu_ctr[0]~21_combout\)) # (!\U15|alu_ctr[3]~22_combout\)) # (!\U15|alu_ctr[1]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[1]~32_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux27~0_combout\);

-- Location: LCCOMB_X90_Y23_N8
\U16|a32~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~26_combout\ = \U14|m_out[6]~43_combout\ $ (\U13|m_out[6]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[6]~43_combout\,
	datac => \U13|m_out[6]~30_combout\,
	combout => \U16|a32~26_combout\);

-- Location: LCCOMB_X90_Y23_N10
\U16|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~3_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U14|m_out[6]~43_combout\ & ((\U13|m_out[6]~30_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U14|m_out[6]~43_combout\ & 
-- (\U13|m_out[6]~30_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[6]~43_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U13|m_out[6]~30_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux25~3_combout\);

-- Location: LCCOMB_X89_Y26_N20
\U16|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~2_combout\ = (\U16|Mux25~1_combout\ & (((\U16|ShiftRight0~121_combout\)) # (!\U16|Mux24~4_combout\))) # (!\U16|Mux25~1_combout\ & (\U16|Mux24~4_combout\ & ((\U16|ShiftRight0~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux25~1_combout\,
	datab => \U16|Mux24~4_combout\,
	datac => \U16|ShiftRight0~121_combout\,
	datad => \U16|ShiftRight0~118_combout\,
	combout => \U16|Mux25~2_combout\);

-- Location: LCCOMB_X89_Y26_N30
\U16|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~4_combout\ = (\U16|Mux25~3_combout\ & ((\U16|Add1~12_combout\) # ((!\U16|Mux24~19_combout\)))) # (!\U16|Mux25~3_combout\ & (((\U16|Mux25~2_combout\ & \U16|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Add1~12_combout\,
	datab => \U16|Mux25~3_combout\,
	datac => \U16|Mux25~2_combout\,
	datad => \U16|Mux24~19_combout\,
	combout => \U16|Mux25~4_combout\);

-- Location: LCCOMB_X89_Y26_N8
\U16|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~6_combout\ = (\U16|Mux24~7_combout\ & ((\U16|Mux25~5_combout\) # ((\U16|Mux24~6_combout\)))) # (!\U16|Mux24~7_combout\ & (((!\U16|Mux24~6_combout\ & \U16|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux25~5_combout\,
	datab => \U16|Mux24~7_combout\,
	datac => \U16|Mux24~6_combout\,
	datad => \U16|Mux25~4_combout\,
	combout => \U16|Mux25~6_combout\);

-- Location: LCCOMB_X90_Y23_N28
\U16|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~7_combout\ = (\U16|Mux24~3_combout\ & ((\U16|Mux25~6_combout\ & ((\U16|a32~26_combout\))) # (!\U16|Mux25~6_combout\ & (\U16|ShiftLeft0~37_combout\)))) # (!\U16|Mux24~3_combout\ & (((\U16|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~37_combout\,
	datab => \U16|Mux24~3_combout\,
	datac => \U16|a32~26_combout\,
	datad => \U16|Mux25~6_combout\,
	combout => \U16|Mux25~7_combout\);

-- Location: LCCOMB_X90_Y23_N18
\U16|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux25~8_combout\ = (\U16|Mux27~0_combout\ & ((\U16|Mux24~8_combout\ & (\U16|Mux25~0_combout\)) # (!\U16|Mux24~8_combout\ & ((\U16|Mux25~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux25~0_combout\,
	datab => \U16|Mux27~0_combout\,
	datac => \U16|Mux24~8_combout\,
	datad => \U16|Mux25~7_combout\,
	combout => \U16|Mux25~8_combout\);

-- Location: LCFF_X90_Y23_N19
\U17|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux25~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(6));

-- Location: LCCOMB_X91_Y23_N24
\U1|sr_out[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[6]~4_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(6))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux25~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(6),
	datad => \U16|Mux25~8_combout\,
	combout => \U1|sr_out[6]~4_combout\);

-- Location: LCFF_X91_Y23_N25
\U1|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[6]~4_combout\,
	sdata => \U4|sr_out\(4),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(6));

-- Location: LCCOMB_X85_Y22_N18
\U2|m_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U2|m_out[4]~4_combout\ = (\U6|pstate.readmem_st~regout\ & (\U17|sr_out\(6))) # (!\U6|pstate.readmem_st~regout\ & ((\U6|pstate.writemem_st~regout\ & (\U17|sr_out\(6))) # (!\U6|pstate.writemem_st~regout\ & ((\U1|sr_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(6),
	datab => \U1|sr_out\(6),
	datac => \U6|pstate.readmem_st~regout\,
	datad => \U6|pstate.writemem_st~regout\,
	combout => \U2|m_out[4]~4_combout\);

-- Location: LCCOMB_X85_Y25_N20
\U4|sr_out~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~31_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(30),
	combout => \U4|sr_out~31_combout\);

-- Location: LCFF_X88_Y25_N11
\U4|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U4|sr_out~31_combout\,
	sload => VCC,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(30));

-- Location: LCCOMB_X86_Y21_N6
\U6|nstate.branch_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|nstate.branch_ex_st~0_combout\ = (\U6|Mux3~0_combout\ & (!\U4|sr_out\(30) & (\U6|pstate.decode_st~regout\ & !\U4|sr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Mux3~0_combout\,
	datab => \U4|sr_out\(30),
	datac => \U6|pstate.decode_st~regout\,
	datad => \U4|sr_out\(31),
	combout => \U6|nstate.branch_ex_st~0_combout\);

-- Location: LCFF_X87_Y25_N19
\U6|pstate.branch_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U6|nstate.branch_ex_st~0_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.branch_ex_st~regout\);

-- Location: LCCOMB_X88_Y22_N12
\U13|m_out[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U13|m_out[5]~31_combout\ = (\U11|sr_out\(5) & ((\U13|Equal0~3_combout\) # ((!\U13|Equal1~0_combout\ & \U1|sr_out\(5))))) # (!\U11|sr_out\(5) & (!\U13|Equal1~0_combout\ & (\U1|sr_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U11|sr_out\(5),
	datab => \U13|Equal1~0_combout\,
	datac => \U1|sr_out\(5),
	datad => \U13|Equal0~3_combout\,
	combout => \U13|m_out[5]~31_combout\);

-- Location: LCCOMB_X90_Y23_N26
\U16|a32~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|a32~25_combout\ = \U14|m_out[5]~45_combout\ $ (\U13|m_out[5]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U14|m_out[5]~45_combout\,
	datad => \U13|m_out[5]~31_combout\,
	combout => \U16|a32~25_combout\);

-- Location: LCCOMB_X90_Y23_N0
\U16|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~5_combout\ = (\U15|alu_ctr[1]~32_combout\ & (\U16|tmp[5]~10_combout\ & !\U15|alu_ctr[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U16|tmp[5]~10_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux26~5_combout\);

-- Location: LCCOMB_X90_Y23_N16
\U16|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~3_combout\ = (\U15|alu_ctr[1]~32_combout\ & (((!\U15|alu_ctr[0]~21_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & ((\U13|m_out[5]~31_combout\ & ((\U14|m_out[5]~45_combout\) # (\U15|alu_ctr[0]~21_combout\))) # (!\U13|m_out[5]~31_combout\ & 
-- (\U14|m_out[5]~45_combout\ & \U15|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[5]~31_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U14|m_out[5]~45_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux26~3_combout\);

-- Location: LCCOMB_X87_Y26_N18
\U16|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~1_combout\ = (\U16|Mux24~5_combout\ & (((\U16|Mux24~4_combout\)))) # (!\U16|Mux24~5_combout\ & ((\U16|Mux24~4_combout\ & (\U16|ShiftRight0~113_combout\)) # (!\U16|Mux24~4_combout\ & ((\U16|ShiftRight0~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~5_combout\,
	datab => \U16|ShiftRight0~113_combout\,
	datac => \U16|Mux24~4_combout\,
	datad => \U16|ShiftRight0~68_combout\,
	combout => \U16|Mux26~1_combout\);

-- Location: LCCOMB_X87_Y26_N20
\U16|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~2_combout\ = (\U16|Mux24~5_combout\ & ((\U16|Mux26~1_combout\ & (\U16|ShiftRight0~116_combout\)) # (!\U16|Mux26~1_combout\ & ((\U16|ShiftRight0~61_combout\))))) # (!\U16|Mux24~5_combout\ & (\U16|Mux26~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~5_combout\,
	datab => \U16|Mux26~1_combout\,
	datac => \U16|ShiftRight0~116_combout\,
	datad => \U16|ShiftRight0~61_combout\,
	combout => \U16|Mux26~2_combout\);

-- Location: LCCOMB_X90_Y23_N2
\U16|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~4_combout\ = (\U16|Mux24~19_combout\ & ((\U16|Mux26~3_combout\ & (\U16|Add1~10_combout\)) # (!\U16|Mux26~3_combout\ & ((\U16|Mux26~2_combout\))))) # (!\U16|Mux24~19_combout\ & (((\U16|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~19_combout\,
	datab => \U16|Add1~10_combout\,
	datac => \U16|Mux26~3_combout\,
	datad => \U16|Mux26~2_combout\,
	combout => \U16|Mux26~4_combout\);

-- Location: LCCOMB_X90_Y23_N14
\U16|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~6_combout\ = (\U16|Mux24~7_combout\ & ((\U16|Mux26~5_combout\) # ((\U16|Mux24~6_combout\)))) # (!\U16|Mux24~7_combout\ & (((!\U16|Mux24~6_combout\ & \U16|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux24~7_combout\,
	datab => \U16|Mux26~5_combout\,
	datac => \U16|Mux24~6_combout\,
	datad => \U16|Mux26~4_combout\,
	combout => \U16|Mux26~6_combout\);

-- Location: LCCOMB_X90_Y23_N4
\U16|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~7_combout\ = (\U16|Mux26~6_combout\ & (((\U16|a32~25_combout\) # (!\U16|Mux24~3_combout\)))) # (!\U16|Mux26~6_combout\ & (\U16|ShiftLeft0~34_combout\ & ((\U16|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~34_combout\,
	datab => \U16|a32~25_combout\,
	datac => \U16|Mux26~6_combout\,
	datad => \U16|Mux24~3_combout\,
	combout => \U16|Mux26~7_combout\);

-- Location: LCCOMB_X90_Y23_N12
\U16|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux26~8_combout\ = (\U16|Mux27~0_combout\ & ((\U16|Mux24~8_combout\ & (\U16|Mux26~0_combout\)) # (!\U16|Mux24~8_combout\ & ((\U16|Mux26~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux26~0_combout\,
	datab => \U16|Mux27~0_combout\,
	datac => \U16|Mux26~7_combout\,
	datad => \U16|Mux24~8_combout\,
	combout => \U16|Mux26~8_combout\);

-- Location: LCCOMB_X91_Y23_N22
\U1|sr_out[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[5]~3_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(5))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux26~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(5),
	datab => \U6|pstate.branch_ex_st~regout\,
	datad => \U16|Mux26~8_combout\,
	combout => \U1|sr_out[5]~3_combout\);

-- Location: LCFF_X91_Y23_N23
\U1|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[5]~3_combout\,
	sdata => \U4|sr_out\(3),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(5));

-- Location: LCCOMB_X85_Y21_N0
\U2|m_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U2|m_out[3]~3_combout\ = (\U6|pstate.writemem_st~regout\ & (\U17|sr_out\(5))) # (!\U6|pstate.writemem_st~regout\ & ((\U6|pstate.readmem_st~regout\ & (\U17|sr_out\(5))) # (!\U6|pstate.readmem_st~regout\ & ((\U1|sr_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(5),
	datab => \U6|pstate.writemem_st~regout\,
	datac => \U6|pstate.readmem_st~regout\,
	datad => \U1|sr_out\(5),
	combout => \U2|m_out[3]~3_combout\);

-- Location: LCCOMB_X88_Y25_N28
\U4|sr_out~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~30_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datac => \U3|altsyncram_component|auto_generated|q_a\(29),
	combout => \U4|sr_out~30_combout\);

-- Location: LCFF_X88_Y25_N29
\U4|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~30_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(29));

-- Location: LCCOMB_X86_Y21_N16
\U6|nstate.readmem_st~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|nstate.readmem_st~1_combout\ = (\U4|sr_out\(26) & (\U6|nstate.readmem_st~0_combout\ & (\U4|sr_out\(31) & !\U4|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(26),
	datab => \U6|nstate.readmem_st~0_combout\,
	datac => \U4|sr_out\(31),
	datad => \U4|sr_out\(29),
	combout => \U6|nstate.readmem_st~1_combout\);

-- Location: LCFF_X86_Y21_N17
\U6|pstate.readmem_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U6|nstate.readmem_st~1_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.readmem_st~regout\);

-- Location: LCCOMB_X86_Y22_N0
\U2|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U2|m_out[2]~2_combout\ = (\U6|pstate.writemem_st~regout\ & (((\U17|sr_out\(4))))) # (!\U6|pstate.writemem_st~regout\ & ((\U6|pstate.readmem_st~regout\ & ((\U17|sr_out\(4)))) # (!\U6|pstate.readmem_st~regout\ & (\U1|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(4),
	datab => \U6|pstate.writemem_st~regout\,
	datac => \U6|pstate.readmem_st~regout\,
	datad => \U17|sr_out\(4),
	combout => \U2|m_out[2]~2_combout\);

-- Location: LCCOMB_X88_Y25_N20
\U4|sr_out~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~27_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(26),
	combout => \U4|sr_out~27_combout\);

-- Location: LCFF_X88_Y25_N21
\U4|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~27_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(26));

-- Location: LCCOMB_X88_Y25_N12
\U6|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector2~1_combout\ = (\U4|sr_out\(28) & !\U4|sr_out\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(28),
	datac => \U4|sr_out\(27),
	combout => \U6|Selector2~1_combout\);

-- Location: LCCOMB_X88_Y25_N6
\U6|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector2~2_combout\ = (\U6|pstate.branch_ex_st~regout\) # ((!\U4|sr_out\(26) & (\U6|Selector2~0_combout\ & \U6|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U4|sr_out\(26),
	datac => \U6|Selector2~0_combout\,
	datad => \U6|Selector2~1_combout\,
	combout => \U6|Selector2~2_combout\);

-- Location: LCCOMB_X89_Y23_N8
\U15|alu_ctr[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[3]~16_combout\ = (\U4|sr_out\(2)) # ((\U4|sr_out\(5)) # ((\U4|sr_out\(3)) # (\U4|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(2),
	datab => \U4|sr_out\(5),
	datac => \U4|sr_out\(3),
	datad => \U4|sr_out\(4),
	combout => \U15|alu_ctr[3]~16_combout\);

-- Location: LCCOMB_X89_Y25_N8
\U15|alu_ctr[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[3]~17_combout\ = (!\U6|op_alu[2]~0_combout\ & (\U6|Selector1~1_combout\ & (!\U6|Selector2~2_combout\ & !\U15|alu_ctr[3]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|op_alu[2]~0_combout\,
	datab => \U6|Selector1~1_combout\,
	datac => \U6|Selector2~2_combout\,
	datad => \U15|alu_ctr[3]~16_combout\,
	combout => \U15|alu_ctr[3]~17_combout\);

-- Location: LCCOMB_X89_Y25_N14
\U15|alu_ctr[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[3]~18_combout\ = ((\U4|sr_out\(1) & (!\U15|alu_ctr[3]~17_combout\)) # (!\U4|sr_out\(1) & ((!\U15|alu_ctr~6_combout\)))) # (!\U4|sr_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(1),
	datab => \U4|sr_out\(0),
	datac => \U15|alu_ctr[3]~17_combout\,
	datad => \U15|alu_ctr~6_combout\,
	combout => \U15|alu_ctr[3]~18_combout\);

-- Location: LCCOMB_X89_Y25_N0
\U15|alu_ctr~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr~7_combout\ = (!\U4|sr_out\(3) & (!\U4|sr_out\(0) & (!\U4|sr_out\(4) & !\U4|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(3),
	datab => \U4|sr_out\(0),
	datac => \U4|sr_out\(4),
	datad => \U4|sr_out\(2),
	combout => \U15|alu_ctr~7_combout\);

-- Location: LCCOMB_X89_Y25_N26
\U15|alu_ctr~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr~8_combout\ = (!\U6|op_alu[2]~0_combout\ & (\U15|alu_ctr~7_combout\ & (!\U6|Selector2~2_combout\ & \U6|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|op_alu[2]~0_combout\,
	datab => \U15|alu_ctr~7_combout\,
	datac => \U6|Selector2~2_combout\,
	datad => \U6|Selector1~1_combout\,
	combout => \U15|alu_ctr~8_combout\);

-- Location: LCCOMB_X89_Y25_N24
\U15|alu_ctr[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[3]~19_combout\ = (\U15|alu_ctr[3]~18_combout\ & ((\U4|sr_out\(5)) # ((!\U15|alu_ctr~8_combout\) # (!\U4|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(5),
	datab => \U4|sr_out\(1),
	datac => \U15|alu_ctr[3]~18_combout\,
	datad => \U15|alu_ctr~8_combout\,
	combout => \U15|alu_ctr[3]~19_combout\);

-- Location: LCCOMB_X89_Y25_N30
\U15|alu_ctr[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[3]~20_combout\ = (\U15|alu_ctr[3]~19_combout\ & ((\U6|Selector2~2_combout\) # ((!\U15|alu_ctr[3]~15_combout\ & !\U15|Equal15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~15_combout\,
	datab => \U6|Selector2~2_combout\,
	datac => \U15|alu_ctr[3]~19_combout\,
	datad => \U15|Equal15~0_combout\,
	combout => \U15|alu_ctr[3]~20_combout\);

-- Location: LCCOMB_X89_Y25_N2
\U15|alu_ctr[3]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[3]~34_combout\ = (\U4|sr_out\(1) & (\U15|alu_ctr~6_combout\)) # (!\U4|sr_out\(1) & (((!\U4|sr_out\(5) & \U15|alu_ctr~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr~6_combout\,
	datab => \U4|sr_out\(1),
	datac => \U4|sr_out\(5),
	datad => \U15|alu_ctr~8_combout\,
	combout => \U15|alu_ctr[3]~34_combout\);

-- Location: LCCOMB_X89_Y25_N4
\U15|alu_ctr[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[0]~11_combout\ = (\U6|op_alu[2]~0_combout\ & ((\U6|Selector1~1_combout\) # (!\U6|Selector2~2_combout\))) # (!\U6|op_alu[2]~0_combout\ & (\U6|Selector2~2_combout\ $ (\U6|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|op_alu[2]~0_combout\,
	datac => \U6|Selector2~2_combout\,
	datad => \U6|Selector1~1_combout\,
	combout => \U15|alu_ctr[0]~11_combout\);

-- Location: LCCOMB_X89_Y25_N18
\U15|alu_ctr[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[0]~12_combout\ = (\U15|alu_ctr[0]~11_combout\ & ((\U4|sr_out\(1)) # ((\U4|sr_out\(0)) # (!\U15|alu_ctr~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(1),
	datab => \U4|sr_out\(0),
	datac => \U15|alu_ctr[0]~11_combout\,
	datad => \U15|alu_ctr~6_combout\,
	combout => \U15|alu_ctr[0]~12_combout\);

-- Location: LCCOMB_X89_Y25_N12
\U15|alu_ctr[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[0]~13_combout\ = (\U15|alu_ctr[0]~12_combout\ & ((!\U4|sr_out\(5)) # (!\U15|alu_ctr~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr~8_combout\,
	datac => \U4|sr_out\(5),
	datad => \U15|alu_ctr[0]~12_combout\,
	combout => \U15|alu_ctr[0]~13_combout\);

-- Location: LCCOMB_X89_Y25_N20
\U15|alu_ctr[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[3]~22_combout\ = (\U15|alu_ctr[3]~34_combout\) # ((!\U15|Equal15~1_combout\ & (\U15|alu_ctr[3]~20_combout\ & \U15|alu_ctr[0]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|Equal15~1_combout\,
	datab => \U15|alu_ctr[3]~20_combout\,
	datac => \U15|alu_ctr[3]~34_combout\,
	datad => \U15|alu_ctr[0]~13_combout\,
	combout => \U15|alu_ctr[3]~22_combout\);

-- Location: LCCOMB_X91_Y24_N28
\U16|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux29~14_combout\ = (!\U15|alu_ctr[2]~28_combout\ & ((!\U15|alu_ctr[3]~22_combout\) # (!\U15|alu_ctr[1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datad => \U15|alu_ctr[3]~22_combout\,
	combout => \U16|Mux29~14_combout\);

-- Location: LCCOMB_X92_Y26_N24
\U16|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~4_combout\ = (\U16|Mux29~5_combout\ & (((\U16|ShiftLeft0~20_combout\)))) # (!\U16|Mux29~5_combout\ & (\U13|m_out[3]~9_combout\ & ((\U14|m_out[3]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U16|ShiftLeft0~20_combout\,
	datac => \U14|m_out[3]~49_combout\,
	datad => \U16|Mux29~5_combout\,
	combout => \U16|Mux28~4_combout\);

-- Location: LCCOMB_X92_Y26_N10
\U16|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~1_combout\ = (\U16|Mux29~2_combout\ & (!\U16|ShiftLeft0~10_combout\)) # (!\U16|Mux29~2_combout\ & ((\U16|ShiftLeft0~10_combout\ & (\U16|ShiftRight0~64_combout\)) # (!\U16|ShiftLeft0~10_combout\ & ((\U16|ShiftRight0~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux29~2_combout\,
	datab => \U16|ShiftLeft0~10_combout\,
	datac => \U16|ShiftRight0~64_combout\,
	datad => \U16|ShiftRight0~92_combout\,
	combout => \U16|Mux28~1_combout\);

-- Location: LCCOMB_X92_Y26_N8
\U16|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~2_combout\ = (\U16|Mux29~2_combout\ & ((\U16|Mux28~1_combout\ & ((\U16|ShiftRight0~97_combout\))) # (!\U16|Mux28~1_combout\ & (\U16|ShiftRight0~67_combout\)))) # (!\U16|Mux29~2_combout\ & (((\U16|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux29~2_combout\,
	datab => \U16|ShiftRight0~67_combout\,
	datac => \U16|ShiftRight0~97_combout\,
	datad => \U16|Mux28~1_combout\,
	combout => \U16|Mux28~2_combout\);

-- Location: LCCOMB_X88_Y27_N20
\U16|ShiftRight0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~103_combout\ = (\U16|ShiftRight0~20_combout\ & ((\U16|ShiftRight0~101_combout\) # (\U16|ShiftRight0~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~20_combout\,
	datac => \U16|ShiftRight0~101_combout\,
	datad => \U16|ShiftRight0~102_combout\,
	combout => \U16|ShiftRight0~103_combout\);

-- Location: LCCOMB_X88_Y27_N16
\U16|ShiftRight0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~105_combout\ = (\U13|m_out[3]~9_combout\ & (((\U16|ShiftRight0~103_combout\) # (\U16|ShiftRight0~104_combout\)))) # (!\U13|m_out[3]~9_combout\ & (\U16|ShiftRight0~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~100_combout\,
	datab => \U16|ShiftRight0~103_combout\,
	datac => \U13|m_out[3]~9_combout\,
	datad => \U16|ShiftRight0~104_combout\,
	combout => \U16|ShiftRight0~105_combout\);

-- Location: LCCOMB_X92_Y26_N22
\U16|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~3_combout\ = (\U16|Mux29~1_combout\ & (((\U16|ShiftRight0~105_combout\)) # (!\U16|Mux29~5_combout\))) # (!\U16|Mux29~1_combout\ & (\U16|Mux29~5_combout\ & (\U16|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux29~1_combout\,
	datab => \U16|Mux29~5_combout\,
	datac => \U16|Mux28~2_combout\,
	datad => \U16|ShiftRight0~105_combout\,
	combout => \U16|Mux28~3_combout\);

-- Location: LCCOMB_X92_Y26_N30
\U16|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~5_combout\ = (\U16|Mux29~5_combout\ & (((!\U16|Mux28~4_combout\ & \U16|Mux28~3_combout\)))) # (!\U16|Mux29~5_combout\ & ((\U16|Mux28~3_combout\ & (\U16|Add1~6_combout\)) # (!\U16|Mux28~3_combout\ & ((\U16|Mux28~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Add1~6_combout\,
	datab => \U16|Mux29~5_combout\,
	datac => \U16|Mux28~4_combout\,
	datad => \U16|Mux28~3_combout\,
	combout => \U16|Mux28~5_combout\);

-- Location: LCCOMB_X92_Y26_N20
\U16|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~6_combout\ = (\U16|Mux29~9_combout\ & ((\U16|a32~22_combout\) # ((\U15|alu_ctr[3]~22_combout\)))) # (!\U16|Mux29~9_combout\ & (((!\U15|alu_ctr[3]~22_combout\ & \U16|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~22_combout\,
	datab => \U16|Mux29~9_combout\,
	datac => \U15|alu_ctr[3]~22_combout\,
	datad => \U16|Mux28~5_combout\,
	combout => \U16|Mux28~6_combout\);

-- Location: LCCOMB_X92_Y26_N6
\U16|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~7_combout\ = (\U16|Mux29~0_combout\ & ((\U16|Mux28~6_combout\ & (\U16|a32~23_combout\)) # (!\U16|Mux28~6_combout\ & ((\U16|ShiftLeft0~133_combout\))))) # (!\U16|Mux29~0_combout\ & (((\U16|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|a32~23_combout\,
	datab => \U16|Mux29~0_combout\,
	datac => \U16|ShiftLeft0~133_combout\,
	datad => \U16|Mux28~6_combout\,
	combout => \U16|Mux28~7_combout\);

-- Location: LCCOMB_X92_Y26_N4
\U16|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux28~8_combout\ = (\U16|Mux28~0_combout\) # ((\U16|Mux29~14_combout\ & \U16|Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|Mux28~0_combout\,
	datac => \U16|Mux29~14_combout\,
	datad => \U16|Mux28~7_combout\,
	combout => \U16|Mux28~8_combout\);

-- Location: LCFF_X92_Y26_N5
\U17|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux28~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(3));

-- Location: LCCOMB_X91_Y23_N30
\U1|sr_out[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[3]~1_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(3))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux28~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(3),
	datad => \U16|Mux28~8_combout\,
	combout => \U1|sr_out[3]~1_combout\);

-- Location: LCFF_X91_Y23_N31
\U1|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[3]~1_combout\,
	sdata => \U4|sr_out\(1),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(3));

-- Location: LCCOMB_X85_Y21_N10
\U2|m_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U2|m_out[1]~1_combout\ = (\U6|pstate.readmem_st~regout\ & (((\U17|sr_out\(3))))) # (!\U6|pstate.readmem_st~regout\ & ((\U6|pstate.writemem_st~regout\ & ((\U17|sr_out\(3)))) # (!\U6|pstate.writemem_st~regout\ & (\U1|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.readmem_st~regout\,
	datab => \U6|pstate.writemem_st~regout\,
	datac => \U1|sr_out\(3),
	datad => \U17|sr_out\(3),
	combout => \U2|m_out[1]~1_combout\);

-- Location: LCCOMB_X88_Y25_N0
\U4|sr_out~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~32_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iKEY~combout\(1),
	datac => \U3|altsyncram_component|auto_generated|q_a\(31),
	combout => \U4|sr_out~32_combout\);

-- Location: LCFF_X88_Y25_N1
\U4|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~32_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(31));

-- Location: LCCOMB_X86_Y21_N0
\U6|nstate.writemem_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|nstate.writemem_st~0_combout\ = (\U4|sr_out\(26) & (\U6|nstate.readmem_st~0_combout\ & (\U4|sr_out\(31) & \U4|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(26),
	datab => \U6|nstate.readmem_st~0_combout\,
	datac => \U4|sr_out\(31),
	datad => \U4|sr_out\(29),
	combout => \U6|nstate.writemem_st~0_combout\);

-- Location: LCFF_X86_Y21_N1
\U6|pstate.writemem_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U6|nstate.writemem_st~0_combout\,
	aclr => \ALT_INV_iKEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|pstate.writemem_st~regout\);

-- Location: LCCOMB_X91_Y23_N12
\U1|sr_out[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[2]~0_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(2))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux29~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(2),
	datab => \U6|pstate.branch_ex_st~regout\,
	datad => \U16|Mux29~15_combout\,
	combout => \U1|sr_out[2]~0_combout\);

-- Location: LCFF_X91_Y23_N13
\U1|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[2]~0_combout\,
	sdata => \U4|sr_out\(0),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(2));

-- Location: LCCOMB_X86_Y22_N2
\U2|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U2|m_out[0]~0_combout\ = (\U6|pstate.writemem_st~regout\ & (\U17|sr_out\(2))) # (!\U6|pstate.writemem_st~regout\ & ((\U6|pstate.readmem_st~regout\ & (\U17|sr_out\(2))) # (!\U6|pstate.readmem_st~regout\ & ((\U1|sr_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(2),
	datab => \U6|pstate.writemem_st~regout\,
	datac => \U1|sr_out\(2),
	datad => \U6|pstate.readmem_st~regout\,
	combout => \U2|m_out[0]~0_combout\);

-- Location: LCCOMB_X85_Y24_N4
\U4|sr_out~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~21_combout\ = (\iKEY~combout\(1) & ((\U6|pstate.fetch_st~regout\ & (\U4|sr_out\(20))) # (!\U6|pstate.fetch_st~regout\ & ((\U3|altsyncram_component|auto_generated|q_a\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.fetch_st~regout\,
	datab => \iKEY~combout\(1),
	datac => \U4|sr_out\(20),
	datad => \U3|altsyncram_component|auto_generated|q_a\(20),
	combout => \U4|sr_out~21_combout\);

-- Location: LCFF_X85_Y24_N5
\U4|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(20));

-- Location: LCCOMB_X85_Y24_N12
\U10|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|Equal1~1_combout\ = (\U10|Equal1~0_combout\ & !\U4|sr_out\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|Equal1~0_combout\,
	datad => \U4|sr_out\(20),
	combout => \U10|Equal1~1_combout\);

-- Location: LCCOMB_X85_Y25_N22
\U10|regB[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U10|regB[18]~14_combout\ = (!\U10|Equal1~1_combout\ & ((\U10|breg32~45_combout\ & (\U10|breg32_rtl_1_bypass\(29))) # (!\U10|breg32~45_combout\ & ((\U10|breg32_rtl_1|auto_generated|ram_block1a18\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U10|breg32_rtl_1_bypass\(29),
	datab => \U10|Equal1~1_combout\,
	datac => \U10|breg32~45_combout\,
	datad => \U10|breg32_rtl_1|auto_generated|ram_block1a18\,
	combout => \U10|regB[18]~14_combout\);

-- Location: LCCOMB_X87_Y25_N24
\U4|sr_out~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U4|sr_out~29_combout\ = (\iKEY~combout\(1) & \U3|altsyncram_component|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iKEY~combout\(1),
	datad => \U3|altsyncram_component|auto_generated|q_a\(28),
	combout => \U4|sr_out~29_combout\);

-- Location: LCFF_X87_Y25_N25
\U4|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U4|sr_out~29_combout\,
	ena => \U4|sr_out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|sr_out\(28));

-- Location: LCCOMB_X88_Y25_N18
\U6|nstate.readmem_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|nstate.readmem_st~0_combout\ = (\U4|sr_out\(27) & (!\U4|sr_out\(28) & (\U6|pstate.c_mem_add_st~regout\ & !\U4|sr_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(27),
	datab => \U4|sr_out\(28),
	datac => \U6|pstate.c_mem_add_st~regout\,
	datad => \U4|sr_out\(30),
	combout => \U6|nstate.readmem_st~0_combout\);

-- Location: LCCOMB_X88_Y25_N4
\U6|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector1~0_combout\ = (\U4|sr_out\(29) & (!\U4|sr_out\(26) & !\U4|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(29),
	datac => \U4|sr_out\(26),
	datad => \U4|sr_out\(31),
	combout => \U6|Selector1~0_combout\);

-- Location: LCCOMB_X88_Y25_N14
\U6|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U6|Selector1~1_combout\ = (\U6|pstate.branch_ex_st~regout\) # ((\U6|pstate.rtype_ex_st~regout\) # ((\U6|nstate.readmem_st~0_combout\ & \U6|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U6|nstate.readmem_st~0_combout\,
	datac => \U6|Selector1~0_combout\,
	datad => \U6|pstate.rtype_ex_st~regout\,
	combout => \U6|Selector1~1_combout\);

-- Location: LCCOMB_X89_Y23_N16
\U15|alu_ctr[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[1]~29_combout\ = (\U4|sr_out\(5)) # ((\U4|sr_out\(1) & (!\U4|sr_out\(3) & !\U4|sr_out\(0))) # (!\U4|sr_out\(1) & ((\U4|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(3),
	datab => \U4|sr_out\(1),
	datac => \U4|sr_out\(5),
	datad => \U4|sr_out\(0),
	combout => \U15|alu_ctr[1]~29_combout\);

-- Location: LCCOMB_X89_Y23_N14
\U15|alu_ctr[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[1]~30_combout\ = (!\U4|sr_out\(2) & ((\U15|alu_ctr[1]~29_combout\) # ((\U4|sr_out\(3) & !\U15|Equal15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(2),
	datab => \U15|alu_ctr[1]~29_combout\,
	datac => \U4|sr_out\(3),
	datad => \U15|Equal15~0_combout\,
	combout => \U15|alu_ctr[1]~30_combout\);

-- Location: LCCOMB_X89_Y23_N28
\U15|alu_ctr[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[1]~31_combout\ = (\U4|sr_out\(4)) # ((\U15|alu_ctr[1]~30_combout\) # (\U15|alu_ctr[1]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|sr_out\(4),
	datac => \U15|alu_ctr[1]~30_combout\,
	datad => \U15|alu_ctr[1]~25_combout\,
	combout => \U15|alu_ctr[1]~31_combout\);

-- Location: LCCOMB_X89_Y23_N18
\U15|alu_ctr[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U15|alu_ctr[1]~32_combout\ = (\U6|Selector1~1_combout\ & ((\U6|Selector2~2_combout\) # ((\U6|op_alu[2]~0_combout\) # (\U15|alu_ctr[1]~31_combout\)))) # (!\U6|Selector1~1_combout\ & (((!\U6|op_alu[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Selector2~2_combout\,
	datab => \U6|Selector1~1_combout\,
	datac => \U6|op_alu[2]~0_combout\,
	datad => \U15|alu_ctr[1]~31_combout\,
	combout => \U15|alu_ctr[1]~32_combout\);

-- Location: LCCOMB_X91_Y24_N24
\U16|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux31~4_combout\ = (!\U15|alu_ctr[0]~21_combout\ & ((\U15|alu_ctr[2]~28_combout\ & ((\U16|tmp[0]~0_combout\))) # (!\U15|alu_ctr[2]~28_combout\ & (\U16|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|Add1~0_combout\,
	datac => \U16|tmp[0]~0_combout\,
	datad => \U15|alu_ctr[0]~21_combout\,
	combout => \U16|Mux31~4_combout\);

-- Location: LCCOMB_X93_Y26_N18
\U16|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~36_combout\ = (\U13|m_out[3]~9_combout\ & ((\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~32_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~35_combout\,
	datad => \U16|ShiftRight0~32_combout\,
	combout => \U16|ShiftRight0~36_combout\);

-- Location: LCCOMB_X88_Y23_N14
\U16|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~37_combout\ = (!\U13|m_out[1]~41_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U14|m_out[1]~50_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U14|m_out[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U14|m_out[0]~3_combout\,
	datac => \U13|m_out[0]~7_combout\,
	datad => \U14|m_out[1]~50_combout\,
	combout => \U16|ShiftRight0~37_combout\);

-- Location: LCCOMB_X88_Y23_N26
\U16|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~39_combout\ = (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftRight0~37_combout\) # ((\U13|m_out[1]~41_combout\ & \U16|ShiftRight0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U16|ShiftRight0~37_combout\,
	datac => \U16|ShiftRight0~38_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftRight0~39_combout\);

-- Location: LCCOMB_X88_Y23_N10
\U16|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~43_combout\ = (!\U13|m_out[3]~9_combout\ & ((\U16|ShiftRight0~39_combout\) # ((\U13|m_out[2]~11_combout\ & \U16|ShiftRight0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftRight0~42_combout\,
	datad => \U16|ShiftRight0~39_combout\,
	combout => \U16|ShiftRight0~43_combout\);

-- Location: LCCOMB_X92_Y22_N0
\U16|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftRight0~44_combout\ = (\U13|m_out[4]~13_combout\ & (((\U16|ShiftRight0~29_combout\)))) # (!\U13|m_out[4]~13_combout\ & ((\U16|ShiftRight0~36_combout\) # ((\U16|ShiftRight0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[4]~13_combout\,
	datab => \U16|ShiftRight0~36_combout\,
	datac => \U16|ShiftRight0~43_combout\,
	datad => \U16|ShiftRight0~29_combout\,
	combout => \U16|ShiftRight0~44_combout\);

-- Location: LCCOMB_X91_Y24_N6
\U16|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux31~5_combout\ = (\U15|alu_ctr[2]~28_combout\ & (\U16|tmp[31]~62_combout\)) # (!\U15|alu_ctr[2]~28_combout\ & (((!\U16|ShiftLeft0~20_combout\ & \U16|ShiftRight0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|tmp[31]~62_combout\,
	datac => \U16|ShiftLeft0~20_combout\,
	datad => \U16|ShiftRight0~44_combout\,
	combout => \U16|Mux31~5_combout\);

-- Location: LCCOMB_X91_Y24_N8
\U16|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux31~6_combout\ = (\U16|Mux31~4_combout\) # ((\U15|alu_ctr[0]~21_combout\ & \U16|Mux31~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U16|Mux31~4_combout\,
	datad => \U16|Mux31~5_combout\,
	combout => \U16|Mux31~6_combout\);

-- Location: LCCOMB_X92_Y21_N8
\U16|ShiftLeft0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~131_combout\ = (!\U13|m_out[1]~41_combout\ & (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~19_combout\ & !\U13|m_out[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[1]~41_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~19_combout\,
	datad => \U13|m_out[3]~9_combout\,
	combout => \U16|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X92_Y21_N20
\U16|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux31~2_combout\ = (\U16|Mux24~2_combout\ & ((\U14|m_out[0]~3_combout\ & (!\U15|alu_ctr[2]~28_combout\ & \U16|ShiftLeft0~131_combout\)) # (!\U14|m_out[0]~3_combout\ & (\U15|alu_ctr[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|m_out[0]~3_combout\,
	datab => \U15|alu_ctr[2]~28_combout\,
	datac => \U16|ShiftLeft0~131_combout\,
	datad => \U16|Mux24~2_combout\,
	combout => \U16|Mux31~2_combout\);

-- Location: LCCOMB_X91_Y24_N26
\U16|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux31~0_combout\ = (!\U15|alu_ctr[3]~22_combout\ & ((\U13|m_out[0]~7_combout\ & ((\U15|alu_ctr[0]~21_combout\) # (\U14|m_out[0]~3_combout\))) # (!\U13|m_out[0]~7_combout\ & (\U15|alu_ctr[0]~21_combout\ & \U14|m_out[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U14|m_out[0]~3_combout\,
	datad => \U15|alu_ctr[3]~22_combout\,
	combout => \U16|Mux31~0_combout\);

-- Location: LCCOMB_X91_Y24_N16
\U16|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux31~1_combout\ = (\U16|Mux31~0_combout\) # ((\U15|alu_ctr[3]~22_combout\ & (\U15|alu_ctr[0]~21_combout\ & \U16|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U16|Add1~0_combout\,
	datad => \U16|Mux31~0_combout\,
	combout => \U16|Mux31~1_combout\);

-- Location: LCCOMB_X91_Y24_N10
\U16|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux31~3_combout\ = (\U13|m_out[0]~7_combout\ & (((\U16|Mux31~1_combout\ & !\U15|alu_ctr[2]~28_combout\)))) # (!\U13|m_out[0]~7_combout\ & ((\U16|Mux31~2_combout\) # ((\U16|Mux31~1_combout\ & !\U15|alu_ctr[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|Mux31~2_combout\,
	datac => \U16|Mux31~1_combout\,
	datad => \U15|alu_ctr[2]~28_combout\,
	combout => \U16|Mux31~3_combout\);

-- Location: LCCOMB_X91_Y24_N18
\U16|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux31~7_combout\ = (\U15|alu_ctr[1]~32_combout\ & (!\U15|alu_ctr[3]~22_combout\ & (\U16|Mux31~6_combout\))) # (!\U15|alu_ctr[1]~32_combout\ & (((\U16|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U15|alu_ctr[1]~32_combout\,
	datac => \U16|Mux31~6_combout\,
	datad => \U16|Mux31~3_combout\,
	combout => \U16|Mux31~7_combout\);

-- Location: LCFF_X91_Y24_N19
\U17|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(0));

-- Location: LCFF_X90_Y23_N13
\U17|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux26~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(5));

-- Location: LCCOMB_X88_Y29_N14
\U16|ShiftLeft0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~126_combout\ = (\U13|m_out[0]~7_combout\ & ((\U13|m_out[1]~41_combout\ & (\U12|sr_out\(27))) # (!\U13|m_out[1]~41_combout\ & ((\U12|sr_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U12|sr_out\(27),
	datab => \U12|sr_out\(29),
	datac => \U13|m_out[1]~41_combout\,
	datad => \U13|m_out[0]~7_combout\,
	combout => \U16|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X88_Y29_N6
\U16|ShiftLeft0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~127_combout\ = (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~126_combout\) # ((!\U13|m_out[0]~7_combout\ & \U16|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[0]~7_combout\,
	datab => \U16|ShiftLeft0~126_combout\,
	datac => \U13|m_out[2]~11_combout\,
	datad => \U16|Mux0~0_combout\,
	combout => \U16|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X88_Y29_N28
\U16|ShiftLeft0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~117_combout\ = (\U16|ShiftLeft0~115_combout\) # ((!\U13|m_out[0]~7_combout\ & \U16|ShiftLeft0~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftLeft0~115_combout\,
	datab => \U13|m_out[0]~7_combout\,
	datad => \U16|ShiftLeft0~116_combout\,
	combout => \U16|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X89_Y28_N10
\U16|ShiftLeft0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~128_combout\ = (!\U14|Equal2~0_combout\ & ((\U16|ShiftLeft0~127_combout\) # ((\U13|m_out[2]~11_combout\ & \U16|ShiftLeft0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U14|Equal2~0_combout\,
	datab => \U13|m_out[2]~11_combout\,
	datac => \U16|ShiftLeft0~127_combout\,
	datad => \U16|ShiftLeft0~117_combout\,
	combout => \U16|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X89_Y28_N8
\U16|ShiftLeft0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~129_combout\ = (\U13|m_out[3]~9_combout\ & (((\U16|ShiftLeft0~104_combout\)))) # (!\U13|m_out[3]~9_combout\ & ((\U14|m_out[16]~4_combout\) # ((\U16|ShiftLeft0~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datab => \U14|m_out[16]~4_combout\,
	datac => \U16|ShiftLeft0~104_combout\,
	datad => \U16|ShiftLeft0~128_combout\,
	combout => \U16|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X89_Y24_N20
\U16|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~70_combout\ = (\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~52_combout\)) # (!\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U16|ShiftLeft0~52_combout\,
	datac => \U16|ShiftLeft0~69_combout\,
	datad => \U13|m_out[2]~11_combout\,
	combout => \U16|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X89_Y24_N22
\U16|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~67_combout\ = (\U13|m_out[2]~11_combout\ & ((\U16|ShiftLeft0~23_combout\))) # (!\U13|m_out[2]~11_combout\ & (\U16|ShiftLeft0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[2]~11_combout\,
	datab => \U16|ShiftLeft0~36_combout\,
	datad => \U16|ShiftLeft0~23_combout\,
	combout => \U16|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X89_Y24_N30
\U16|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~71_combout\ = (\U13|m_out[3]~9_combout\ & ((\U16|ShiftLeft0~67_combout\))) # (!\U13|m_out[3]~9_combout\ & (\U16|ShiftLeft0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[3]~9_combout\,
	datac => \U16|ShiftLeft0~70_combout\,
	datad => \U16|ShiftLeft0~67_combout\,
	combout => \U16|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X88_Y24_N4
\U16|ShiftLeft0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|ShiftLeft0~130_combout\ = (!\U16|ShiftLeft0~20_combout\ & ((\U13|m_out[4]~13_combout\ & ((\U16|ShiftLeft0~71_combout\))) # (!\U13|m_out[4]~13_combout\ & (\U16|ShiftLeft0~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U13|m_out[4]~13_combout\,
	datab => \U16|ShiftLeft0~129_combout\,
	datac => \U16|ShiftLeft0~20_combout\,
	datad => \U16|ShiftLeft0~71_combout\,
	combout => \U16|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X88_Y21_N12
\U16|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~0_combout\ = (\U15|alu_ctr[0]~21_combout\ & (\U16|ShiftRight0~84_combout\ & (\U16|ShiftLeft0~131_combout\))) # (!\U15|alu_ctr[0]~21_combout\ & (((\U16|Add1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U16|ShiftRight0~84_combout\,
	datab => \U16|ShiftLeft0~131_combout\,
	datac => \U15|alu_ctr[0]~21_combout\,
	datad => \U16|Add1~60_combout\,
	combout => \U16|Mux1~0_combout\);

-- Location: LCCOMB_X88_Y24_N22
\U16|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~1_combout\ = (\U15|alu_ctr[3]~22_combout\ & (\U16|ShiftLeft0~130_combout\)) # (!\U15|alu_ctr[3]~22_combout\ & ((\U16|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datac => \U16|ShiftLeft0~130_combout\,
	datad => \U16|Mux1~0_combout\,
	combout => \U16|Mux1~1_combout\);

-- Location: LCCOMB_X89_Y24_N24
\U16|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~2_combout\ = (\U15|alu_ctr[1]~32_combout\ & ((\U16|tmp[30]~60_combout\))) # (!\U15|alu_ctr[1]~32_combout\ & (\U13|m_out[30]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U13|m_out[30]~14_combout\,
	datac => \U16|tmp[30]~60_combout\,
	datad => \U15|alu_ctr[1]~32_combout\,
	combout => \U16|Mux1~2_combout\);

-- Location: LCCOMB_X88_Y24_N8
\U16|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~3_combout\ = (\U15|alu_ctr[1]~32_combout\ & (\U15|alu_ctr[2]~28_combout\ & ((!\U16|Mux1~2_combout\)))) # (!\U15|alu_ctr[1]~32_combout\ & (((\U14|m_out[30]~6_combout\) # (\U16|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U14|m_out[30]~6_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux1~2_combout\,
	combout => \U16|Mux1~3_combout\);

-- Location: LCCOMB_X88_Y24_N2
\U16|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~4_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((\U15|alu_ctr[1]~32_combout\ & \U16|Mux1~2_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U15|alu_ctr[1]~32_combout\) # ((\U14|m_out[30]~6_combout\ & \U16|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U14|m_out[30]~6_combout\,
	datac => \U15|alu_ctr[1]~32_combout\,
	datad => \U16|Mux1~2_combout\,
	combout => \U16|Mux1~4_combout\);

-- Location: LCCOMB_X88_Y24_N20
\U16|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~5_combout\ = (\U15|alu_ctr[0]~21_combout\ & ((\U16|Mux1~4_combout\ & (!\U15|alu_ctr[3]~22_combout\)) # (!\U16|Mux1~4_combout\ & ((\U16|Mux1~3_combout\))))) # (!\U15|alu_ctr[0]~21_combout\ & (\U16|Mux1~3_combout\ & (\U15|alu_ctr[3]~22_combout\ $ 
-- (\U16|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U16|Mux1~3_combout\,
	datad => \U16|Mux1~4_combout\,
	combout => \U16|Mux1~5_combout\);

-- Location: LCCOMB_X88_Y24_N6
\U16|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~6_combout\ = (\U15|alu_ctr[3]~22_combout\ & (!\U15|alu_ctr[0]~21_combout\ & ((\U16|Mux1~3_combout\) # (!\U16|Mux1~4_combout\)))) # (!\U15|alu_ctr[3]~22_combout\ & (((!\U16|Mux1~3_combout\ & \U16|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[3]~22_combout\,
	datab => \U15|alu_ctr[0]~21_combout\,
	datac => \U16|Mux1~3_combout\,
	datad => \U16|Mux1~4_combout\,
	combout => \U16|Mux1~6_combout\);

-- Location: LCCOMB_X88_Y24_N24
\U16|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U16|Mux1~7_combout\ = (\U15|alu_ctr[2]~28_combout\ & (((!\U16|Mux1~5_combout\ & \U16|Mux1~6_combout\)))) # (!\U15|alu_ctr[2]~28_combout\ & ((\U16|Mux1~6_combout\ & (\U16|Mux1~1_combout\)) # (!\U16|Mux1~6_combout\ & ((\U16|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U15|alu_ctr[2]~28_combout\,
	datab => \U16|Mux1~1_combout\,
	datac => \U16|Mux1~5_combout\,
	datad => \U16|Mux1~6_combout\,
	combout => \U16|Mux1~7_combout\);

-- Location: LCFF_X88_Y24_N25
\U17|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U16|Mux1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U17|sr_out\(30));

-- Location: LCFF_X85_Y24_N7
\U5|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(2));

-- Location: LCCOMB_X87_Y22_N12
\U5|sr_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U5|sr_out[4]~feeder_combout\ = \U3|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|altsyncram_component|auto_generated|q_a\(4),
	combout => \U5|sr_out[4]~feeder_combout\);

-- Location: LCFF_X87_Y22_N13
\U5|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U5|sr_out[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(4));

-- Location: LCFF_X85_Y25_N21
\U5|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(7));

-- Location: LCFF_X87_Y22_N11
\U5|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(10));

-- Location: LCFF_X85_Y23_N29
\U5|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(13));

-- Location: LCFF_X85_Y22_N31
\U5|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(14));

-- Location: LCFF_X86_Y23_N11
\U5|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(15));

-- Location: LCFF_X85_Y22_N17
\U5|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(16));

-- Location: LCFF_X83_Y23_N7
\U5|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(18));

-- Location: LCFF_X83_Y23_N11
\U5|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	sdata => \U3|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|sr_out\(21));

-- Location: LCCOMB_X91_Y24_N0
\U1|sr_out~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out~26_combout\ = (\U6|pstate.branch_ex_st~regout\ & (((\U17|sr_out\(0))))) # (!\U6|pstate.branch_ex_st~regout\ & (!\U6|pstate.jump_ex_st~regout\ & ((\U16|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.jump_ex_st~regout\,
	datab => \U17|sr_out\(0),
	datac => \U6|pstate.branch_ex_st~regout\,
	datad => \U16|Mux31~7_combout\,
	combout => \U1|sr_out~26_combout\);

-- Location: LCFF_X91_Y24_N1
\U1|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out~26_combout\,
	sclr => \ALT_INV_iKEY~combout\(1),
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(0));

-- Location: LCCOMB_X91_Y23_N16
\U1|sr_out[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[4]~2_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(4))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux27~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(4),
	datab => \U6|pstate.branch_ex_st~regout\,
	datad => \U16|Mux27~9_combout\,
	combout => \U1|sr_out[4]~2_combout\);

-- Location: LCFF_X91_Y23_N17
\U1|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[4]~2_combout\,
	sdata => \U4|sr_out\(2),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(4));

-- Location: LCCOMB_X91_Y23_N28
\U1|sr_out[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[8]~6_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(8))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(8),
	datad => \U16|Mux23~7_combout\,
	combout => \U1|sr_out[8]~6_combout\);

-- Location: LCFF_X91_Y23_N29
\U1|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[8]~6_combout\,
	sdata => \U4|sr_out\(6),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(8));

-- Location: LCCOMB_X91_Y23_N26
\U1|sr_out[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[10]~8_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(10))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux21~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(10),
	datad => \U16|Mux21~7_combout\,
	combout => \U1|sr_out[10]~8_combout\);

-- Location: LCFF_X91_Y23_N27
\U1|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[10]~8_combout\,
	sdata => \U4|sr_out\(8),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(10));

-- Location: LCCOMB_X88_Y28_N22
\U1|sr_out[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[11]~9_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(11))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux20~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(11),
	datad => \U16|Mux20~7_combout\,
	combout => \U1|sr_out[11]~9_combout\);

-- Location: LCFF_X88_Y28_N23
\U1|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[11]~9_combout\,
	sdata => \U4|sr_out\(9),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(11));

-- Location: LCCOMB_X92_Y24_N22
\U1|sr_out[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[13]~11_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(13))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(13),
	datad => \U16|Mux18~19_combout\,
	combout => \U1|sr_out[13]~11_combout\);

-- Location: LCFF_X92_Y24_N23
\U1|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[13]~11_combout\,
	sdata => \U4|sr_out\(11),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(13));

-- Location: LCCOMB_X91_Y29_N4
\U1|sr_out[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[15]~13_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(15))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(15),
	datad => \U16|Mux16~7_combout\,
	combout => \U1|sr_out[15]~13_combout\);

-- Location: LCFF_X91_Y29_N5
\U1|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[15]~13_combout\,
	sdata => \U4|sr_out\(13),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(15));

-- Location: LCCOMB_X92_Y24_N26
\U1|sr_out[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[16]~14_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(16))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(16),
	datad => \U16|Mux15~8_combout\,
	combout => \U1|sr_out[16]~14_combout\);

-- Location: LCFF_X92_Y24_N27
\U1|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[16]~14_combout\,
	sdata => \U4|sr_out\(14),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(16));

-- Location: LCCOMB_X92_Y25_N16
\U1|sr_out[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out[25]~23_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(25))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U16|Mux6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(25),
	datad => \U16|Mux6~10_combout\,
	combout => \U1|sr_out[25]~23_combout\);

-- Location: LCFF_X92_Y25_N17
\U1|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out[25]~23_combout\,
	sdata => \U4|sr_out\(23),
	sclr => \ALT_INV_iKEY~combout\(1),
	sload => \U6|pstate.jump_ex_st~regout\,
	ena => \U1|sr_out[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(25));

-- Location: LCCOMB_X93_Y24_N0
\U1|sr_out~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out~31_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(28))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U6|pstate.jump_ex_st~regout\ & (\U17|sr_out\(28))) # (!\U6|pstate.jump_ex_st~regout\ & ((\U16|Mux3~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(28),
	datac => \U6|pstate.jump_ex_st~regout\,
	datad => \U16|Mux3~10_combout\,
	combout => \U1|sr_out~31_combout\);

-- Location: LCFF_X93_Y24_N1
\U1|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out~31_combout\,
	sclr => \ALT_INV_iKEY~combout\(1),
	ena => \U1|sr_out[29]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(28));

-- Location: LCCOMB_X93_Y24_N24
\U1|sr_out~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U1|sr_out~34_combout\ = (\U6|pstate.branch_ex_st~regout\ & (\U17|sr_out\(30))) # (!\U6|pstate.branch_ex_st~regout\ & ((\U6|pstate.jump_ex_st~regout\ & (\U17|sr_out\(30))) # (!\U6|pstate.jump_ex_st~regout\ & ((\U16|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U6|pstate.branch_ex_st~regout\,
	datab => \U17|sr_out\(30),
	datac => \U6|pstate.jump_ex_st~regout\,
	datad => \U16|Mux1~7_combout\,
	combout => \U1|sr_out~34_combout\);

-- Location: LCFF_X93_Y24_N25
\U1|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_iKEY~combout\(0),
	datain => \U1|sr_out~34_combout\,
	sclr => \ALT_INV_iKEY~combout\(1),
	ena => \U1|sr_out[29]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|sr_out\(30));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(1),
	combout => \iSW~combout\(1));

-- Location: LCCOMB_X86_Y24_N0
\U20|m_out[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[29]~3_combout\ = (\U20|m_out[29]~2_combout\ & (((\U5|sr_out\(29)) # (!\iSW~combout\(1))))) # (!\U20|m_out[29]~2_combout\ & (\U4|sr_out\(29) & ((\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[29]~2_combout\,
	datab => \U4|sr_out\(29),
	datac => \U5|sr_out\(29),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[29]~3_combout\);

-- Location: LCCOMB_X86_Y24_N12
\U20|m_out[28]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[28]~0_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & (\U4|sr_out\(28))) # (!\iSW~combout\(1) & ((\U1|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U4|sr_out\(28),
	datac => \U1|sr_out\(28),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[28]~0_combout\);

-- Location: LCCOMB_X86_Y24_N26
\U20|m_out[28]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[28]~1_combout\ = (\iSW~combout\(0) & ((\U20|m_out[28]~0_combout\ & ((\U5|sr_out\(28)))) # (!\U20|m_out[28]~0_combout\ & (\U17|sr_out\(28))))) # (!\iSW~combout\(0) & (((\U20|m_out[28]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U17|sr_out\(28),
	datac => \U5|sr_out\(28),
	datad => \U20|m_out[28]~0_combout\,
	combout => \U20|m_out[28]~1_combout\);

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(0),
	combout => \iSW~combout\(0));

-- Location: LCCOMB_X85_Y25_N4
\U20|m_out[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[30]~4_combout\ = (\iSW~combout\(1) & (((\U4|sr_out\(30)) # (\iSW~combout\(0))))) # (!\iSW~combout\(1) & (\U1|sr_out\(30) & ((!\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U1|sr_out\(30),
	datac => \U4|sr_out\(30),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[30]~4_combout\);

-- Location: LCCOMB_X85_Y25_N10
\U20|m_out[30]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[30]~5_combout\ = (\U20|m_out[30]~4_combout\ & (((\U5|sr_out\(30)) # (!\iSW~combout\(0))))) # (!\U20|m_out[30]~4_combout\ & (\U17|sr_out\(30) & ((\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(30),
	datab => \U5|sr_out\(30),
	datac => \U20|m_out[30]~4_combout\,
	datad => \iSW~combout\(0),
	combout => \U20|m_out[30]~5_combout\);

-- Location: LCCOMB_X86_Y24_N6
\U20|m_out[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[31]~7_combout\ = (\U20|m_out[31]~6_combout\ & ((\U5|sr_out\(31)) # ((!\iSW~combout\(1))))) # (!\U20|m_out[31]~6_combout\ & (((\U4|sr_out\(31) & \iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[31]~6_combout\,
	datab => \U5|sr_out\(31),
	datac => \U4|sr_out\(31),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[31]~7_combout\);

-- Location: LCCOMB_X1_Y36_N0
\Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\U20|m_out[30]~5_combout\ & (!\U20|m_out[29]~3_combout\ & (\U20|m_out[28]~1_combout\ $ (!\U20|m_out[31]~7_combout\)))) # (!\U20|m_out[30]~5_combout\ & (\U20|m_out[28]~1_combout\ & (\U20|m_out[29]~3_combout\ $ 
-- (!\U20|m_out[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[29]~3_combout\,
	datab => \U20|m_out[28]~1_combout\,
	datac => \U20|m_out[30]~5_combout\,
	datad => \U20|m_out[31]~7_combout\,
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X1_Y36_N26
\Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\U20|m_out[29]~3_combout\ & ((\U20|m_out[28]~1_combout\ & ((\U20|m_out[31]~7_combout\))) # (!\U20|m_out[28]~1_combout\ & (\U20|m_out[30]~5_combout\)))) # (!\U20|m_out[29]~3_combout\ & (\U20|m_out[30]~5_combout\ & 
-- (\U20|m_out[28]~1_combout\ $ (\U20|m_out[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[29]~3_combout\,
	datab => \U20|m_out[28]~1_combout\,
	datac => \U20|m_out[30]~5_combout\,
	datad => \U20|m_out[31]~7_combout\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X1_Y36_N20
\Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\U20|m_out[30]~5_combout\ & (\U20|m_out[31]~7_combout\ & ((\U20|m_out[29]~3_combout\) # (!\U20|m_out[28]~1_combout\)))) # (!\U20|m_out[30]~5_combout\ & (\U20|m_out[29]~3_combout\ & (!\U20|m_out[28]~1_combout\ & 
-- !\U20|m_out[31]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[29]~3_combout\,
	datab => \U20|m_out[28]~1_combout\,
	datac => \U20|m_out[30]~5_combout\,
	datad => \U20|m_out[31]~7_combout\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X1_Y36_N22
\Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\U20|m_out[28]~1_combout\ & (\U20|m_out[29]~3_combout\ $ ((!\U20|m_out[30]~5_combout\)))) # (!\U20|m_out[28]~1_combout\ & ((\U20|m_out[29]~3_combout\ & (!\U20|m_out[30]~5_combout\ & \U20|m_out[31]~7_combout\)) # 
-- (!\U20|m_out[29]~3_combout\ & (\U20|m_out[30]~5_combout\ & !\U20|m_out[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[29]~3_combout\,
	datab => \U20|m_out[28]~1_combout\,
	datac => \U20|m_out[30]~5_combout\,
	datad => \U20|m_out[31]~7_combout\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X1_Y36_N8
\Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\U20|m_out[29]~3_combout\ & (\U20|m_out[28]~1_combout\ & ((!\U20|m_out[31]~7_combout\)))) # (!\U20|m_out[29]~3_combout\ & ((\U20|m_out[30]~5_combout\ & ((!\U20|m_out[31]~7_combout\))) # (!\U20|m_out[30]~5_combout\ & 
-- (\U20|m_out[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[29]~3_combout\,
	datab => \U20|m_out[28]~1_combout\,
	datac => \U20|m_out[30]~5_combout\,
	datad => \U20|m_out[31]~7_combout\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X1_Y36_N6
\Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\U20|m_out[29]~3_combout\ & (!\U20|m_out[31]~7_combout\ & ((\U20|m_out[28]~1_combout\) # (!\U20|m_out[30]~5_combout\)))) # (!\U20|m_out[29]~3_combout\ & (\U20|m_out[28]~1_combout\ & (\U20|m_out[30]~5_combout\ $ 
-- (!\U20|m_out[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[29]~3_combout\,
	datab => \U20|m_out[28]~1_combout\,
	datac => \U20|m_out[30]~5_combout\,
	datad => \U20|m_out[31]~7_combout\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X1_Y36_N12
\Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\U20|m_out[28]~1_combout\ & ((\U20|m_out[31]~7_combout\) # (\U20|m_out[29]~3_combout\ $ (\U20|m_out[30]~5_combout\)))) # (!\U20|m_out[28]~1_combout\ & ((\U20|m_out[29]~3_combout\) # (\U20|m_out[30]~5_combout\ $ 
-- (\U20|m_out[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[29]~3_combout\,
	datab => \U20|m_out[28]~1_combout\,
	datac => \U20|m_out[30]~5_combout\,
	datad => \U20|m_out[31]~7_combout\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X92_Y25_N4
\U20|m_out[27]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[27]~14_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & ((\U17|sr_out\(27)))) # (!\iSW~combout\(0) & (\U1|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U1|sr_out\(27),
	datac => \U17|sr_out\(27),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[27]~14_combout\);

-- Location: LCCOMB_X93_Y25_N6
\U20|m_out[27]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[27]~15_combout\ = (\U20|m_out[27]~14_combout\ & ((\U5|sr_out\(27)) # ((!\iSW~combout\(1))))) # (!\U20|m_out[27]~14_combout\ & (((\U4|sr_out\(27) & \iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(27),
	datab => \U4|sr_out\(27),
	datac => \U20|m_out[27]~14_combout\,
	datad => \iSW~combout\(1),
	combout => \U20|m_out[27]~15_combout\);

-- Location: LCCOMB_X92_Y25_N8
\U20|m_out[25]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[25]~10_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & (\U17|sr_out\(25))) # (!\iSW~combout\(0) & ((\U1|sr_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U17|sr_out\(25),
	datac => \U1|sr_out\(25),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[25]~10_combout\);

-- Location: LCCOMB_X85_Y26_N28
\U20|m_out[25]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[25]~11_combout\ = (\U20|m_out[25]~10_combout\ & (((\U5|sr_out\(25)) # (!\iSW~combout\(1))))) # (!\U20|m_out[25]~10_combout\ & (\U4|sr_out\(25) & ((\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(25),
	datab => \U20|m_out[25]~10_combout\,
	datac => \U5|sr_out\(25),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[25]~11_combout\);

-- Location: LCCOMB_X92_Y25_N6
\U20|m_out[26]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[26]~12_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & (\U4|sr_out\(26))) # (!\iSW~combout\(1) & ((\U1|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U4|sr_out\(26),
	datac => \iSW~combout\(1),
	datad => \U1|sr_out\(26),
	combout => \U20|m_out[26]~12_combout\);

-- Location: LCCOMB_X85_Y26_N14
\U20|m_out[26]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[26]~13_combout\ = (\iSW~combout\(0) & ((\U20|m_out[26]~12_combout\ & (\U5|sr_out\(26))) # (!\U20|m_out[26]~12_combout\ & ((\U17|sr_out\(26)))))) # (!\iSW~combout\(0) & (\U20|m_out[26]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U20|m_out[26]~12_combout\,
	datac => \U5|sr_out\(26),
	datad => \U17|sr_out\(26),
	combout => \U20|m_out[26]~13_combout\);

-- Location: LCCOMB_X85_Y26_N26
\U20|m_out[24]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[24]~9_combout\ = (\U20|m_out[24]~8_combout\ & (((\U5|sr_out\(24)) # (!\iSW~combout\(0))))) # (!\U20|m_out[24]~8_combout\ & (\U17|sr_out\(24) & ((\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[24]~8_combout\,
	datab => \U17|sr_out\(24),
	datac => \U5|sr_out\(24),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[24]~9_combout\);

-- Location: LCCOMB_X85_Y26_N0
\Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\U20|m_out[27]~15_combout\ & (\U20|m_out[24]~9_combout\ & (\U20|m_out[25]~11_combout\ $ (\U20|m_out[26]~13_combout\)))) # (!\U20|m_out[27]~15_combout\ & (!\U20|m_out[25]~11_combout\ & (\U20|m_out[26]~13_combout\ $ 
-- (\U20|m_out[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[27]~15_combout\,
	datab => \U20|m_out[25]~11_combout\,
	datac => \U20|m_out[26]~13_combout\,
	datad => \U20|m_out[24]~9_combout\,
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X85_Y26_N10
\Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\U20|m_out[27]~15_combout\ & ((\U20|m_out[24]~9_combout\ & (\U20|m_out[25]~11_combout\)) # (!\U20|m_out[24]~9_combout\ & ((\U20|m_out[26]~13_combout\))))) # (!\U20|m_out[27]~15_combout\ & (\U20|m_out[26]~13_combout\ & 
-- (\U20|m_out[25]~11_combout\ $ (\U20|m_out[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[27]~15_combout\,
	datab => \U20|m_out[25]~11_combout\,
	datac => \U20|m_out[26]~13_combout\,
	datad => \U20|m_out[24]~9_combout\,
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X85_Y26_N8
\Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\U20|m_out[27]~15_combout\ & (\U20|m_out[26]~13_combout\ & ((\U20|m_out[25]~11_combout\) # (!\U20|m_out[24]~9_combout\)))) # (!\U20|m_out[27]~15_combout\ & (\U20|m_out[25]~11_combout\ & (!\U20|m_out[26]~13_combout\ & 
-- !\U20|m_out[24]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[27]~15_combout\,
	datab => \U20|m_out[25]~11_combout\,
	datac => \U20|m_out[26]~13_combout\,
	datad => \U20|m_out[24]~9_combout\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X85_Y26_N30
\Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\U20|m_out[24]~9_combout\ & ((\U20|m_out[25]~11_combout\ $ (!\U20|m_out[26]~13_combout\)))) # (!\U20|m_out[24]~9_combout\ & ((\U20|m_out[27]~15_combout\ & (\U20|m_out[25]~11_combout\ & !\U20|m_out[26]~13_combout\)) # 
-- (!\U20|m_out[27]~15_combout\ & (!\U20|m_out[25]~11_combout\ & \U20|m_out[26]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[27]~15_combout\,
	datab => \U20|m_out[25]~11_combout\,
	datac => \U20|m_out[26]~13_combout\,
	datad => \U20|m_out[24]~9_combout\,
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X85_Y26_N24
\Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\U20|m_out[25]~11_combout\ & (!\U20|m_out[27]~15_combout\ & ((\U20|m_out[24]~9_combout\)))) # (!\U20|m_out[25]~11_combout\ & ((\U20|m_out[26]~13_combout\ & (!\U20|m_out[27]~15_combout\)) # (!\U20|m_out[26]~13_combout\ & 
-- ((\U20|m_out[24]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[27]~15_combout\,
	datab => \U20|m_out[25]~11_combout\,
	datac => \U20|m_out[26]~13_combout\,
	datad => \U20|m_out[24]~9_combout\,
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X85_Y26_N6
\Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\U20|m_out[25]~11_combout\ & (!\U20|m_out[27]~15_combout\ & ((\U20|m_out[24]~9_combout\) # (!\U20|m_out[26]~13_combout\)))) # (!\U20|m_out[25]~11_combout\ & (\U20|m_out[24]~9_combout\ & (\U20|m_out[27]~15_combout\ $ 
-- (!\U20|m_out[26]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[27]~15_combout\,
	datab => \U20|m_out[25]~11_combout\,
	datac => \U20|m_out[26]~13_combout\,
	datad => \U20|m_out[24]~9_combout\,
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X85_Y26_N16
\Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\U20|m_out[24]~9_combout\ & ((\U20|m_out[27]~15_combout\) # (\U20|m_out[25]~11_combout\ $ (\U20|m_out[26]~13_combout\)))) # (!\U20|m_out[24]~9_combout\ & ((\U20|m_out[25]~11_combout\) # (\U20|m_out[27]~15_combout\ $ 
-- (\U20|m_out[26]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[27]~15_combout\,
	datab => \U20|m_out[25]~11_combout\,
	datac => \U20|m_out[26]~13_combout\,
	datad => \U20|m_out[24]~9_combout\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X85_Y26_N18
\U20|m_out[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[22]~20_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & (\U4|sr_out\(22))) # (!\iSW~combout\(1) & ((\U1|sr_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U4|sr_out\(22),
	datac => \U1|sr_out\(22),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[22]~20_combout\);

-- Location: LCCOMB_X85_Y24_N2
\U20|m_out[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[22]~21_combout\ = (\U20|m_out[22]~20_combout\ & ((\U5|sr_out\(22)) # ((!\iSW~combout\(0))))) # (!\U20|m_out[22]~20_combout\ & (((\iSW~combout\(0) & \U17|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(22),
	datab => \U20|m_out[22]~20_combout\,
	datac => \iSW~combout\(0),
	datad => \U17|sr_out\(22),
	combout => \U20|m_out[22]~21_combout\);

-- Location: LCCOMB_X88_Y28_N14
\U20|m_out[21]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[21]~18_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & ((\U17|sr_out\(21)))) # (!\iSW~combout\(0) & (\U1|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U1|sr_out\(21),
	datac => \U17|sr_out\(21),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[21]~18_combout\);

-- Location: LCCOMB_X83_Y23_N10
\U20|m_out[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[21]~19_combout\ = (\U20|m_out[21]~18_combout\ & (((\U5|sr_out\(21)) # (!\iSW~combout\(1))))) # (!\U20|m_out[21]~18_combout\ & (\U4|sr_out\(21) & ((\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(21),
	datab => \U20|m_out[21]~18_combout\,
	datac => \U5|sr_out\(21),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[21]~19_combout\);

-- Location: LCCOMB_X83_Y23_N4
\U20|m_out[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[23]~23_combout\ = (\U20|m_out[23]~22_combout\ & (((\U5|sr_out\(23)) # (!\iSW~combout\(1))))) # (!\U20|m_out[23]~22_combout\ & (\U4|sr_out\(23) & ((\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[23]~22_combout\,
	datab => \U4|sr_out\(23),
	datac => \U5|sr_out\(23),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[23]~23_combout\);

-- Location: LCCOMB_X88_Y28_N8
\U20|m_out[20]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[20]~17_combout\ = (\U20|m_out[20]~16_combout\ & (((\U5|sr_out\(20)) # (!\iSW~combout\(0))))) # (!\U20|m_out[20]~16_combout\ & (\U17|sr_out\(20) & ((\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[20]~16_combout\,
	datab => \U17|sr_out\(20),
	datac => \U5|sr_out\(20),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[20]~17_combout\);

-- Location: LCCOMB_X1_Y34_N16
\Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\U20|m_out[22]~21_combout\ & (!\U20|m_out[21]~19_combout\ & (\U20|m_out[23]~23_combout\ $ (!\U20|m_out[20]~17_combout\)))) # (!\U20|m_out[22]~21_combout\ & (\U20|m_out[20]~17_combout\ & (\U20|m_out[21]~19_combout\ $ 
-- (!\U20|m_out[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[22]~21_combout\,
	datab => \U20|m_out[21]~19_combout\,
	datac => \U20|m_out[23]~23_combout\,
	datad => \U20|m_out[20]~17_combout\,
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X1_Y34_N6
\Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\U20|m_out[21]~19_combout\ & ((\U20|m_out[20]~17_combout\ & ((\U20|m_out[23]~23_combout\))) # (!\U20|m_out[20]~17_combout\ & (\U20|m_out[22]~21_combout\)))) # (!\U20|m_out[21]~19_combout\ & (\U20|m_out[22]~21_combout\ & 
-- (\U20|m_out[23]~23_combout\ $ (\U20|m_out[20]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[22]~21_combout\,
	datab => \U20|m_out[21]~19_combout\,
	datac => \U20|m_out[23]~23_combout\,
	datad => \U20|m_out[20]~17_combout\,
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X1_Y34_N28
\Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\U20|m_out[22]~21_combout\ & (\U20|m_out[23]~23_combout\ & ((\U20|m_out[21]~19_combout\) # (!\U20|m_out[20]~17_combout\)))) # (!\U20|m_out[22]~21_combout\ & (\U20|m_out[21]~19_combout\ & (!\U20|m_out[23]~23_combout\ & 
-- !\U20|m_out[20]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[22]~21_combout\,
	datab => \U20|m_out[21]~19_combout\,
	datac => \U20|m_out[23]~23_combout\,
	datad => \U20|m_out[20]~17_combout\,
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X1_Y34_N10
\Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (\U20|m_out[20]~17_combout\ & (\U20|m_out[22]~21_combout\ $ ((!\U20|m_out[21]~19_combout\)))) # (!\U20|m_out[20]~17_combout\ & ((\U20|m_out[22]~21_combout\ & (!\U20|m_out[21]~19_combout\ & !\U20|m_out[23]~23_combout\)) # 
-- (!\U20|m_out[22]~21_combout\ & (\U20|m_out[21]~19_combout\ & \U20|m_out[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[22]~21_combout\,
	datab => \U20|m_out[21]~19_combout\,
	datac => \U20|m_out[23]~23_combout\,
	datad => \U20|m_out[20]~17_combout\,
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X1_Y34_N0
\Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\U20|m_out[21]~19_combout\ & (((!\U20|m_out[23]~23_combout\ & \U20|m_out[20]~17_combout\)))) # (!\U20|m_out[21]~19_combout\ & ((\U20|m_out[22]~21_combout\ & (!\U20|m_out[23]~23_combout\)) # (!\U20|m_out[22]~21_combout\ & 
-- ((\U20|m_out[20]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[22]~21_combout\,
	datab => \U20|m_out[21]~19_combout\,
	datac => \U20|m_out[23]~23_combout\,
	datad => \U20|m_out[20]~17_combout\,
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X1_Y34_N26
\Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (\U20|m_out[22]~21_combout\ & (\U20|m_out[20]~17_combout\ & (\U20|m_out[21]~19_combout\ $ (\U20|m_out[23]~23_combout\)))) # (!\U20|m_out[22]~21_combout\ & (!\U20|m_out[23]~23_combout\ & ((\U20|m_out[21]~19_combout\) # 
-- (\U20|m_out[20]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[22]~21_combout\,
	datab => \U20|m_out[21]~19_combout\,
	datac => \U20|m_out[23]~23_combout\,
	datad => \U20|m_out[20]~17_combout\,
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X1_Y34_N12
\Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\U20|m_out[20]~17_combout\ & ((\U20|m_out[23]~23_combout\) # (\U20|m_out[22]~21_combout\ $ (\U20|m_out[21]~19_combout\)))) # (!\U20|m_out[20]~17_combout\ & ((\U20|m_out[21]~19_combout\) # (\U20|m_out[22]~21_combout\ $ 
-- (\U20|m_out[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[22]~21_combout\,
	datab => \U20|m_out[21]~19_combout\,
	datac => \U20|m_out[23]~23_combout\,
	datad => \U20|m_out[20]~17_combout\,
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X87_Y21_N0
\U20|m_out[16]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[16]~24_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & ((\U4|sr_out\(16)))) # (!\iSW~combout\(1) & (\U1|sr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(16),
	datab => \U4|sr_out\(16),
	datac => \iSW~combout\(0),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[16]~24_combout\);

-- Location: LCCOMB_X87_Y21_N2
\U20|m_out[16]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[16]~25_combout\ = (\iSW~combout\(0) & ((\U20|m_out[16]~24_combout\ & (\U5|sr_out\(16))) # (!\U20|m_out[16]~24_combout\ & ((\U17|sr_out\(16)))))) # (!\iSW~combout\(0) & (((\U20|m_out[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(16),
	datab => \U17|sr_out\(16),
	datac => \iSW~combout\(0),
	datad => \U20|m_out[16]~24_combout\,
	combout => \U20|m_out[16]~25_combout\);

-- Location: LCCOMB_X83_Y23_N2
\U20|m_out[18]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[18]~28_combout\ = (\iSW~combout\(1) & ((\U4|sr_out\(18)) # ((\iSW~combout\(0))))) # (!\iSW~combout\(1) & (((\U1|sr_out\(18) & !\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U4|sr_out\(18),
	datac => \U1|sr_out\(18),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[18]~28_combout\);

-- Location: LCCOMB_X83_Y23_N28
\U20|m_out[18]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[18]~29_combout\ = (\iSW~combout\(0) & ((\U20|m_out[18]~28_combout\ & (\U5|sr_out\(18))) # (!\U20|m_out[18]~28_combout\ & ((\U17|sr_out\(18)))))) # (!\iSW~combout\(0) & (((\U20|m_out[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(18),
	datab => \U17|sr_out\(18),
	datac => \iSW~combout\(0),
	datad => \U20|m_out[18]~28_combout\,
	combout => \U20|m_out[18]~29_combout\);

-- Location: LCCOMB_X87_Y21_N26
\U20|m_out[17]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[17]~27_combout\ = (\U20|m_out[17]~26_combout\ & (((\U5|sr_out\(17)) # (!\iSW~combout\(1))))) # (!\U20|m_out[17]~26_combout\ & (\U4|sr_out\(17) & ((\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[17]~26_combout\,
	datab => \U4|sr_out\(17),
	datac => \U5|sr_out\(17),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[17]~27_combout\);

-- Location: LCCOMB_X83_Y23_N22
\U20|m_out[19]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[19]~30_combout\ = (\iSW~combout\(0) & (((\U17|sr_out\(19)) # (\iSW~combout\(1))))) # (!\iSW~combout\(0) & (\U1|sr_out\(19) & ((!\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U1|sr_out\(19),
	datac => \U17|sr_out\(19),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[19]~30_combout\);

-- Location: LCCOMB_X83_Y23_N12
\U20|m_out[19]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[19]~31_combout\ = (\iSW~combout\(1) & ((\U20|m_out[19]~30_combout\ & (\U5|sr_out\(19))) # (!\U20|m_out[19]~30_combout\ & ((\U4|sr_out\(19)))))) # (!\iSW~combout\(1) & (\U20|m_out[19]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U20|m_out[19]~30_combout\,
	datac => \U5|sr_out\(19),
	datad => \U4|sr_out\(19),
	combout => \U20|m_out[19]~31_combout\);

-- Location: LCCOMB_X1_Y30_N28
\Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\U20|m_out[18]~29_combout\ & (!\U20|m_out[17]~27_combout\ & (\U20|m_out[16]~25_combout\ $ (!\U20|m_out[19]~31_combout\)))) # (!\U20|m_out[18]~29_combout\ & (\U20|m_out[16]~25_combout\ & (\U20|m_out[17]~27_combout\ $ 
-- (!\U20|m_out[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[16]~25_combout\,
	datab => \U20|m_out[18]~29_combout\,
	datac => \U20|m_out[17]~27_combout\,
	datad => \U20|m_out[19]~31_combout\,
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X1_Y30_N6
\Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\U20|m_out[17]~27_combout\ & ((\U20|m_out[16]~25_combout\ & ((\U20|m_out[19]~31_combout\))) # (!\U20|m_out[16]~25_combout\ & (\U20|m_out[18]~29_combout\)))) # (!\U20|m_out[17]~27_combout\ & (\U20|m_out[18]~29_combout\ & 
-- (\U20|m_out[16]~25_combout\ $ (\U20|m_out[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[16]~25_combout\,
	datab => \U20|m_out[18]~29_combout\,
	datac => \U20|m_out[17]~27_combout\,
	datad => \U20|m_out[19]~31_combout\,
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X1_Y30_N0
\Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\U20|m_out[18]~29_combout\ & (\U20|m_out[19]~31_combout\ & ((\U20|m_out[17]~27_combout\) # (!\U20|m_out[16]~25_combout\)))) # (!\U20|m_out[18]~29_combout\ & (!\U20|m_out[16]~25_combout\ & (\U20|m_out[17]~27_combout\ & 
-- !\U20|m_out[19]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[16]~25_combout\,
	datab => \U20|m_out[18]~29_combout\,
	datac => \U20|m_out[17]~27_combout\,
	datad => \U20|m_out[19]~31_combout\,
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X1_Y30_N10
\Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\U20|m_out[16]~25_combout\ & (\U20|m_out[18]~29_combout\ $ ((!\U20|m_out[17]~27_combout\)))) # (!\U20|m_out[16]~25_combout\ & ((\U20|m_out[18]~29_combout\ & (!\U20|m_out[17]~27_combout\ & !\U20|m_out[19]~31_combout\)) # 
-- (!\U20|m_out[18]~29_combout\ & (\U20|m_out[17]~27_combout\ & \U20|m_out[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[16]~25_combout\,
	datab => \U20|m_out[18]~29_combout\,
	datac => \U20|m_out[17]~27_combout\,
	datad => \U20|m_out[19]~31_combout\,
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X1_Y30_N8
\Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\U20|m_out[17]~27_combout\ & (\U20|m_out[16]~25_combout\ & ((!\U20|m_out[19]~31_combout\)))) # (!\U20|m_out[17]~27_combout\ & ((\U20|m_out[18]~29_combout\ & ((!\U20|m_out[19]~31_combout\))) # (!\U20|m_out[18]~29_combout\ & 
-- (\U20|m_out[16]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[16]~25_combout\,
	datab => \U20|m_out[18]~29_combout\,
	datac => \U20|m_out[17]~27_combout\,
	datad => \U20|m_out[19]~31_combout\,
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X1_Y30_N22
\Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\U20|m_out[16]~25_combout\ & (\U20|m_out[19]~31_combout\ $ (((\U20|m_out[17]~27_combout\) # (!\U20|m_out[18]~29_combout\))))) # (!\U20|m_out[16]~25_combout\ & (!\U20|m_out[18]~29_combout\ & (\U20|m_out[17]~27_combout\ & 
-- !\U20|m_out[19]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[16]~25_combout\,
	datab => \U20|m_out[18]~29_combout\,
	datac => \U20|m_out[17]~27_combout\,
	datad => \U20|m_out[19]~31_combout\,
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X1_Y30_N12
\Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\U20|m_out[16]~25_combout\ & ((\U20|m_out[19]~31_combout\) # (\U20|m_out[18]~29_combout\ $ (\U20|m_out[17]~27_combout\)))) # (!\U20|m_out[16]~25_combout\ & ((\U20|m_out[17]~27_combout\) # (\U20|m_out[18]~29_combout\ $ 
-- (\U20|m_out[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[16]~25_combout\,
	datab => \U20|m_out[18]~29_combout\,
	datac => \U20|m_out[17]~27_combout\,
	datad => \U20|m_out[19]~31_combout\,
	combout => \Mux21~0_combout\);

-- Location: LCCOMB_X85_Y21_N18
\U20|m_out[12]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[12]~32_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & (\U4|sr_out\(12))) # (!\iSW~combout\(1) & ((\U1|sr_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U4|sr_out\(12),
	datac => \U1|sr_out\(12),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[12]~32_combout\);

-- Location: LCCOMB_X85_Y23_N6
\U20|m_out[12]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[12]~33_combout\ = (\iSW~combout\(0) & ((\U20|m_out[12]~32_combout\ & (\U5|sr_out\(12))) # (!\U20|m_out[12]~32_combout\ & ((\U17|sr_out\(12)))))) # (!\iSW~combout\(0) & (((\U20|m_out[12]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U5|sr_out\(12),
	datac => \U20|m_out[12]~32_combout\,
	datad => \U17|sr_out\(12),
	combout => \U20|m_out[12]~33_combout\);

-- Location: LCCOMB_X86_Y23_N0
\U20|m_out[15]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[15]~38_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1)) # (\U17|sr_out\(15))))) # (!\iSW~combout\(0) & (\U1|sr_out\(15) & (!\iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|sr_out\(15),
	datab => \iSW~combout\(0),
	datac => \iSW~combout\(1),
	datad => \U17|sr_out\(15),
	combout => \U20|m_out[15]~38_combout\);

-- Location: LCCOMB_X86_Y23_N18
\U20|m_out[15]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[15]~39_combout\ = (\U20|m_out[15]~38_combout\ & (((\U5|sr_out\(15)) # (!\iSW~combout\(1))))) # (!\U20|m_out[15]~38_combout\ & (\U4|sr_out\(15) & (\iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(15),
	datab => \U20|m_out[15]~38_combout\,
	datac => \iSW~combout\(1),
	datad => \U5|sr_out\(15),
	combout => \U20|m_out[15]~39_combout\);

-- Location: LCCOMB_X85_Y23_N16
\U20|m_out[13]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[13]~35_combout\ = (\U20|m_out[13]~34_combout\ & (((\U5|sr_out\(13)) # (!\iSW~combout\(1))))) # (!\U20|m_out[13]~34_combout\ & (\U4|sr_out\(13) & (\iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[13]~34_combout\,
	datab => \U4|sr_out\(13),
	datac => \iSW~combout\(1),
	datad => \U5|sr_out\(13),
	combout => \U20|m_out[13]~35_combout\);

-- Location: LCCOMB_X86_Y25_N2
\U20|m_out[14]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[14]~36_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & (\U4|sr_out\(14))) # (!\iSW~combout\(1) & ((\U1|sr_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U4|sr_out\(14),
	datac => \U1|sr_out\(14),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[14]~36_combout\);

-- Location: LCCOMB_X86_Y25_N8
\U20|m_out[14]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[14]~37_combout\ = (\iSW~combout\(0) & ((\U20|m_out[14]~36_combout\ & ((\U5|sr_out\(14)))) # (!\U20|m_out[14]~36_combout\ & (\U17|sr_out\(14))))) # (!\iSW~combout\(0) & (((\U20|m_out[14]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U17|sr_out\(14),
	datac => \U5|sr_out\(14),
	datad => \U20|m_out[14]~36_combout\,
	combout => \U20|m_out[14]~37_combout\);

-- Location: LCCOMB_X85_Y23_N18
\Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux34~0_combout\ = (\U20|m_out[15]~39_combout\ & (\U20|m_out[12]~33_combout\ & (\U20|m_out[13]~35_combout\ $ (\U20|m_out[14]~37_combout\)))) # (!\U20|m_out[15]~39_combout\ & (!\U20|m_out[13]~35_combout\ & (\U20|m_out[12]~33_combout\ $ 
-- (\U20|m_out[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[12]~33_combout\,
	datab => \U20|m_out[15]~39_combout\,
	datac => \U20|m_out[13]~35_combout\,
	datad => \U20|m_out[14]~37_combout\,
	combout => \Mux34~0_combout\);

-- Location: LCCOMB_X85_Y23_N12
\Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = (\U20|m_out[15]~39_combout\ & ((\U20|m_out[12]~33_combout\ & (\U20|m_out[13]~35_combout\)) # (!\U20|m_out[12]~33_combout\ & ((\U20|m_out[14]~37_combout\))))) # (!\U20|m_out[15]~39_combout\ & (\U20|m_out[14]~37_combout\ & 
-- (\U20|m_out[12]~33_combout\ $ (\U20|m_out[13]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[12]~33_combout\,
	datab => \U20|m_out[15]~39_combout\,
	datac => \U20|m_out[13]~35_combout\,
	datad => \U20|m_out[14]~37_combout\,
	combout => \Mux33~0_combout\);

-- Location: LCCOMB_X85_Y23_N22
\Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = (\U20|m_out[15]~39_combout\ & (\U20|m_out[14]~37_combout\ & ((\U20|m_out[13]~35_combout\) # (!\U20|m_out[12]~33_combout\)))) # (!\U20|m_out[15]~39_combout\ & (!\U20|m_out[12]~33_combout\ & (\U20|m_out[13]~35_combout\ & 
-- !\U20|m_out[14]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[12]~33_combout\,
	datab => \U20|m_out[15]~39_combout\,
	datac => \U20|m_out[13]~35_combout\,
	datad => \U20|m_out[14]~37_combout\,
	combout => \Mux32~0_combout\);

-- Location: LCCOMB_X85_Y23_N8
\Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (\U20|m_out[12]~33_combout\ & ((\U20|m_out[13]~35_combout\ $ (!\U20|m_out[14]~37_combout\)))) # (!\U20|m_out[12]~33_combout\ & ((\U20|m_out[15]~39_combout\ & (\U20|m_out[13]~35_combout\ & !\U20|m_out[14]~37_combout\)) # 
-- (!\U20|m_out[15]~39_combout\ & (!\U20|m_out[13]~35_combout\ & \U20|m_out[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[12]~33_combout\,
	datab => \U20|m_out[15]~39_combout\,
	datac => \U20|m_out[13]~35_combout\,
	datad => \U20|m_out[14]~37_combout\,
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X85_Y23_N10
\Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\U20|m_out[13]~35_combout\ & (\U20|m_out[12]~33_combout\ & (!\U20|m_out[15]~39_combout\))) # (!\U20|m_out[13]~35_combout\ & ((\U20|m_out[14]~37_combout\ & ((!\U20|m_out[15]~39_combout\))) # (!\U20|m_out[14]~37_combout\ & 
-- (\U20|m_out[12]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[12]~33_combout\,
	datab => \U20|m_out[15]~39_combout\,
	datac => \U20|m_out[13]~35_combout\,
	datad => \U20|m_out[14]~37_combout\,
	combout => \Mux30~0_combout\);

-- Location: LCCOMB_X85_Y23_N24
\Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\U20|m_out[12]~33_combout\ & (\U20|m_out[15]~39_combout\ $ (((\U20|m_out[13]~35_combout\) # (!\U20|m_out[14]~37_combout\))))) # (!\U20|m_out[12]~33_combout\ & (!\U20|m_out[15]~39_combout\ & (\U20|m_out[13]~35_combout\ & 
-- !\U20|m_out[14]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[12]~33_combout\,
	datab => \U20|m_out[15]~39_combout\,
	datac => \U20|m_out[13]~35_combout\,
	datad => \U20|m_out[14]~37_combout\,
	combout => \Mux29~0_combout\);

-- Location: LCCOMB_X85_Y23_N26
\Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\U20|m_out[12]~33_combout\ & ((\U20|m_out[15]~39_combout\) # (\U20|m_out[13]~35_combout\ $ (\U20|m_out[14]~37_combout\)))) # (!\U20|m_out[12]~33_combout\ & ((\U20|m_out[13]~35_combout\) # (\U20|m_out[15]~39_combout\ $ 
-- (\U20|m_out[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[12]~33_combout\,
	datab => \U20|m_out[15]~39_combout\,
	datac => \U20|m_out[13]~35_combout\,
	datad => \U20|m_out[14]~37_combout\,
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X86_Y22_N24
\U20|m_out[10]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[10]~44_combout\ = (\iSW~combout\(1) & (((\U4|sr_out\(10)) # (\iSW~combout\(0))))) # (!\iSW~combout\(1) & (\U1|sr_out\(10) & ((!\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U1|sr_out\(10),
	datac => \U4|sr_out\(10),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[10]~44_combout\);

-- Location: LCCOMB_X87_Y22_N10
\U20|m_out[10]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[10]~45_combout\ = (\iSW~combout\(0) & ((\U20|m_out[10]~44_combout\ & ((\U5|sr_out\(10)))) # (!\U20|m_out[10]~44_combout\ & (\U17|sr_out\(10))))) # (!\iSW~combout\(0) & (((\U20|m_out[10]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U17|sr_out\(10),
	datac => \U5|sr_out\(10),
	datad => \U20|m_out[10]~44_combout\,
	combout => \U20|m_out[10]~45_combout\);

-- Location: LCCOMB_X88_Y28_N16
\U20|m_out[11]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[11]~46_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1)) # (\U17|sr_out\(11))))) # (!\iSW~combout\(0) & (\U1|sr_out\(11) & (!\iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U1|sr_out\(11),
	datac => \iSW~combout\(1),
	datad => \U17|sr_out\(11),
	combout => \U20|m_out[11]~46_combout\);

-- Location: LCCOMB_X83_Y22_N4
\U20|m_out[11]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[11]~47_combout\ = (\iSW~combout\(1) & ((\U20|m_out[11]~46_combout\ & ((\U5|sr_out\(11)))) # (!\U20|m_out[11]~46_combout\ & (\U4|sr_out\(11))))) # (!\iSW~combout\(1) & (((\U20|m_out[11]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(11),
	datab => \U5|sr_out\(11),
	datac => \iSW~combout\(1),
	datad => \U20|m_out[11]~46_combout\,
	combout => \U20|m_out[11]~47_combout\);

-- Location: LCCOMB_X83_Y22_N12
\U20|m_out[9]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[9]~42_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1)) # (\U17|sr_out\(9))))) # (!\iSW~combout\(0) & (\U1|sr_out\(9) & (!\iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U1|sr_out\(9),
	datac => \iSW~combout\(1),
	datad => \U17|sr_out\(9),
	combout => \U20|m_out[9]~42_combout\);

-- Location: LCCOMB_X83_Y22_N2
\U20|m_out[9]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[9]~43_combout\ = (\iSW~combout\(1) & ((\U20|m_out[9]~42_combout\ & ((\U5|sr_out\(9)))) # (!\U20|m_out[9]~42_combout\ & (\U4|sr_out\(9))))) # (!\iSW~combout\(1) & (((\U20|m_out[9]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(9),
	datab => \U5|sr_out\(9),
	datac => \iSW~combout\(1),
	datad => \U20|m_out[9]~42_combout\,
	combout => \U20|m_out[9]~43_combout\);

-- Location: LCCOMB_X85_Y22_N22
\U20|m_out[8]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[8]~40_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & (\U4|sr_out\(8))) # (!\iSW~combout\(1) & ((\U1|sr_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U4|sr_out\(8),
	datac => \U1|sr_out\(8),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[8]~40_combout\);

-- Location: LCCOMB_X85_Y22_N12
\U20|m_out[8]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[8]~41_combout\ = (\U20|m_out[8]~40_combout\ & ((\U5|sr_out\(8)) # ((!\iSW~combout\(0))))) # (!\U20|m_out[8]~40_combout\ & (((\U17|sr_out\(8) & \iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(8),
	datab => \U20|m_out[8]~40_combout\,
	datac => \U17|sr_out\(8),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[8]~41_combout\);

-- Location: LCCOMB_X72_Y8_N12
\Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux41~0_combout\ = (\U20|m_out[10]~45_combout\ & (!\U20|m_out[9]~43_combout\ & (\U20|m_out[11]~47_combout\ $ (!\U20|m_out[8]~41_combout\)))) # (!\U20|m_out[10]~45_combout\ & (\U20|m_out[8]~41_combout\ & (\U20|m_out[11]~47_combout\ $ 
-- (!\U20|m_out[9]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[10]~45_combout\,
	datab => \U20|m_out[11]~47_combout\,
	datac => \U20|m_out[9]~43_combout\,
	datad => \U20|m_out[8]~41_combout\,
	combout => \Mux41~0_combout\);

-- Location: LCCOMB_X72_Y8_N18
\Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux40~0_combout\ = (\U20|m_out[11]~47_combout\ & ((\U20|m_out[8]~41_combout\ & ((\U20|m_out[9]~43_combout\))) # (!\U20|m_out[8]~41_combout\ & (\U20|m_out[10]~45_combout\)))) # (!\U20|m_out[11]~47_combout\ & (\U20|m_out[10]~45_combout\ & 
-- (\U20|m_out[9]~43_combout\ $ (\U20|m_out[8]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[10]~45_combout\,
	datab => \U20|m_out[11]~47_combout\,
	datac => \U20|m_out[9]~43_combout\,
	datad => \U20|m_out[8]~41_combout\,
	combout => \Mux40~0_combout\);

-- Location: LCCOMB_X72_Y8_N4
\Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux39~0_combout\ = (\U20|m_out[10]~45_combout\ & (\U20|m_out[11]~47_combout\ & ((\U20|m_out[9]~43_combout\) # (!\U20|m_out[8]~41_combout\)))) # (!\U20|m_out[10]~45_combout\ & (!\U20|m_out[11]~47_combout\ & (\U20|m_out[9]~43_combout\ & 
-- !\U20|m_out[8]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[10]~45_combout\,
	datab => \U20|m_out[11]~47_combout\,
	datac => \U20|m_out[9]~43_combout\,
	datad => \U20|m_out[8]~41_combout\,
	combout => \Mux39~0_combout\);

-- Location: LCCOMB_X72_Y8_N26
\Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux38~0_combout\ = (\U20|m_out[8]~41_combout\ & (\U20|m_out[10]~45_combout\ $ (((!\U20|m_out[9]~43_combout\))))) # (!\U20|m_out[8]~41_combout\ & ((\U20|m_out[10]~45_combout\ & (!\U20|m_out[11]~47_combout\ & !\U20|m_out[9]~43_combout\)) # 
-- (!\U20|m_out[10]~45_combout\ & (\U20|m_out[11]~47_combout\ & \U20|m_out[9]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[10]~45_combout\,
	datab => \U20|m_out[11]~47_combout\,
	datac => \U20|m_out[9]~43_combout\,
	datad => \U20|m_out[8]~41_combout\,
	combout => \Mux38~0_combout\);

-- Location: LCCOMB_X72_Y8_N20
\Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux37~0_combout\ = (\U20|m_out[9]~43_combout\ & (((!\U20|m_out[11]~47_combout\ & \U20|m_out[8]~41_combout\)))) # (!\U20|m_out[9]~43_combout\ & ((\U20|m_out[10]~45_combout\ & (!\U20|m_out[11]~47_combout\)) # (!\U20|m_out[10]~45_combout\ & 
-- ((\U20|m_out[8]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[10]~45_combout\,
	datab => \U20|m_out[11]~47_combout\,
	datac => \U20|m_out[9]~43_combout\,
	datad => \U20|m_out[8]~41_combout\,
	combout => \Mux37~0_combout\);

-- Location: LCCOMB_X72_Y8_N10
\Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux36~0_combout\ = (\U20|m_out[10]~45_combout\ & (\U20|m_out[8]~41_combout\ & (\U20|m_out[11]~47_combout\ $ (\U20|m_out[9]~43_combout\)))) # (!\U20|m_out[10]~45_combout\ & (!\U20|m_out[11]~47_combout\ & ((\U20|m_out[9]~43_combout\) # 
-- (\U20|m_out[8]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[10]~45_combout\,
	datab => \U20|m_out[11]~47_combout\,
	datac => \U20|m_out[9]~43_combout\,
	datad => \U20|m_out[8]~41_combout\,
	combout => \Mux36~0_combout\);

-- Location: LCCOMB_X72_Y8_N16
\Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux35~0_combout\ = (\U20|m_out[8]~41_combout\ & ((\U20|m_out[11]~47_combout\) # (\U20|m_out[10]~45_combout\ $ (\U20|m_out[9]~43_combout\)))) # (!\U20|m_out[8]~41_combout\ & ((\U20|m_out[9]~43_combout\) # (\U20|m_out[10]~45_combout\ $ 
-- (\U20|m_out[11]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[10]~45_combout\,
	datab => \U20|m_out[11]~47_combout\,
	datac => \U20|m_out[9]~43_combout\,
	datad => \U20|m_out[8]~41_combout\,
	combout => \Mux35~0_combout\);

-- Location: LCCOMB_X85_Y22_N2
\U20|m_out[7]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[7]~54_combout\ = (\iSW~combout\(0) & ((\U17|sr_out\(7)) # ((\iSW~combout\(1))))) # (!\iSW~combout\(0) & (((\U1|sr_out\(7) & !\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U17|sr_out\(7),
	datac => \U1|sr_out\(7),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[7]~54_combout\);

-- Location: LCCOMB_X85_Y25_N28
\U20|m_out[7]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[7]~55_combout\ = (\iSW~combout\(1) & ((\U20|m_out[7]~54_combout\ & (\U5|sr_out\(7))) # (!\U20|m_out[7]~54_combout\ & ((\U4|sr_out\(7)))))) # (!\iSW~combout\(1) & (\U20|m_out[7]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U20|m_out[7]~54_combout\,
	datac => \U5|sr_out\(7),
	datad => \U4|sr_out\(7),
	combout => \U20|m_out[7]~55_combout\);

-- Location: LCCOMB_X85_Y22_N26
\U20|m_out[6]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[6]~52_combout\ = (\iSW~combout\(1) & (((\U4|sr_out\(6)) # (\iSW~combout\(0))))) # (!\iSW~combout\(1) & (\U1|sr_out\(6) & ((!\iSW~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U1|sr_out\(6),
	datac => \U4|sr_out\(6),
	datad => \iSW~combout\(0),
	combout => \U20|m_out[6]~52_combout\);

-- Location: LCCOMB_X85_Y22_N8
\U20|m_out[6]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[6]~53_combout\ = (\iSW~combout\(0) & ((\U20|m_out[6]~52_combout\ & (\U5|sr_out\(6))) # (!\U20|m_out[6]~52_combout\ & ((\U17|sr_out\(6)))))) # (!\iSW~combout\(0) & (((\U20|m_out[6]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U5|sr_out\(6),
	datac => \U20|m_out[6]~52_combout\,
	datad => \U17|sr_out\(6),
	combout => \U20|m_out[6]~53_combout\);

-- Location: LCCOMB_X85_Y21_N24
\U20|m_out[5]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[5]~50_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & (\U17|sr_out\(5))) # (!\iSW~combout\(0) & ((\U1|sr_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U17|sr_out\(5),
	datab => \iSW~combout\(1),
	datac => \iSW~combout\(0),
	datad => \U1|sr_out\(5),
	combout => \U20|m_out[5]~50_combout\);

-- Location: LCCOMB_X85_Y21_N30
\U20|m_out[5]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[5]~51_combout\ = (\iSW~combout\(1) & ((\U20|m_out[5]~50_combout\ & (\U5|sr_out\(5))) # (!\U20|m_out[5]~50_combout\ & ((\U4|sr_out\(5)))))) # (!\iSW~combout\(1) & (((\U20|m_out[5]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|sr_out\(5),
	datab => \iSW~combout\(1),
	datac => \U20|m_out[5]~50_combout\,
	datad => \U4|sr_out\(5),
	combout => \U20|m_out[5]~51_combout\);

-- Location: LCCOMB_X86_Y22_N22
\U20|m_out[4]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[4]~48_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & (\U4|sr_out\(4))) # (!\iSW~combout\(1) & ((\U1|sr_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U4|sr_out\(4),
	datac => \iSW~combout\(1),
	datad => \U1|sr_out\(4),
	combout => \U20|m_out[4]~48_combout\);

-- Location: LCCOMB_X87_Y22_N16
\U20|m_out[4]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[4]~49_combout\ = (\iSW~combout\(0) & ((\U20|m_out[4]~48_combout\ & (\U5|sr_out\(4))) # (!\U20|m_out[4]~48_combout\ & ((\U17|sr_out\(4)))))) # (!\iSW~combout\(0) & (\U20|m_out[4]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U20|m_out[4]~48_combout\,
	datac => \U5|sr_out\(4),
	datad => \U17|sr_out\(4),
	combout => \U20|m_out[4]~49_combout\);

-- Location: LCCOMB_X59_Y4_N0
\Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux48~0_combout\ = (\U20|m_out[7]~55_combout\ & (\U20|m_out[4]~49_combout\ & (\U20|m_out[6]~53_combout\ $ (\U20|m_out[5]~51_combout\)))) # (!\U20|m_out[7]~55_combout\ & (!\U20|m_out[5]~51_combout\ & (\U20|m_out[6]~53_combout\ $ 
-- (\U20|m_out[4]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[7]~55_combout\,
	datab => \U20|m_out[6]~53_combout\,
	datac => \U20|m_out[5]~51_combout\,
	datad => \U20|m_out[4]~49_combout\,
	combout => \Mux48~0_combout\);

-- Location: LCCOMB_X59_Y4_N6
\Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux47~0_combout\ = (\U20|m_out[7]~55_combout\ & ((\U20|m_out[4]~49_combout\ & ((\U20|m_out[5]~51_combout\))) # (!\U20|m_out[4]~49_combout\ & (\U20|m_out[6]~53_combout\)))) # (!\U20|m_out[7]~55_combout\ & (\U20|m_out[6]~53_combout\ & 
-- (\U20|m_out[5]~51_combout\ $ (\U20|m_out[4]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[7]~55_combout\,
	datab => \U20|m_out[6]~53_combout\,
	datac => \U20|m_out[5]~51_combout\,
	datad => \U20|m_out[4]~49_combout\,
	combout => \Mux47~0_combout\);

-- Location: LCCOMB_X59_Y4_N28
\Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux46~0_combout\ = (\U20|m_out[7]~55_combout\ & (\U20|m_out[6]~53_combout\ & ((\U20|m_out[5]~51_combout\) # (!\U20|m_out[4]~49_combout\)))) # (!\U20|m_out[7]~55_combout\ & (!\U20|m_out[6]~53_combout\ & (\U20|m_out[5]~51_combout\ & 
-- !\U20|m_out[4]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[7]~55_combout\,
	datab => \U20|m_out[6]~53_combout\,
	datac => \U20|m_out[5]~51_combout\,
	datad => \U20|m_out[4]~49_combout\,
	combout => \Mux46~0_combout\);

-- Location: LCCOMB_X59_Y4_N26
\Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux45~0_combout\ = (\U20|m_out[4]~49_combout\ & ((\U20|m_out[6]~53_combout\ $ (!\U20|m_out[5]~51_combout\)))) # (!\U20|m_out[4]~49_combout\ & ((\U20|m_out[7]~55_combout\ & (!\U20|m_out[6]~53_combout\ & \U20|m_out[5]~51_combout\)) # 
-- (!\U20|m_out[7]~55_combout\ & (\U20|m_out[6]~53_combout\ & !\U20|m_out[5]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[7]~55_combout\,
	datab => \U20|m_out[6]~53_combout\,
	datac => \U20|m_out[5]~51_combout\,
	datad => \U20|m_out[4]~49_combout\,
	combout => \Mux45~0_combout\);

-- Location: LCCOMB_X59_Y4_N16
\Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux44~0_combout\ = (\U20|m_out[5]~51_combout\ & (!\U20|m_out[7]~55_combout\ & ((\U20|m_out[4]~49_combout\)))) # (!\U20|m_out[5]~51_combout\ & ((\U20|m_out[6]~53_combout\ & (!\U20|m_out[7]~55_combout\)) # (!\U20|m_out[6]~53_combout\ & 
-- ((\U20|m_out[4]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[7]~55_combout\,
	datab => \U20|m_out[6]~53_combout\,
	datac => \U20|m_out[5]~51_combout\,
	datad => \U20|m_out[4]~49_combout\,
	combout => \Mux44~0_combout\);

-- Location: LCCOMB_X59_Y4_N18
\Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux43~0_combout\ = (\U20|m_out[6]~53_combout\ & (\U20|m_out[4]~49_combout\ & (\U20|m_out[7]~55_combout\ $ (\U20|m_out[5]~51_combout\)))) # (!\U20|m_out[6]~53_combout\ & (!\U20|m_out[7]~55_combout\ & ((\U20|m_out[5]~51_combout\) # 
-- (\U20|m_out[4]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[7]~55_combout\,
	datab => \U20|m_out[6]~53_combout\,
	datac => \U20|m_out[5]~51_combout\,
	datad => \U20|m_out[4]~49_combout\,
	combout => \Mux43~0_combout\);

-- Location: LCCOMB_X59_Y4_N8
\Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux42~0_combout\ = (\U20|m_out[4]~49_combout\ & ((\U20|m_out[7]~55_combout\) # (\U20|m_out[6]~53_combout\ $ (\U20|m_out[5]~51_combout\)))) # (!\U20|m_out[4]~49_combout\ & ((\U20|m_out[5]~51_combout\) # (\U20|m_out[7]~55_combout\ $ 
-- (\U20|m_out[6]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[7]~55_combout\,
	datab => \U20|m_out[6]~53_combout\,
	datac => \U20|m_out[5]~51_combout\,
	datad => \U20|m_out[4]~49_combout\,
	combout => \Mux42~0_combout\);

-- Location: LCCOMB_X85_Y21_N26
\U20|m_out[3]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[3]~62_combout\ = (\iSW~combout\(0) & ((\iSW~combout\(1)) # ((\U17|sr_out\(3))))) # (!\iSW~combout\(0) & (!\iSW~combout\(1) & (\U1|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \iSW~combout\(1),
	datac => \U1|sr_out\(3),
	datad => \U17|sr_out\(3),
	combout => \U20|m_out[3]~62_combout\);

-- Location: LCCOMB_X85_Y21_N16
\U20|m_out[3]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[3]~63_combout\ = (\U20|m_out[3]~62_combout\ & (((\U5|sr_out\(3)) # (!\iSW~combout\(1))))) # (!\U20|m_out[3]~62_combout\ & (\U4|sr_out\(3) & ((\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|sr_out\(3),
	datab => \U20|m_out[3]~62_combout\,
	datac => \U5|sr_out\(3),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[3]~63_combout\);

-- Location: LCCOMB_X85_Y23_N4
\U20|m_out[2]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[2]~60_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & (\U4|sr_out\(2))) # (!\iSW~combout\(1) & ((\U1|sr_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U4|sr_out\(2),
	datac => \iSW~combout\(1),
	datad => \U1|sr_out\(2),
	combout => \U20|m_out[2]~60_combout\);

-- Location: LCCOMB_X85_Y24_N8
\U20|m_out[2]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[2]~61_combout\ = (\iSW~combout\(0) & ((\U20|m_out[2]~60_combout\ & ((\U5|sr_out\(2)))) # (!\U20|m_out[2]~60_combout\ & (\U17|sr_out\(2))))) # (!\iSW~combout\(0) & (\U20|m_out[2]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U20|m_out[2]~60_combout\,
	datac => \U17|sr_out\(2),
	datad => \U5|sr_out\(2),
	combout => \U20|m_out[2]~61_combout\);

-- Location: LCCOMB_X87_Y21_N16
\U20|m_out[0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[0]~56_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1))))) # (!\iSW~combout\(0) & ((\iSW~combout\(1) & ((\U4|sr_out\(0)))) # (!\iSW~combout\(1) & (\U1|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U1|sr_out\(0),
	datac => \U4|sr_out\(0),
	datad => \iSW~combout\(1),
	combout => \U20|m_out[0]~56_combout\);

-- Location: LCCOMB_X85_Y21_N28
\U20|m_out[0]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[0]~57_combout\ = (\iSW~combout\(0) & ((\U20|m_out[0]~56_combout\ & (\U5|sr_out\(0))) # (!\U20|m_out[0]~56_combout\ & ((\U17|sr_out\(0)))))) # (!\iSW~combout\(0) & (\U20|m_out[0]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U20|m_out[0]~56_combout\,
	datac => \U5|sr_out\(0),
	datad => \U17|sr_out\(0),
	combout => \U20|m_out[0]~57_combout\);

-- Location: LCCOMB_X87_Y22_N26
\U20|m_out[1]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[1]~58_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1)) # (\U17|sr_out\(1))))) # (!\iSW~combout\(0) & (\U1|sr_out\(1) & (!\iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \U1|sr_out\(1),
	datac => \iSW~combout\(1),
	datad => \U17|sr_out\(1),
	combout => \U20|m_out[1]~58_combout\);

-- Location: LCCOMB_X87_Y22_N20
\U20|m_out[1]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \U20|m_out[1]~59_combout\ = (\iSW~combout\(1) & ((\U20|m_out[1]~58_combout\ & (\U5|sr_out\(1))) # (!\U20|m_out[1]~58_combout\ & ((\U4|sr_out\(1)))))) # (!\iSW~combout\(1) & (((\U20|m_out[1]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \U5|sr_out\(1),
	datac => \U4|sr_out\(1),
	datad => \U20|m_out[1]~58_combout\,
	combout => \U20|m_out[1]~59_combout\);

-- Location: LCCOMB_X24_Y4_N12
\Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux55~0_combout\ = (\U20|m_out[3]~63_combout\ & (\U20|m_out[0]~57_combout\ & (\U20|m_out[2]~61_combout\ $ (\U20|m_out[1]~59_combout\)))) # (!\U20|m_out[3]~63_combout\ & (!\U20|m_out[1]~59_combout\ & (\U20|m_out[2]~61_combout\ $ 
-- (\U20|m_out[0]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[3]~63_combout\,
	datab => \U20|m_out[2]~61_combout\,
	datac => \U20|m_out[0]~57_combout\,
	datad => \U20|m_out[1]~59_combout\,
	combout => \Mux55~0_combout\);

-- Location: LCCOMB_X24_Y4_N22
\Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux54~0_combout\ = (\U20|m_out[3]~63_combout\ & ((\U20|m_out[0]~57_combout\ & ((\U20|m_out[1]~59_combout\))) # (!\U20|m_out[0]~57_combout\ & (\U20|m_out[2]~61_combout\)))) # (!\U20|m_out[3]~63_combout\ & (\U20|m_out[2]~61_combout\ & 
-- (\U20|m_out[0]~57_combout\ $ (\U20|m_out[1]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[3]~63_combout\,
	datab => \U20|m_out[2]~61_combout\,
	datac => \U20|m_out[0]~57_combout\,
	datad => \U20|m_out[1]~59_combout\,
	combout => \Mux54~0_combout\);

-- Location: LCCOMB_X24_Y4_N24
\Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux53~0_combout\ = (\U20|m_out[3]~63_combout\ & (\U20|m_out[2]~61_combout\ & ((\U20|m_out[1]~59_combout\) # (!\U20|m_out[0]~57_combout\)))) # (!\U20|m_out[3]~63_combout\ & (!\U20|m_out[2]~61_combout\ & (!\U20|m_out[0]~57_combout\ & 
-- \U20|m_out[1]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[3]~63_combout\,
	datab => \U20|m_out[2]~61_combout\,
	datac => \U20|m_out[0]~57_combout\,
	datad => \U20|m_out[1]~59_combout\,
	combout => \Mux53~0_combout\);

-- Location: LCCOMB_X24_Y4_N10
\Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux52~0_combout\ = (\U20|m_out[0]~57_combout\ & ((\U20|m_out[2]~61_combout\ $ (!\U20|m_out[1]~59_combout\)))) # (!\U20|m_out[0]~57_combout\ & ((\U20|m_out[3]~63_combout\ & (!\U20|m_out[2]~61_combout\ & \U20|m_out[1]~59_combout\)) # 
-- (!\U20|m_out[3]~63_combout\ & (\U20|m_out[2]~61_combout\ & !\U20|m_out[1]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[3]~63_combout\,
	datab => \U20|m_out[2]~61_combout\,
	datac => \U20|m_out[0]~57_combout\,
	datad => \U20|m_out[1]~59_combout\,
	combout => \Mux52~0_combout\);

-- Location: LCCOMB_X24_Y4_N4
\Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux51~0_combout\ = (\U20|m_out[1]~59_combout\ & (!\U20|m_out[3]~63_combout\ & ((\U20|m_out[0]~57_combout\)))) # (!\U20|m_out[1]~59_combout\ & ((\U20|m_out[2]~61_combout\ & (!\U20|m_out[3]~63_combout\)) # (!\U20|m_out[2]~61_combout\ & 
-- ((\U20|m_out[0]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[3]~63_combout\,
	datab => \U20|m_out[2]~61_combout\,
	datac => \U20|m_out[0]~57_combout\,
	datad => \U20|m_out[1]~59_combout\,
	combout => \Mux51~0_combout\);

-- Location: LCCOMB_X24_Y4_N6
\Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux50~0_combout\ = (\U20|m_out[2]~61_combout\ & (\U20|m_out[0]~57_combout\ & (\U20|m_out[3]~63_combout\ $ (\U20|m_out[1]~59_combout\)))) # (!\U20|m_out[2]~61_combout\ & (!\U20|m_out[3]~63_combout\ & ((\U20|m_out[0]~57_combout\) # 
-- (\U20|m_out[1]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[3]~63_combout\,
	datab => \U20|m_out[2]~61_combout\,
	datac => \U20|m_out[0]~57_combout\,
	datad => \U20|m_out[1]~59_combout\,
	combout => \Mux50~0_combout\);

-- Location: LCCOMB_X24_Y4_N0
\Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux49~0_combout\ = (\U20|m_out[0]~57_combout\ & ((\U20|m_out[3]~63_combout\) # (\U20|m_out[2]~61_combout\ $ (\U20|m_out[1]~59_combout\)))) # (!\U20|m_out[0]~57_combout\ & ((\U20|m_out[1]~59_combout\) # (\U20|m_out[3]~63_combout\ $ 
-- (\U20|m_out[2]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U20|m_out[3]~63_combout\,
	datab => \U20|m_out[2]~61_combout\,
	datac => \U20|m_out[0]~57_combout\,
	datad => \U20|m_out[1]~59_combout\,
	combout => \Mux49~0_combout\);

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(2));

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(3));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(0));

-- Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(1));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(2));

-- Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(3));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(4));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(5));

-- Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(6));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(7));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(8));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(9));

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(10));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(11));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(12));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(13));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(14));

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(15));

-- Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(16));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(17));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(18));

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(19));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(20));

-- Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(21));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(22));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(23));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(24));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(25));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(26));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(27));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(28));

-- Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(29));

-- Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(30));

-- Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ula_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U17|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ula_out(31));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(0));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(1));

-- Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(2));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(3));

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(4));

-- Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(5));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(6));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(7));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(8));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(9));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(10));

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(11));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(12));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(13));

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(14));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(15));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(16));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(17));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(18));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(19));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(20));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(21));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(22));

-- Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(23));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(24));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(25));

-- Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(26));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(27));

-- Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(28));

-- Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(29));

-- Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(30));

-- Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\inst[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U4|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst(31));

-- Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(0));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(2));

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(3));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(4));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(5));

-- Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(6));

-- Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(7));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(8));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(9));

-- Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(10));

-- Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(11));

-- Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(12));

-- Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(13));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(14));

-- Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(15));

-- Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(16));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(17));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(18));

-- Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(19));

-- Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(20));

-- Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(21));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(22));

-- Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(23));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(24));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(25));

-- Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(26));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(27));

-- Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(28));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(29));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(30));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(31));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(0));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(1));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(2));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(3));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(4));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(5));

-- Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(6));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(7));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(8));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(9));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(10));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(11));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(12));

-- Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(13));

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(14));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(15));

-- Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(16));

-- Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(17));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(18));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(19));

-- Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(20));

-- Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(21));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(22));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(23));

-- Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(24));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(25));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(26));

-- Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(27));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(28));

-- Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(29));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(30));

-- Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U1|sr_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc(31));

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_iKEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(0));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_iKEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(1));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(2));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(3));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(4));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(5));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(6));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(7));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(0));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(1));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(2));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(3));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(4));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(5));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(6));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(0));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(1));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(2));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(3));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(4));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(5));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(6));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(0));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(1));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(2));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(3));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(4));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(5));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(6));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(0));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(2));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(3));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(4));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(5));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(6));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux34~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux33~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(1));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(2));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(3));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(4));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(5));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(6));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(0));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(1));

-- Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(2));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux38~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(3));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(4));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(5));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(6));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux48~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(0));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux47~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(1));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(2));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(3));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux44~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(4));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(5));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux42~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(6));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux55~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(0));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux54~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(1));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux53~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(2));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux52~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(3));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux51~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(4));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Mux50~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(5));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(6));
END structure;


