// Seed: 1810549008
module module_0 (
    output wor id_0,
    output tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    output wire id_10,
    output tri id_11,
    output wand id_12,
    input tri0 id_13,
    input wand id_14,
    input tri1 id_15,
    input wand id_16
);
  assign id_6 = id_5;
  wire id_18, id_19;
  logic id_20 = id_18;
  logic id_21;
  id_22(
      -1'd0
  );
  wire id_23;
  wire id_24, id_25, id_26;
  wire id_27[-1 : -1 'b0];
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_16 = 0;
endmodule
