{
  "questions": [
    {
      "question": "In the semiconductor manufacturing process, what is the primary role of photolithography?",
      "options": [
        "To deposit thin layers of material onto the wafer surface.",
        "To introduce impurities into the semiconductor material to alter its electrical properties.",
        "To remove unwanted material from the wafer surface using etchants.",
        "To transfer a geometric pattern from a photomask onto the wafer surface.",
        "To electrically connect the chip to external pins for packaging."
      ],
      "correct": 3
    },
    {
      "question": "In a pipelined processor, what is the primary goal of a branch predictor?",
      "options": [
        "To reduce the number of cycles required to fetch instructions from memory.",
        "To minimize the latency of accessing the register file by pre-fetching operand values.",
        "To mitigate the performance penalty caused by control hazards during instruction fetching.",
        "To ensure that all instructions complete execution in their original program order.",
        "To optimize the power consumption of the instruction fetch unit."
      ],
      "correct": 2
    },
    {
      "question": "In synchronous digital circuit design, what does the \"setup time\" of a flip-flop primarily refer to?",
      "options": [
        "The minimum amount of time the clock signal must remain stable after a data input change.",
        "The maximum time allowed for the data input to change after the active clock edge.",
        "The minimum time the data input must be stable and valid *before* the active clock edge to be reliably captured.",
        "The time delay required for the flip-flop's output to transition after the clock edge.",
        "The time period during which the clock signal is high."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary advantage of 3D Integrated Circuits (3D ICs) over traditional 2D planar ICs, particularly concerning inter-die communication?",
      "options": [
        "Significantly lower manufacturing costs due to reduced process complexity.",
        "Elimination of the need for thermal management solutions.",
        "Ability to stack heterogeneous components, leading to shorter interconnects and lower power consumption for inter-die communication.",
        "Greater resistance to radiation effects in harsh environments.",
        "Simplified design and verification flows for complex System-on-Chip (SoC) designs."
      ],
      "correct": 2
    },
    {
      "question": "In a multi-core processor system, what is the primary motivation for employing relaxed memory consistency models instead of strictly sequential consistency?",
      "options": [
        "To ensure that all memory operations are visible to all processors at the exact same instant.",
        "To simplify the task of programming parallel applications by providing a more intuitive memory model.",
        "To improve processor performance by allowing aggressive reordering of memory operations that do not conflict, without sacrificing correctness for properly synchronized programs.",
        "To reduce the overall physical size and complexity of the cache coherence hardware.",
        "To eliminate the need for explicit synchronization primitives like locks and barriers."
      ],
      "correct": 2
    }
  ]
}