Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Apr 16 00:46 2017
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/agroszewski/vlsi_testing/project2/inter.vpd' was opened successfully.
dve> run
PI                                    PO

Injecting No Fault into CUT:  Fault-Free BIST Simulation
Starting BIST run
before RST and BISTMODE = 1: bistdone: x

After setting reset: reset: 1

After setting reset: bistdone: x

After clearing reset: reset: 0

After clearing reset: bistdone: x

Completed Bist...  BIST Passed: z

After part where it waits on bistdone

Initial BIST OVER

Injected           0 faults
Detected           0 faults
$finish called from file "testbench.v", line 248.
$finish at simulation time                  350
Simulation complete, time is 350.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Apr 16 00:47 2017
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/ecelrc/students/agroszewski/vlsi_testing/project2/inter.vpd' was opened successfully.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.110 seconds;       Data structure size:   0.3Mb
Sun Apr 16 00:47:44 2017
