

================================================================
== Vivado HLS Report for 'sha512_update_128'
================================================================
* Date:           Fri Jun  2 12:27:40 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |                                  |                       |   Latency   |   Interval  | Pipeline|
        |             Instance             |         Module        |  min |  max |  min |  max |   Type  |
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |grp_sha512_compress_128_1_fu_342  |sha512_compress_128_1  |  1279|  1279|  1279|  1279|   none  |
        |grp_sha512_compress_128_fu_354    |sha512_compress_128    |  1199|  1199|  1199|  1199|   none  |
        +----------------------------------+-----------------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 1.2  |  256|  256|         2|          -|          -|   128|    no    |
        | + Loop 1.3  |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     333|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       20|      -|    2608|   14400|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     527|    -|
|Register         |        -|      -|     655|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       21|      0|    3263|   15260|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_sha512_compress_128_fu_354    |sha512_compress_128    |       10|      0|  1253|  7181|
    |grp_sha512_compress_128_1_fu_342  |sha512_compress_128_1  |       10|      0|  1355|  7219|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |       20|      0|  2608| 14400|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |temp_buf_U  |sha512_update_32_hbi  |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|   128|    8|     1|         1024|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |grp_fu_218_p2      |     +    |      0|  0|  71|          64|          64|
    |grp_fu_295_p2      |     -    |      0|  0|  71|          64|          64|
    |or_cond_fu_382_p2  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_320_p2      |   icmp   |      0|  0|  32|          64|          64|
    |icmp_fu_326_p2     |   icmp   |      0|  0|  29|          57|           1|
    |tmp_15_fu_331_p2   |   icmp   |      0|  0|  32|          64|          64|
    |tmp_fu_314_p2      |   icmp   |      0|  0|  32|          64|           8|
    |n_fu_387_p3        |  select  |      0|  0|  64|           1|          64|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 333|         379|         330|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  89|         18|    1|         18|
    |grp_fu_218_p0         |  47|         10|   64|        640|
    |grp_fu_218_p1         |  41|          8|   64|        512|
    |grp_fu_295_p0         |  15|          3|   64|        192|
    |grp_fu_295_p1         |  15|          3|   64|        192|
    |grp_fu_320_p0         |  38|          7|   64|        448|
    |grp_fu_320_p1         |  27|          5|   64|        320|
    |i_reg_174             |   9|          2|   64|        128|
    |in_r_address0         |  15|          3|    7|         21|
    |in_r_ce0              |  15|          3|    1|          3|
    |inlen_fu_70           |  15|          3|   64|        192|
    |md_buf_address0       |  21|          4|    7|         28|
    |md_buf_d0             |  15|          3|    8|         24|
    |md_curlen_o           |  15|          3|   64|        192|
    |md_length_o           |   9|          2|   64|        128|
    |md_state_address0     |  15|          3|    3|          9|
    |md_state_ce0          |  15|          3|    1|          3|
    |md_state_d0           |  15|          3|   64|        192|
    |md_state_we0          |  15|          3|    1|          3|
    |p_01_idx_reg_162      |   9|          2|   64|        128|
    |p_pn_reg_207          |   9|          2|   64|        128|
    |temp_buf_address0     |  21|          4|    7|         28|
    |temp_buf_ce0          |  15|          3|    1|          3|
    |temp_buf_ce1          |   9|          2|    1|          2|
    |temp_index_1_reg_196  |   9|          2|    8|         16|
    |temp_index_reg_185    |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 527|        106|  886|       3566|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  17|   0|   17|          0|
    |ap_reg_grp_sha512_compress_128_1_fu_342_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_sha512_compress_128_fu_354_ap_start    |   1|   0|    1|          0|
    |i_2_reg_231                                       |  64|   0|   64|          0|
    |i_reg_174                                         |  64|   0|   64|          0|
    |inlen_4_reg_280                                   |  64|   0|   64|          0|
    |inlen_fu_70                                       |  64|   0|   64|          0|
    |inlen_load_reg_450                                |  64|   0|   64|          0|
    |md_curlen_read_10_reg_462                         |  64|   0|   64|          0|
    |n_reg_475                                         |  64|   0|   64|          0|
    |p_01_idx_reg_162                                  |  64|   0|   64|          0|
    |p_pn_reg_207                                      |  64|   0|   64|          0|
    |temp_index_1_reg_196                              |   8|   0|    8|          0|
    |temp_index_4_reg_242                              |   8|   0|    8|          0|
    |temp_index_5_reg_245                              |   8|   0|    8|          0|
    |temp_index_reg_185                                |   8|   0|    8|          0|
    |tmp_12_reg_467                                    |   1|   0|    1|          0|
    |tmp_17_reg_496                                    |   1|   0|    1|          0|
    |tmp_19_reg_503                                    |   8|   0|   64|         56|
    |tmp_21_reg_516                                    |   8|   0|   64|         56|
    |tmp_27_reg_483                                    |   9|   0|    9|          0|
    |tmp_reg_438                                       |   1|   0|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 655|   0|  767|        112|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_done             | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | sha512_update_128 | return value |
|md_length_i         |  in |   64|   ap_ovld  |     md_length     |    pointer   |
|md_length_o         | out |   64|   ap_ovld  |     md_length     |    pointer   |
|md_length_o_ap_vld  | out |    1|   ap_ovld  |     md_length     |    pointer   |
|md_state_address0   | out |    3|  ap_memory |      md_state     |     array    |
|md_state_ce0        | out |    1|  ap_memory |      md_state     |     array    |
|md_state_we0        | out |    1|  ap_memory |      md_state     |     array    |
|md_state_d0         | out |   64|  ap_memory |      md_state     |     array    |
|md_state_q0         |  in |   64|  ap_memory |      md_state     |     array    |
|md_curlen_i         |  in |   64|   ap_ovld  |     md_curlen     |    pointer   |
|md_curlen_o         | out |   64|   ap_ovld  |     md_curlen     |    pointer   |
|md_curlen_o_ap_vld  | out |    1|   ap_ovld  |     md_curlen     |    pointer   |
|md_buf_address0     | out |    7|  ap_memory |       md_buf      |     array    |
|md_buf_ce0          | out |    1|  ap_memory |       md_buf      |     array    |
|md_buf_we0          | out |    1|  ap_memory |       md_buf      |     array    |
|md_buf_d0           | out |    8|  ap_memory |       md_buf      |     array    |
|md_buf_q0           |  in |    8|  ap_memory |       md_buf      |     array    |
|in_r_address0       | out |    7|  ap_memory |        in_r       |     array    |
|in_r_ce0            | out |    1|  ap_memory |        in_r       |     array    |
|in_r_q0             |  in |    8|  ap_memory |        in_r       |     array    |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !tmp_s)
3 --> 
	4  / true
4 --> 
	5  / (!or_cond)
	16  / (or_cond)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	9  / (exitcond3)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	15  / (!tmp_17)
	10  / (tmp_17)
10 --> 
	11  / (!exitcond2)
	12  / (exitcond2)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond)
	15  / (exitcond)
14 --> 
	13  / true
15 --> 
	17  / true
16 --> 
	17  / true
17 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.67ns
ST_1: temp_buf (7)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:254
:0  %temp_buf = alloca [128 x i8], align 16

ST_1: StgValue_19 (8)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:242
:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str44, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_20 (9)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:243
:2  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str246, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_21 (10)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:244
:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str347, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_22 (11)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:245
:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str448, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_23 (12)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:246
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str549, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_24 (13)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:247
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str650, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: StgValue_25 (14)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:248
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str751, [1 x i8]* @p_str145, [1 x i8]* @p_str145, [1 x i8]* @p_str145) nounwind

ST_1: md_curlen_read (15)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:257
:8  %md_curlen_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_1: tmp (16)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:257
:9  %tmp = icmp ugt i64 %md_curlen_read, 128

ST_1: StgValue_28 (17)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:257
:10  br i1 %tmp, label %.loopexit, label %.backedge.preheader

ST_1: inlen (19)  [1/1] 0.00ns
.backedge.preheader:0  %inlen = alloca i64

ST_1: StgValue_30 (20)  [1/1] 0.67ns
.backedge.preheader:1  store i64 128, i64* %inlen

ST_1: StgValue_31 (21)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:260
.backedge.preheader:2  br label %.backedge


 <State 2>: 0.64ns
ST_2: p_01_idx (23)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:277
.backedge:0  %p_01_idx = phi i64 [ %p_01_idx_be, %.backedge.backedge ], [ 0, %.backedge.preheader ]

ST_2: inlen_load (24)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:267
.backedge:1  %inlen_load = load i64* %inlen

ST_2: tmp_s (25)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:260
.backedge:2  %tmp_s = icmp eq i64 %inlen_load, 0

ST_2: StgValue_35 (26)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:260
.backedge:3  br i1 %tmp_s, label %.loopexit.loopexit, label %1

ST_2: StgValue_36 (118)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_2: StgValue_37 (120)  [1/1] 0.00ns
.loopexit:0  ret void


 <State 3>: 0.64ns
ST_3: md_curlen_read_10 (28)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:261
:0  %md_curlen_read_10 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_3: tmp_12 (29)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:261
:1  %tmp_12 = icmp eq i64 %md_curlen_read_10, 0


 <State 4>: 1.41ns
ST_4: tmp_26 (30)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:261
:2  %tmp_26 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %inlen_load, i32 7, i32 63)

ST_4: icmp (31)  [1/1] 0.80ns  loc: ed25519/src/sha512.cpp:261
:3  %icmp = icmp ne i57 %tmp_26, 0

ST_4: or_cond (32)  [1/1] 0.05ns  loc: ed25519/src/sha512.cpp:261
:4  %or_cond = and i1 %tmp_12, %icmp

ST_4: StgValue_43 (33)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:261
:5  br i1 %or_cond, label %2, label %._crit_edge

ST_4: StgValue_44 (106)  [2/2] 0.00ns  loc: ed25519/src/sha512.cpp:262
:0  call fastcc void @sha512_compress_128.1([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %in_r, i64 %p_01_idx)

ST_4: md_length_read (107)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:265
:1  %md_length_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_4: tmp_13 (108)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:265
:2  %tmp_13 = add i64 %md_length_read, 1024

ST_4: StgValue_47 (109)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:265
:3  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_13)


 <State 5>: 2.14ns
ST_5: tmp_14 (35)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:269
._crit_edge:0  %tmp_14 = sub i64 128, %md_curlen_read_10

ST_5: tmp_15 (36)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:269
._crit_edge:1  %tmp_15 = icmp ult i64 %inlen_load, %tmp_14

ST_5: n (37)  [1/1] 0.08ns  loc: ed25519/src/sha512.cpp:269
._crit_edge:2  %n = select i1 %tmp_15, i64 %inlen_load, i64 %tmp_14

ST_5: StgValue_51 (38)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:271
._crit_edge:3  br label %3


 <State 6>: 1.41ns
ST_6: i (40)  [1/1] 0.00ns
:0  %i = phi i64 [ 0, %._crit_edge ], [ %i_2, %4 ]

ST_6: tmp_27 (41)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:271
:1  %tmp_27 = trunc i64 %i to i9

ST_6: exitcond3 (42)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:271
:2  %exitcond3 = icmp eq i64 %i, %n

ST_6: i_2 (43)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:271
:3  %i_2 = add i64 1, %i

ST_6: StgValue_56 (44)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:271
:4  br i1 %exitcond3, label %5, label %4


 <State 7>: 1.68ns
ST_7: tmp_28 (46)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:260
:0  %tmp_28 = trunc i64 %p_01_idx to i9

ST_7: sum2 (47)  [1/1] 1.10ns  loc: ed25519/src/sha512.cpp:260
:1  %sum2 = add i9 %tmp_28, %tmp_27

ST_7: sum2_cast (48)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:260
:2  %sum2_cast = zext i9 %sum2 to i64

ST_7: in_addr (49)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:272
:3  %in_addr = getelementptr [128 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_7: in_load (50)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:272
:4  %in_load = load i8* %in_addr, align 1


 <State 8>: 1.68ns
ST_8: in_load (50)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:272
:4  %in_load = load i8* %in_addr, align 1

ST_8: md_curlen_read_12 (51)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:272
:5  %md_curlen_read_12 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_8: tmp_29 (52)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:272
:6  %tmp_29 = trunc i64 %md_curlen_read_12 to i9

ST_8: tmp_18 (53)  [1/1] 1.10ns  loc: ed25519/src/sha512.cpp:272
:7  %tmp_18 = add i9 %tmp_29, %tmp_27

ST_8: tmp_19_cast (54)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:272
:8  %tmp_19_cast = zext i9 %tmp_18 to i64

ST_8: md_buf_addr (55)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:272
:9  %md_buf_addr = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_19_cast

ST_8: StgValue_68 (56)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:272
:10  store i8 %in_load, i8* %md_buf_addr, align 1

ST_8: StgValue_69 (57)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:271
:11  br label %3


 <State 9>: 2.06ns
ST_9: md_curlen_read_11 (59)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:276
:0  %md_curlen_read_11 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_curlen)

ST_9: tmp_16 (60)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:276
:1  %tmp_16 = add i64 %md_curlen_read_11, %n

ST_9: StgValue_72 (61)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:276
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 %tmp_16)

ST_9: inlen_4 (62)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:278
:3  %inlen_4 = sub i64 %inlen_load, %n

ST_9: tmp_17 (63)  [1/1] 0.64ns  loc: ed25519/src/sha512.cpp:279
:4  %tmp_17 = icmp eq i64 %tmp_16, 128

ST_9: StgValue_75 (64)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:279
:5  br i1 %tmp_17, label %.preheader5.preheader, label %._crit_edge7

ST_9: StgValue_76 (66)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:280
.preheader5.preheader:0  br label %.preheader5


 <State 10>: 1.09ns
ST_10: temp_index (68)  [1/1] 0.00ns
.preheader5:0  %temp_index = phi i8 [ %temp_index_4, %6 ], [ 0, %.preheader5.preheader ]

ST_10: exitcond2 (69)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:280
.preheader5:1  %exitcond2 = icmp eq i8 %temp_index, -128

ST_10: empty (70)  [1/1] 0.00ns
.preheader5:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_10: temp_index_4 (71)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:280
.preheader5:3  %temp_index_4 = add i8 %temp_index, 1

ST_10: StgValue_81 (72)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:280
.preheader5:4  br i1 %exitcond2, label %7, label %6

ST_10: tmp_19 (74)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:281
:0  %tmp_19 = zext i8 %temp_index to i64

ST_10: md_buf_addr_7 (75)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:281
:1  %md_buf_addr_7 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_19

ST_10: md_buf_load (76)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:281
:2  %md_buf_load = load i8* %md_buf_addr_7, align 1

ST_10: StgValue_85 (81)  [2/2] 0.00ns  loc: ed25519/src/sha512.cpp:283
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)


 <State 11>: 1.14ns
ST_11: md_buf_load (76)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:281
:2  %md_buf_load = load i8* %md_buf_addr_7, align 1

ST_11: temp_buf_addr (77)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:281
:3  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_19

ST_11: StgValue_88 (78)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:281
:4  store i8 %md_buf_load, i8* %temp_buf_addr, align 1

ST_11: StgValue_89 (79)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:280
:5  br label %.preheader5


 <State 12>: 0.66ns
ST_12: StgValue_90 (81)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:283
:0  call fastcc void @sha512_compress_128([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %temp_buf)

ST_12: StgValue_91 (82)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:283
:1  br label %.preheader


 <State 13>: 1.09ns
ST_13: temp_index_1 (84)  [1/1] 0.00ns
.preheader:0  %temp_index_1 = phi i8 [ %temp_index_5, %8 ], [ 0, %7 ]

ST_13: exitcond (85)  [1/1] 0.56ns  loc: ed25519/src/sha512.cpp:286
.preheader:1  %exitcond = icmp eq i8 %temp_index_1, -128

ST_13: empty_89 (86)  [1/1] 0.00ns
.preheader:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_13: temp_index_5 (87)  [1/1] 1.09ns  loc: ed25519/src/sha512.cpp:286
.preheader:3  %temp_index_5 = add i8 %temp_index_1, 1

ST_13: StgValue_96 (88)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:286
.preheader:4  br i1 %exitcond, label %9, label %8

ST_13: tmp_21 (90)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:287
:0  %tmp_21 = zext i8 %temp_index_1 to i64

ST_13: temp_buf_addr_2 (91)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:287
:1  %temp_buf_addr_2 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_21

ST_13: temp_buf_load (92)  [2/2] 0.57ns  loc: ed25519/src/sha512.cpp:287
:2  %temp_buf_load = load i8* %temp_buf_addr_2, align 1


 <State 14>: 1.14ns
ST_14: temp_buf_load (92)  [1/2] 0.57ns  loc: ed25519/src/sha512.cpp:287
:2  %temp_buf_load = load i8* %temp_buf_addr_2, align 1

ST_14: md_buf_addr_8 (93)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:287
:3  %md_buf_addr_8 = getelementptr [128 x i8]* %md_buf, i64 0, i64 %tmp_21

ST_14: StgValue_102 (94)  [1/1] 0.57ns  loc: ed25519/src/sha512.cpp:287
:4  store i8 %temp_buf_load, i8* %md_buf_addr_8, align 1

ST_14: StgValue_103 (95)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:286
:5  br label %.preheader


 <State 15>: 1.41ns
ST_15: md_length_read_4 (97)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:289
:0  %md_length_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %md_length)

ST_15: tmp_20 (98)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:289
:1  %tmp_20 = add i64 %md_length_read_4, 1024

ST_15: StgValue_106 (99)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:289
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_length, i64 %tmp_20)

ST_15: StgValue_107 (100)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:290
:3  call void @_ssdm_op_Write.ap_auto.i64P(i64* %md_curlen, i64 0)

ST_15: StgValue_108 (101)  [1/1] 0.00ns  loc: ed25519/src/sha512.cpp:291
:4  br label %._crit_edge7

ST_15: StgValue_109 (103)  [1/1] 0.67ns  loc: ed25519/src/sha512.cpp:278
._crit_edge7:0  store i64 %inlen_4, i64* %inlen

ST_15: StgValue_110 (104)  [1/1] 0.66ns
._crit_edge7:1  br label %.backedge.backedge


 <State 16>: 2.09ns
ST_16: StgValue_111 (106)  [1/2] 0.00ns  loc: ed25519/src/sha512.cpp:262
:0  call fastcc void @sha512_compress_128.1([8 x i64]* nocapture %md_state, [128 x i8]* nocapture %in_r, i64 %p_01_idx)

ST_16: inlen_3 (110)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:267
:4  %inlen_3 = add i64 %inlen_load, -128

ST_16: StgValue_113 (111)  [1/1] 0.67ns  loc: ed25519/src/sha512.cpp:267
:5  store i64 %inlen_3, i64* %inlen

ST_16: StgValue_114 (112)  [1/1] 0.66ns  loc: ed25519/src/sha512.cpp:268
:6  br label %.backedge.backedge


 <State 17>: 1.41ns
ST_17: p_pn (114)  [1/1] 0.00ns (grouped into LUT with out node p_01_idx_be)
.backedge.backedge:0  %p_pn = phi i64 [ 128, %2 ], [ %n, %._crit_edge7 ]

ST_17: p_01_idx_be (115)  [1/1] 1.41ns  loc: ed25519/src/sha512.cpp:277 (out node of the LUT)
.backedge.backedge:1  %p_01_idx_be = add i64 %p_pn, %p_01_idx

ST_17: StgValue_117 (116)  [1/1] 0.00ns
.backedge.backedge:2  br label %.backedge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ md_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ md_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ md_curlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ md_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_buf          (alloca           ) [ 001111111111111111]
StgValue_19       (specresourcelimit) [ 000000000000000000]
StgValue_20       (specresourcelimit) [ 000000000000000000]
StgValue_21       (specresourcelimit) [ 000000000000000000]
StgValue_22       (specresourcelimit) [ 000000000000000000]
StgValue_23       (specresourcelimit) [ 000000000000000000]
StgValue_24       (specresourcelimit) [ 000000000000000000]
StgValue_25       (specresourcelimit) [ 000000000000000000]
md_curlen_read    (read             ) [ 000000000000000000]
tmp               (icmp             ) [ 011111111111111111]
StgValue_28       (br               ) [ 000000000000000000]
inlen             (alloca           ) [ 011111111111111111]
StgValue_30       (store            ) [ 000000000000000000]
StgValue_31       (br               ) [ 011111111111111111]
p_01_idx          (phi              ) [ 001111111111111111]
inlen_load        (load             ) [ 000111111100000010]
tmp_s             (icmp             ) [ 001111111111111111]
StgValue_35       (br               ) [ 000000000000000000]
StgValue_36       (br               ) [ 000000000000000000]
StgValue_37       (ret              ) [ 000000000000000000]
md_curlen_read_10 (read             ) [ 000011000000000000]
tmp_12            (icmp             ) [ 000010000000000000]
tmp_26            (partselect       ) [ 000000000000000000]
icmp              (icmp             ) [ 000000000000000000]
or_cond           (and              ) [ 001111111111111111]
StgValue_43       (br               ) [ 000000000000000000]
md_length_read    (read             ) [ 000000000000000000]
tmp_13            (add              ) [ 000000000000000000]
StgValue_47       (write            ) [ 000000000000000000]
tmp_14            (sub              ) [ 000000000000000000]
tmp_15            (icmp             ) [ 000000000000000000]
n                 (select           ) [ 001110111111111111]
StgValue_51       (br               ) [ 001111111111111111]
i                 (phi              ) [ 000000100000000000]
tmp_27            (trunc            ) [ 000000011000000000]
exitcond3         (icmp             ) [ 001111111111111111]
i_2               (add              ) [ 001111111111111111]
StgValue_56       (br               ) [ 000000000000000000]
tmp_28            (trunc            ) [ 000000000000000000]
sum2              (add              ) [ 000000000000000000]
sum2_cast         (zext             ) [ 000000000000000000]
in_addr           (getelementptr    ) [ 000000001000000000]
in_load           (load             ) [ 000000000000000000]
md_curlen_read_12 (read             ) [ 000000000000000000]
tmp_29            (trunc            ) [ 000000000000000000]
tmp_18            (add              ) [ 000000000000000000]
tmp_19_cast       (zext             ) [ 000000000000000000]
md_buf_addr       (getelementptr    ) [ 000000000000000000]
StgValue_68       (store            ) [ 000000000000000000]
StgValue_69       (br               ) [ 001111111111111111]
md_curlen_read_11 (read             ) [ 000000000000000000]
tmp_16            (add              ) [ 000000000000000000]
StgValue_72       (write            ) [ 000000000000000000]
inlen_4           (sub              ) [ 000000000011111100]
tmp_17            (icmp             ) [ 001111111111111111]
StgValue_75       (br               ) [ 000000000000000000]
StgValue_76       (br               ) [ 001111111111111111]
temp_index        (phi              ) [ 000000000010000000]
exitcond2         (icmp             ) [ 001111111111111111]
empty             (speclooptripcount) [ 000000000000000000]
temp_index_4      (add              ) [ 001111111111111111]
StgValue_81       (br               ) [ 000000000000000000]
tmp_19            (zext             ) [ 000000000001000000]
md_buf_addr_7     (getelementptr    ) [ 000000000001000000]
md_buf_load       (load             ) [ 000000000000000000]
temp_buf_addr     (getelementptr    ) [ 000000000000000000]
StgValue_88       (store            ) [ 000000000000000000]
StgValue_89       (br               ) [ 001111111111111111]
StgValue_90       (call             ) [ 000000000000000000]
StgValue_91       (br               ) [ 001111111111111111]
temp_index_1      (phi              ) [ 000000000000010000]
exitcond          (icmp             ) [ 001111111111111111]
empty_89          (speclooptripcount) [ 000000000000000000]
temp_index_5      (add              ) [ 001111111111111111]
StgValue_96       (br               ) [ 000000000000000000]
tmp_21            (zext             ) [ 000000000000001000]
temp_buf_addr_2   (getelementptr    ) [ 000000000000001000]
temp_buf_load     (load             ) [ 000000000000000000]
md_buf_addr_8     (getelementptr    ) [ 000000000000000000]
StgValue_102      (store            ) [ 000000000000000000]
StgValue_103      (br               ) [ 001111111111111111]
md_length_read_4  (read             ) [ 000000000000000000]
tmp_20            (add              ) [ 000000000000000000]
StgValue_106      (write            ) [ 000000000000000000]
StgValue_107      (write            ) [ 000000000000000000]
StgValue_108      (br               ) [ 000000000000000000]
StgValue_109      (store            ) [ 000000000000000000]
StgValue_110      (br               ) [ 001111111111111111]
StgValue_111      (call             ) [ 000000000000000000]
inlen_3           (add              ) [ 000000000000000000]
StgValue_113      (store            ) [ 000000000000000000]
StgValue_114      (br               ) [ 001111111111111111]
p_pn              (phi              ) [ 000000000000000001]
p_01_idx_be       (add              ) [ 011111111111111111]
StgValue_117      (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="md_length">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_length"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="md_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="md_curlen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_curlen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="md_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str448"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str549"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str650"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str751"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_128.1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512_compress_128"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="temp_buf_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_buf/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="inlen_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inlen/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_curlen_read/1 md_curlen_read_10/3 md_curlen_read_12/8 md_curlen_read_11/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="md_length_read/4 md_length_read_4/15 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/4 StgValue_106/15 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="64" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_72/9 StgValue_107/15 "/>
</bind>
</comp>

<comp id="101" class="1004" name="in_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="md_buf_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_68/8 md_buf_load/10 StgValue_102/14 "/>
</bind>
</comp>

<comp id="126" class="1004" name="md_buf_addr_7_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_7/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="temp_buf_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="1"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_88/11 temp_buf_load/13 "/>
</bind>
</comp>

<comp id="146" class="1004" name="temp_buf_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr_2/13 "/>
</bind>
</comp>

<comp id="153" class="1004" name="md_buf_addr_8_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="1"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="md_buf_addr_8/14 "/>
</bind>
</comp>

<comp id="162" class="1005" name="p_01_idx_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_01_idx_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_idx/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="64" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="185" class="1005" name="temp_index_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="temp_index_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index/10 "/>
</bind>
</comp>

<comp id="196" class="1005" name="temp_index_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_index_1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="temp_index_1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_index_1/13 "/>
</bind>
</comp>

<comp id="207" class="1005" name="p_pn_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="7"/>
<pin id="209" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="p_pn (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_pn_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="7"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="64" slack="7"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_pn/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 i_2/6 sum2/7 tmp_18/8 tmp_16/9 temp_index_4/10 temp_index_5/13 tmp_20/15 inlen_3/16 p_01_idx_be/17 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="temp_index_4_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="temp_index_5_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="temp_index_5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_01_idx_be_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_idx_be "/>
</bind>
</comp>

<comp id="280" class="1005" name="inlen_4_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="4"/>
<pin id="282" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="inlen_4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="2"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/5 inlen_4/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 tmp_12/3 exitcond3/6 tmp_17/9 exitcond2/10 exitcond/13 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="57" slack="0"/>
<pin id="328" dir="0" index="1" bw="57" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_15_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="3"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_sha512_compress_128_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="0" index="3" bw="64" slack="2"/>
<pin id="347" dir="0" index="4" bw="64" slack="0"/>
<pin id="348" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_sha512_compress_128_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="3" bw="64" slack="0"/>
<pin id="359" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_85/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="StgValue_30_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="inlen_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inlen_load/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_26_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="57" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="2"/>
<pin id="375" dir="0" index="2" bw="4" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="or_cond_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="n_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="3"/>
<pin id="390" dir="0" index="2" bw="64" slack="0"/>
<pin id="391" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_27_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_28_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="5"/>
<pin id="400" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sum2_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_29_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_19_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_19_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_21_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="428" class="1004" name="StgValue_109_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="4"/>
<pin id="430" dir="0" index="1" bw="64" slack="10"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/15 "/>
</bind>
</comp>

<comp id="433" class="1004" name="StgValue_113_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="4"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/16 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="442" class="1005" name="inlen_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inlen "/>
</bind>
</comp>

<comp id="450" class="1005" name="inlen_load_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="2"/>
<pin id="452" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inlen_load "/>
</bind>
</comp>

<comp id="462" class="1005" name="md_curlen_read_10_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="2"/>
<pin id="464" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="md_curlen_read_10 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_12_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="475" class="1005" name="n_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_27_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="1"/>
<pin id="485" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="491" class="1005" name="in_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="1"/>
<pin id="493" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_17_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="4"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_19_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="508" class="1005" name="md_buf_addr_7_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="1"/>
<pin id="510" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="md_buf_addr_7 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_21_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="521" class="1005" name="temp_buf_addr_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="1"/>
<pin id="523" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_buf_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="108" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="120" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="146" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="140" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="228"><net_src comp="80" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="237"><net_src comp="178" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="240"><net_src comp="218" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="250"><net_src comp="74" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="251"><net_src comp="218" pin="2"/><net_sink comp="93" pin=2"/></net>

<net id="257"><net_src comp="189" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="265"><net_src comp="218" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="266"><net_src comp="242" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="268"><net_src comp="200" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="273"><net_src comp="218" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="274"><net_src comp="245" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="285"><net_src comp="211" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="286"><net_src comp="162" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="293"><net_src comp="218" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="294"><net_src comp="252" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="312"><net_src comp="295" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="318"><net_src comp="74" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="325"><net_src comp="74" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="295" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="336"><net_src comp="178" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="337"><net_src comp="218" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="339"><net_src comp="189" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="341"><net_src comp="200" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="2" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="8" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="162" pin="1"/><net_sink comp="342" pin=3"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="342" pin=4"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="2" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="10" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="381"><net_src comp="372" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="386"><net_src comp="326" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="331" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="295" pin="2"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="178" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="162" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="406"><net_src comp="218" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="411"><net_src comp="74" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="416"><net_src comp="218" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="421"><net_src comp="189" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="426"><net_src comp="200" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="432"><net_src comp="280" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="218" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="314" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="70" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="453"><net_src comp="368" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="465"><net_src comp="74" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="470"><net_src comp="320" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="478"><net_src comp="387" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="486"><net_src comp="394" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="494"><net_src comp="101" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="499"><net_src comp="320" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="418" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="511"><net_src comp="126" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="519"><net_src comp="423" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="524"><net_src comp="146" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: md_length | {4 15 }
	Port: md_state | {4 10 12 16 }
	Port: md_curlen | {9 15 }
	Port: md_buf | {8 14 }
	Port: K | {}
 - Input state : 
	Port: sha512_update_128 : md_length | {4 15 }
	Port: sha512_update_128 : md_state | {4 10 12 16 }
	Port: sha512_update_128 : md_curlen | {1 3 8 9 }
	Port: sha512_update_128 : md_buf | {10 11 }
	Port: sha512_update_128 : in_r | {4 7 8 16 }
	Port: sha512_update_128 : K | {4 10 12 16 }
  - Chain level:
	State 1
		StgValue_28 : 1
		StgValue_30 : 1
	State 2
		tmp_s : 1
		StgValue_35 : 2
	State 3
	State 4
		icmp : 1
		or_cond : 2
		StgValue_43 : 2
		StgValue_47 : 1
	State 5
		tmp_15 : 1
		n : 2
	State 6
		tmp_27 : 1
		exitcond3 : 1
		i_2 : 1
		StgValue_56 : 2
	State 7
		sum2 : 1
		sum2_cast : 2
		in_addr : 3
		in_load : 4
	State 8
		tmp_18 : 1
		tmp_19_cast : 2
		md_buf_addr : 3
		StgValue_68 : 4
	State 9
		StgValue_72 : 1
		tmp_17 : 1
		StgValue_75 : 2
	State 10
		exitcond2 : 1
		temp_index_4 : 1
		StgValue_81 : 2
		tmp_19 : 1
		md_buf_addr_7 : 2
		md_buf_load : 3
	State 11
		StgValue_88 : 1
	State 12
	State 13
		exitcond : 1
		temp_index_5 : 1
		StgValue_96 : 2
		tmp_21 : 1
		temp_buf_addr_2 : 2
		temp_buf_load : 3
	State 14
		StgValue_102 : 1
	State 15
		StgValue_106 : 1
	State 16
		StgValue_113 : 1
	State 17
		p_01_idx_be : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_sha512_compress_128_1_fu_342 |    8    | 14.9788 |   1860  |   6757  |
|          |  grp_sha512_compress_128_fu_354  |    8    | 16.0417 |   1699  |   6749  |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_314            |    0    |    0    |    0    |    32   |
|   icmp   |            grp_fu_320            |    0    |    0    |    0    |    32   |
|          |            icmp_fu_326           |    0    |    0    |    0    |    29   |
|          |           tmp_15_fu_331          |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |            grp_fu_218            |    0    |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |            grp_fu_295            |    0    |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|---------|
|  select  |             n_fu_387             |    0    |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|---------|
|    and   |          or_cond_fu_382          |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |          grp_read_fu_74          |    0    |    0    |    0    |    0    |
|          |          grp_read_fu_80          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_86         |    0    |    0    |    0    |    0    |
|          |          grp_write_fu_93         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|           tmp_26_fu_372          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_27_fu_394          |    0    |    0    |    0    |    0    |
|   trunc  |           tmp_28_fu_398          |    0    |    0    |    0    |    0    |
|          |           tmp_29_fu_408          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         sum2_cast_fu_403         |    0    |    0    |    0    |    0    |
|   zext   |        tmp_19_cast_fu_413        |    0    |    0    |    0    |    0    |
|          |           tmp_19_fu_418          |    0    |    0    |    0    |    0    |
|          |           tmp_21_fu_423          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    16   | 31.0205 |   3559  |  13839  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|temp_buf|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_2_reg_231       |   64   |
|        i_reg_174        |   64   |
|     in_addr_reg_491     |    7   |
|     inlen_4_reg_280     |   64   |
|    inlen_load_reg_450   |   64   |
|      inlen_reg_442      |   64   |
|  md_buf_addr_7_reg_508  |    7   |
|md_curlen_read_10_reg_462|   64   |
|        n_reg_475        |   64   |
|   p_01_idx_be_reg_252   |   64   |
|     p_01_idx_reg_162    |   64   |
|       p_pn_reg_207      |   64   |
| temp_buf_addr_2_reg_521 |    7   |
|   temp_index_1_reg_196  |    8   |
|   temp_index_4_reg_242  |    8   |
|   temp_index_5_reg_245  |    8   |
|    temp_index_reg_185   |    8   |
|      tmp_12_reg_467     |    1   |
|      tmp_17_reg_496     |    1   |
|      tmp_19_reg_503     |   64   |
|      tmp_21_reg_516     |   64   |
|      tmp_27_reg_483     |    9   |
|       tmp_reg_438       |    1   |
+-------------------------+--------+
|          Total          |   833  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_93  |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_108 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_120 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_120 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_140 |  p0  |   3  |   7  |   21   ||    15   |
|  p_01_idx_reg_162 |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_218    |  p0  |   9  |  64  |   576  ||    44   |
|     grp_fu_218    |  p1  |   7  |  64  |   448  ||    27   |
|     grp_fu_295    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_295    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_320    |  p0  |   6  |  64  |   384  ||    33   |
|     grp_fu_320    |  p1  |   4  |  64  |   256  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2255  || 8.34715 ||   203   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   31   |  3559  |  13839 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   203  |
|  Register |    -   |    -   |   833  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   39   |  4392  |  14042 |
+-----------+--------+--------+--------+--------+
