Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar  1 08:58:06 2021
| Host         : DESKTOP-AF63KB8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file key_test_timing_summary_routed.rpt -rpx key_test_timing_summary_routed.rpx -warn_on_violation
| Design       : key_test
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.967        0.000                      0                    4        0.113        0.000                      0                    4        2.100        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           3.967        0.000                      0                    4        0.113        0.000                      0                    4        2.100        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.223ns (22.812%)  route 0.755ns (77.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 9.314 - 5.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           1.347     4.557    sys_clk_BUFG
    SLICE_X0Y242         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_fdre_C_Q)         0.223     4.780 r  led_r_reg[3]/Q
                         net (fo=2, routed)           0.755     5.534    led_r[3]
    SLICE_X0Y250         FDRE                                         r  led_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           1.336     9.314    sys_clk_BUFG
    SLICE_X0Y250         FDRE                                         r  led_r1_reg[3]/C
                         clock pessimism              0.245     9.559    
                         clock uncertainty           -0.035     9.523    
    SLICE_X0Y250         FDRE (Setup_fdre_C_D)       -0.022     9.501    led_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.501    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_r1_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.223ns (22.860%)  route 0.753ns (77.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 9.314 - 5.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           1.347     4.557    sys_clk_BUFG
    SLICE_X0Y242         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_fdre_C_Q)         0.223     4.780 r  led_r_reg[3]/Q
                         net (fo=2, routed)           0.753     5.532    led_r[3]
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           1.336     9.314    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[3]_lopt_replica/C
                         clock pessimism              0.245     9.559    
                         clock uncertainty           -0.035     9.523    
    SLICE_X0Y251         FDRE (Setup_fdre_C_D)       -0.019     9.504    led_r1_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.504    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_r1_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.223ns (49.950%)  route 0.223ns (50.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 9.314 - 5.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           1.508     4.718    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y251         FDRE (Prop_fdre_C_Q)         0.223     4.941 r  led_r_reg[2]/Q
                         net (fo=2, routed)           0.223     5.164    led_r[2]
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           1.336     9.314    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[2]_lopt_replica/C
                         clock pessimism              0.404     9.718    
                         clock uncertainty           -0.035     9.682    
    SLICE_X0Y251         FDRE (Setup_fdre_C_D)       -0.031     9.651    led_r1_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.223ns (65.753%)  route 0.116ns (34.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 9.314 - 5.000 ) 
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.117    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.210 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           1.508     4.718    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y251         FDRE (Prop_fdre_C_Q)         0.223     4.941 r  led_r_reg[2]/Q
                         net (fo=2, routed)           0.116     5.057    led_r[2]
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.895    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.978 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           1.336     9.314    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[2]/C
                         clock pessimism              0.404     9.718    
                         clock uncertainty           -0.035     9.682    
    SLICE_X0Y251         FDRE (Setup_fdre_C_D)       -0.010     9.672    led_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  4.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           0.691     2.154    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y251         FDRE (Prop_fdre_C_Q)         0.100     2.254 r  led_r_reg[2]/Q
                         net (fo=2, routed)           0.060     2.314    led_r[2]
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           0.916     2.532    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[2]/C
                         clock pessimism             -0.378     2.154    
    SLICE_X0Y251         FDRE (Hold_fdre_C_D)         0.047     2.201    led_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_r1_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.744%)  route 0.109ns (52.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           0.691     2.154    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y251         FDRE (Prop_fdre_C_Q)         0.100     2.254 r  led_r_reg[2]/Q
                         net (fo=2, routed)           0.109     2.363    led_r[2]
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           0.916     2.532    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[2]_lopt_replica/C
                         clock pessimism             -0.378     2.154    
    SLICE_X0Y251         FDRE (Hold_fdre_C_D)         0.038     2.192    led_r1_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_r1_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.100ns (18.365%)  route 0.445ns (81.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           0.609     2.072    sys_clk_BUFG
    SLICE_X0Y242         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_fdre_C_Q)         0.100     2.172 r  led_r_reg[3]/Q
                         net (fo=2, routed)           0.445     2.616    led_r[3]
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           0.916     2.532    sys_clk_BUFG
    SLICE_X0Y251         FDRE                                         r  led_r1_reg[3]_lopt_replica/C
                         clock pessimism             -0.161     2.371    
    SLICE_X0Y251         FDRE (Hold_fdre_C_D)         0.041     2.412    led_r1_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.100ns (18.296%)  route 0.447ns (81.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.437    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.463 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           0.609     2.072    sys_clk_BUFG
    SLICE_X0Y242         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_fdre_C_Q)         0.100     2.172 r  led_r_reg[3]/Q
                         net (fo=2, routed)           0.447     2.618    led_r[3]
    SLICE_X0Y250         FDRE                                         r  led_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.586    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.616 r  sys_clk_BUFG_inst/O
                         net (fo=6, routed)           0.916     2.532    sys_clk_BUFG
    SLICE_X0Y250         FDRE                                         r  led_r1_reg[3]/C
                         clock pessimism             -0.161     2.371    
    SLICE_X0Y250         FDRE (Hold_fdre_C_D)         0.040     2.411    led_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X0Y251   led_r1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X0Y251   led_r1_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X0Y250   led_r1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X0Y251   led_r1_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X0Y251   led_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X0Y242   led_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X0Y251   led_r1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X0Y251   led_r1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r1_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y250   led_r1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r1_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y242   led_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y242   led_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r1_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y250   led_r1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y242   led_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r1_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y250   led_r1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r1_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y242   led_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y251   led_r1_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X0Y250   led_r1_reg[3]/C



