// Seed: 3606530256
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input  uwire   id_2
);
endmodule
macromodule module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6
    , id_32,
    output tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wire id_10,
    input tri id_11,
    input tri id_12,
    input uwire id_13,
    output uwire id_14,
    input supply1 id_15,
    output supply0 id_16,
    input tri0 id_17,
    input wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    output wire id_21,
    output uwire id_22,
    input wor id_23,
    output logic id_24
    , id_33,
    output tri0 id_25,
    output tri1 id_26,
    input tri0 id_27,
    input supply0 id_28,
    input wor id_29,
    input wand id_30
);
  assign id_26 = -1;
  module_0 modCall_1 (
      id_19,
      id_22,
      id_0
  );
  assign modCall_1.id_1 = 0;
  always id_24 = -1 ==? id_4;
endmodule
