Analysis & Synthesis report for Proyecto
Tue Aug 22 09:10:40 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Diagram|MSS:inst66|y
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM_generic:inst33|altsyncram:Rammemory_rtl_0|altsyncram_4gi1:auto_generated
 16. Source assignments for RAM_generic:inst32|altsyncram:Rammemory_rtl_0|altsyncram_0ji1:auto_generated
 17. Source assignments for RAM_generic:inst31|altsyncram:Rammemory_rtl_0|altsyncram_agi1:auto_generated
 18. Source assignments for RAM_generic:inst30|altsyncram:Rammemory_rtl_0|altsyncram_agi1:auto_generated
 19. Parameter Settings for User Entity Instance: Comparator_Generic:inst36
 20. Parameter Settings for User Entity Instance: Counter_Generic:inst34
 21. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst37
 22. Parameter Settings for User Entity Instance: Comparator_Generic:inst38
 23. Parameter Settings for User Entity Instance: RAM_generic:inst30
 24. Parameter Settings for User Entity Instance: Mux2a1_generic:inst41
 25. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst13
 26. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst5
 27. Parameter Settings for User Entity Instance: Teclado_4x4Matricial:inst84
 28. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst4
 29. Parameter Settings for User Entity Instance: Counter_Generic:inst46
 30. Parameter Settings for User Entity Instance: Comparator_Generic:inst39
 31. Parameter Settings for User Entity Instance: RAM_generic:inst31
 32. Parameter Settings for User Entity Instance: Mux2a1_generic:inst42
 33. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst14
 34. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst7
 35. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst6
 36. Parameter Settings for User Entity Instance: Comparator_Generic:inst49
 37. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst48
 38. Parameter Settings for User Entity Instance: RAM_generic:inst32
 39. Parameter Settings for User Entity Instance: Mux2a1_generic:inst43
 40. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst16
 41. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst10
 42. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst9
 43. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst8
 44. Parameter Settings for User Entity Instance: RAM_generic:inst33
 45. Parameter Settings for User Entity Instance: Mux2a1_generic:inst44
 46. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst2
 47. Parameter Settings for User Entity Instance: Comparator_Generic:inst25
 48. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst75
 49. Parameter Settings for User Entity Instance: Mux2a1_generic:inst53
 50. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst76
 51. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst61
 52. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst59
 53. Parameter Settings for User Entity Instance: Mux2a1_generic:inst54
 54. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst56
 55. Parameter Settings for User Entity Instance: Mux2a1_generic:inst51
 56. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst71
 57. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst57
 58. Parameter Settings for User Entity Instance: Mux2a1_generic:inst52
 59. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst74
 60. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst77
 61. Parameter Settings for Inferred Entity Instance: RAM_generic:inst33|altsyncram:Rammemory_rtl_0
 62. Parameter Settings for Inferred Entity Instance: RAM_generic:inst32|altsyncram:Rammemory_rtl_0
 63. Parameter Settings for Inferred Entity Instance: RAM_generic:inst31|altsyncram:Rammemory_rtl_0
 64. Parameter Settings for Inferred Entity Instance: RAM_generic:inst30|altsyncram:Rammemory_rtl_0
 65. Parameter Settings for Inferred Entity Instance: FrequencyGenerator:inst|lpm_divide:Div0
 66. Parameter Settings for Inferred Entity Instance: FrequencyGenerator:inst|lpm_divide:Div1
 67. altsyncram Parameter Settings by Entity Instance
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 22 09:10:40 2023       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Proyecto                                    ;
; Top-level Entity Name           ; Diagram                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 471                                         ;
; Total pins                      ; 81                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 928                                         ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Diagram            ; Proyecto           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; Teclado_4x4Matricial.vhd         ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Teclado_4x4Matricial.vhd            ;         ;
; FrequencyGenerator.vhd           ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd              ;         ;
; FrequencySound.vhd               ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencySound.vhd                  ;         ;
; Diagram.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Diagram.bdf                         ;         ;
; Sostenimiento_generic.vhd        ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Sostenimiento_generic.vhd           ;         ;
; BCDtoBinary_8bits.vhd            ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDtoBinary_8bits.vhd               ;         ;
; BCDtoBinary_11bits.vhd           ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDtoBinary_11bits.vhd              ;         ;
; Reloj_Segundos.vhd               ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Reloj_Segundos.vhd                  ;         ;
; Reloj_Minutos.vhd                ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Reloj_Minutos.vhd                   ;         ;
; Deco_Leds.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Deco_Leds.vhd                       ;         ;
; Buffer_tristate.vhd              ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Buffer_tristate.vhd                 ;         ;
; Mux2a1.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1.vhd                          ;         ;
; Comparator_Generic.vhd           ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Comparator_Generic.vhd              ;         ;
; RAM_generic.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/RAM_generic.vhd                     ;         ;
; Counter_Generic.vhd              ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Counter_Generic.vhd                 ;         ;
; Mux2a1_generic.vhd               ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd                  ;         ;
; ROM.vhd                          ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/ROM.vhd                             ;         ;
; Buffer_tristate_generic.vhd      ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/Buffer_tristate_generic.vhd         ;         ;
; MSS.vhd                          ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/MSS.vhd                             ;         ;
; BinBCD8.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/BinBCD8.vhd                         ;         ;
; BinBCD16.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/BinBCD16.vhd                        ;         ;
; BCDto7seg.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDto7seg.vhd                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4gi1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/altsyncram_4gi1.tdf              ;         ;
; db/altsyncram_0ji1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/altsyncram_0ji1.tdf              ;         ;
; db/altsyncram_agi1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/altsyncram_agi1.tdf              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_9po.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/lpm_divide_9po.tdf               ;         ;
; db/abs_divider_ibg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/abs_divider_ibg.tdf              ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/alt_u_div_kve.tdf                ;         ;
; db/lpm_abs_in9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/lpm_abs_in9.tdf                  ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/lpm_abs_4p9.tdf                  ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1652        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2568        ;
;     -- 7 input functions                    ; 6           ;
;     -- 6 input functions                    ; 704         ;
;     -- 5 input functions                    ; 359         ;
;     -- 4 input functions                    ; 478         ;
;     -- <=3 input functions                  ; 1021        ;
;                                             ;             ;
; Dedicated logic registers                   ; 471         ;
;                                             ;             ;
; I/O pins                                    ; 81          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 928         ;
;                                             ;             ;
; Total DSP Blocks                            ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 487         ;
; Total fan-out                               ; 12514       ;
; Average fan-out                             ; 3.87        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name           ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |Diagram                                  ; 2568 (3)            ; 471 (0)                   ; 928               ; 1          ; 81   ; 0            ; |Diagram                                                                                                                     ; Diagram               ; work         ;
;    |BCDto7seg:inst68|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDto7seg:inst68                                                                                                    ; BCDto7seg             ; work         ;
;    |BCDto7seg:inst69|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDto7seg:inst69                                                                                                    ; BCDto7seg             ; work         ;
;    |BCDto7seg:inst72|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDto7seg:inst72                                                                                                    ; BCDto7seg             ; work         ;
;    |BCDto7seg:inst73|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDto7seg:inst73                                                                                                    ; BCDto7seg             ; work         ;
;    |BCDto7seg:inst79|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDto7seg:inst79                                                                                                    ; BCDto7seg             ; work         ;
;    |BCDto7seg:inst80|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDto7seg:inst80                                                                                                    ; BCDto7seg             ; work         ;
;    |BCDto7seg:inst82|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDto7seg:inst82                                                                                                    ; BCDto7seg             ; work         ;
;    |BCDto7seg:inst83|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDto7seg:inst83                                                                                                    ; BCDto7seg             ; work         ;
;    |BCDtoBinary_11bits:inst15|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Diagram|BCDtoBinary_11bits:inst15                                                                                           ; BCDtoBinary_11bits    ; work         ;
;    |BCDtoBinary_8bits:inst11|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDtoBinary_8bits:inst11                                                                                            ; BCDtoBinary_8bits     ; work         ;
;    |BCDtoBinary_8bits:inst12|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BCDtoBinary_8bits:inst12                                                                                            ; BCDtoBinary_8bits     ; work         ;
;    |BinBCD16:inst78|                      ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BinBCD16:inst78                                                                                                     ; BinBCD16              ; work         ;
;    |BinBCD8:inst60|                       ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BinBCD8:inst60                                                                                                      ; BinBCD8               ; work         ;
;    |BinBCD8:inst67|                       ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|BinBCD8:inst67                                                                                                      ; BinBCD8               ; work         ;
;    |Comparator_Generic:inst36|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Comparator_Generic:inst36                                                                                           ; Comparator_Generic    ; work         ;
;    |Comparator_Generic:inst38|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Comparator_Generic:inst38                                                                                           ; Comparator_Generic    ; work         ;
;    |Comparator_Generic:inst39|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Comparator_Generic:inst39                                                                                           ; Comparator_Generic    ; work         ;
;    |Counter_Generic:inst34|               ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst34                                                                                              ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst46|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst46                                                                                              ; Counter_Generic       ; work         ;
;    |Deco_Leds:inst3|                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Deco_Leds:inst3                                                                                                     ; Deco_Leds             ; work         ;
;    |FrequencyGenerator:inst|              ; 2034 (1624)         ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst                                                                                             ; FrequencyGenerator    ; work         ;
;       |lpm_divide:Div0|                   ; 201 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst|lpm_divide:Div0                                                                             ; lpm_divide            ; work         ;
;          |lpm_divide_9po:auto_generated|  ; 201 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst|lpm_divide:Div0|lpm_divide_9po:auto_generated                                               ; lpm_divide_9po        ; work         ;
;             |abs_divider_ibg:divider|     ; 201 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst|lpm_divide:Div0|lpm_divide_9po:auto_generated|abs_divider_ibg:divider                       ; abs_divider_ibg       ; work         ;
;                |alt_u_div_kve:divider|    ; 201 (201)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst|lpm_divide:Div0|lpm_divide_9po:auto_generated|abs_divider_ibg:divider|alt_u_div_kve:divider ; alt_u_div_kve         ; work         ;
;       |lpm_divide:Div1|                   ; 209 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst|lpm_divide:Div1                                                                             ; lpm_divide            ; work         ;
;          |lpm_divide_9po:auto_generated|  ; 209 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst|lpm_divide:Div1|lpm_divide_9po:auto_generated                                               ; lpm_divide_9po        ; work         ;
;             |abs_divider_ibg:divider|     ; 209 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst|lpm_divide:Div1|lpm_divide_9po:auto_generated|abs_divider_ibg:divider                       ; abs_divider_ibg       ; work         ;
;                |alt_u_div_kve:divider|    ; 209 (209)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencyGenerator:inst|lpm_divide:Div1|lpm_divide_9po:auto_generated|abs_divider_ibg:divider|alt_u_div_kve:divider ; alt_u_div_kve         ; work         ;
;    |FrequencySound:inst1|                 ; 83 (83)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |Diagram|FrequencySound:inst1                                                                                                ; FrequencySound        ; work         ;
;    |MSS:inst66|                           ; 74 (74)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |Diagram|MSS:inst66                                                                                                          ; MSS                   ; work         ;
;    |Mux2a1:inst24|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1:inst24                                                                                                       ; Mux2a1                ; work         ;
;    |Mux2a1_generic:inst41|                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1_generic:inst41                                                                                               ; Mux2a1_generic        ; work         ;
;    |Mux2a1_generic:inst42|                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1_generic:inst42                                                                                               ; Mux2a1_generic        ; work         ;
;    |Mux2a1_generic:inst43|                ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1_generic:inst43                                                                                               ; Mux2a1_generic        ; work         ;
;    |Mux2a1_generic:inst44|                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1_generic:inst44                                                                                               ; Mux2a1_generic        ; work         ;
;    |Mux2a1_generic:inst51|                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1_generic:inst51                                                                                               ; Mux2a1_generic        ; work         ;
;    |Mux2a1_generic:inst52|                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1_generic:inst52                                                                                               ; Mux2a1_generic        ; work         ;
;    |Mux2a1_generic:inst53|                ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1_generic:inst53                                                                                               ; Mux2a1_generic        ; work         ;
;    |Mux2a1_generic:inst54|                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux2a1_generic:inst54                                                                                               ; Mux2a1_generic        ; work         ;
;    |RAM_generic:inst30|                   ; 8 (8)               ; 26 (26)                   ; 224               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst30                                                                                                  ; RAM_generic           ; work         ;
;       |altsyncram:Rammemory_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 224               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst30|altsyncram:Rammemory_rtl_0                                                                       ; altsyncram            ; work         ;
;          |altsyncram_agi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 224               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst30|altsyncram:Rammemory_rtl_0|altsyncram_agi1:auto_generated                                        ; altsyncram_agi1       ; work         ;
;    |RAM_generic:inst31|                   ; 8 (8)               ; 26 (26)                   ; 224               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst31                                                                                                  ; RAM_generic           ; work         ;
;       |altsyncram:Rammemory_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 224               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst31|altsyncram:Rammemory_rtl_0                                                                       ; altsyncram            ; work         ;
;          |altsyncram_agi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 224               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst31|altsyncram:Rammemory_rtl_0|altsyncram_agi1:auto_generated                                        ; altsyncram_agi1       ; work         ;
;    |RAM_generic:inst32|                   ; 14 (14)             ; 34 (34)                   ; 352               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst32                                                                                                  ; RAM_generic           ; work         ;
;       |altsyncram:Rammemory_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 352               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst32|altsyncram:Rammemory_rtl_0                                                                       ; altsyncram            ; work         ;
;          |altsyncram_0ji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 352               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst32|altsyncram:Rammemory_rtl_0|altsyncram_0ji1:auto_generated                                        ; altsyncram_0ji1       ; work         ;
;    |RAM_generic:inst33|                   ; 9 (9)               ; 20 (20)                   ; 128               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst33                                                                                                  ; RAM_generic           ; work         ;
;       |altsyncram:Rammemory_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst33|altsyncram:Rammemory_rtl_0                                                                       ; altsyncram            ; work         ;
;          |altsyncram_4gi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Diagram|RAM_generic:inst33|altsyncram:Rammemory_rtl_0|altsyncram_4gi1:auto_generated                                        ; altsyncram_4gi1       ; work         ;
;    |ROM:inst50|                           ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|ROM:inst50                                                                                                          ; ROM                   ; work         ;
;    |Reloj_Minutos:inst22|                 ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Reloj_Minutos:inst22                                                                                                ; Reloj_Minutos         ; work         ;
;    |Reloj_Segundos:inst19|                ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Reloj_Segundos:inst19                                                                                               ; Reloj_Segundos        ; work         ;
;    |Sostenimiento_generic:inst10|         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst10                                                                                        ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst13|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst13                                                                                        ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst14|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst14                                                                                        ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst16|         ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst16                                                                                        ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst2|          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst2                                                                                         ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst37|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst37                                                                                        ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst48|         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst48                                                                                        ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst4|          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst4                                                                                         ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst5|          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst5                                                                                         ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst6|          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst6                                                                                         ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst7|          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst7                                                                                         ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst8|          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst8                                                                                         ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst9|          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst9                                                                                         ; Sostenimiento_generic ; work         ;
;    |Teclado_4x4Matricial:inst84|          ; 80 (80)             ; 123 (123)                 ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Teclado_4x4Matricial:inst84                                                                                         ; Teclado_4x4Matricial  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RAM_generic:inst30|altsyncram:Rammemory_rtl_0|altsyncram_agi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 7            ; 32           ; 7            ; 224  ; None ;
; RAM_generic:inst31|altsyncram:Rammemory_rtl_0|altsyncram_agi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 7            ; 32           ; 7            ; 224  ; None ;
; RAM_generic:inst32|altsyncram:Rammemory_rtl_0|altsyncram_0ji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 11           ; 32           ; 11           ; 352  ; None ;
; RAM_generic:inst33|altsyncram:Rammemory_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 4            ; 32           ; 4            ; 128  ; None ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Diagram|MSS:inst66|y                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+------+-------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+
; Name  ; y.Tbi ; y.Tbh ; y.Tbg ; y.Tbf ; y.Tbe ; y.Tbd ; y.Tbc ; y.Tbb ; y.Tba ; y.Taz ; y.Tay ; y.Tax ; y.Taw ; y.Tav ; y.Tau ; y.Tat ; y.Tas ; y.Tar ; y.Taq ; y.Tap ; y.Tao ; y.Tan ; y.Tam ; y.Tal ; y.Tak ; y.Taj ; y.Tai ; y.Tah ; y.Tag ; y.Taf ; y.Tae ; y.Tad ; y.Tac ; y.Tab ; y.Taa ; y.Tz ; y.Ty ; y.Tx ; y.Tw ; y.Tv ; y.Tu ; y.Tt ; y.Ts ; y.Tr ; y.Tq ; y.Tp ; y.Too ; y.Tn ; y.Tm ; y.Tl ; y.Tk ; y.Tj ; y.Ti ; y.Th ; y.Tg ; y.Tf ; y.Te ; y.Td ; y.Tc ; y.Tb ; y.Ta ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+------+-------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+
; y.Ta  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.Tb  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.Tc  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.Td  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.Te  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; y.Tf  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tg  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Th  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ti  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tj  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tk  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tl  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tm  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tn  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Too ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tp  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tq  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tr  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ts  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tt  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tu  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tv  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tw  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tx  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ty  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tz  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Taa ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tab ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tac ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tad ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tae ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Taf ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tag ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tah ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tai ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Taj ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tak ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tal ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tam ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tan ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tao ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tap ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Taq ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tar ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tas ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tat ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tau ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tav ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Taw ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tax ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tay ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Taz ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tba ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tbb ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tbc ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tbd ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tbe ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tbf ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tbg ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tbh ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tbi ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+------+-------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal          ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------+------------------------+
; FrequencyGenerator:inst|Secuencia_sonido           ; FrequencyGenerator:inst|Mux0 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                              ;                        ;
+----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 471   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 205   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 188   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                         ;
+-----------------------------------------------+------------------------------------+
; Register Name                                 ; RAM Name                           ;
+-----------------------------------------------+------------------------------------+
; RAM_generic:inst33|Rammemory_rtl_0_bypass[0]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[1]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[2]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[3]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[4]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[5]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[6]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[7]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[8]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[9]  ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[10] ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[11] ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[12] ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[13] ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst33|Rammemory_rtl_0_bypass[14] ; RAM_generic:inst33|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[0]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[1]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[2]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[3]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[4]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[5]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[6]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[7]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[8]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[9]  ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[10] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[11] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[12] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[13] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[14] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[15] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[16] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[17] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[18] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[19] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[20] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst32|Rammemory_rtl_0_bypass[21] ; RAM_generic:inst32|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[0]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[1]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[2]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[3]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[4]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[5]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[6]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[7]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[8]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[9]  ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[10] ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[11] ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[12] ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[13] ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[14] ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[15] ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[16] ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst31|Rammemory_rtl_0_bypass[17] ; RAM_generic:inst31|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[0]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[1]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[2]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[3]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[4]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[5]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[6]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[7]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[8]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[9]  ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[10] ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[11] ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[12] ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[13] ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[14] ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[15] ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[16] ; RAM_generic:inst30|Rammemory_rtl_0 ;
; RAM_generic:inst30|Rammemory_rtl_0_bypass[17] ; RAM_generic:inst30|Rammemory_rtl_0 ;
+-----------------------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Diagram|Counter_Generic:inst46|Q[6]               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |Diagram|Teclado_4x4Matricial:inst84|BOTON_PRES[0] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Diagram|RAM_generic:inst30|Rammemory              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Diagram|RAM_generic:inst31|Rammemory              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Diagram|Counter_Generic:inst34|Q                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |Diagram|RAM_generic:inst32|Rammemory              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Diagram|FrequencyGenerator:inst|Secuencia_leds[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Diagram|RAM_generic:inst33|Rammemory              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Diagram|MSS:inst66|y                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for RAM_generic:inst33|altsyncram:Rammemory_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for RAM_generic:inst32|altsyncram:Rammemory_rtl_0|altsyncram_0ji1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for RAM_generic:inst31|altsyncram:Rammemory_rtl_0|altsyncram_agi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for RAM_generic:inst30|altsyncram:Rammemory_rtl_0|altsyncram_agi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst36 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst34 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst37 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 5     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst38 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 7     ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_generic:inst30 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 8     ; Unsigned Integer                       ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1_generic:inst41 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 8     ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst13 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 8     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst5 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Teclado_4x4Matricial:inst84 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; FREQ_CLK       ; 50000000 ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst46 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 7     ; Unsigned Integer                           ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst39 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 7     ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_generic:inst31 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 8     ; Unsigned Integer                       ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1_generic:inst42 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 8     ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst14 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 8     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst7 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst6 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst49 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 4     ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst48 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_generic:inst32 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 11    ; Unsigned Integer                       ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1_generic:inst43 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 11    ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst16 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 11    ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst10 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst9 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst8 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_generic:inst33 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 4     ; Unsigned Integer                       ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1_generic:inst44 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 4     ; Unsigned Integer                                ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst25 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 3     ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst75 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1_generic:inst53 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 11    ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst76 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst61 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst59 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1_generic:inst54 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst56 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1_generic:inst51 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 8     ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst71 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst57 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1_generic:inst52 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 8     ; Unsigned Integer                          ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst74 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst77 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 7     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_generic:inst33|altsyncram:Rammemory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 4                    ; Untyped                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 4                    ; Untyped                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_generic:inst32|altsyncram:Rammemory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 11                   ; Untyped                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 11                   ; Untyped                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_0ji1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_generic:inst31|altsyncram:Rammemory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 7                    ; Untyped                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 7                    ; Untyped                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_agi1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_generic:inst30|altsyncram:Rammemory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 7                    ; Untyped                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 7                    ; Untyped                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_agi1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FrequencyGenerator:inst|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_9po ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FrequencyGenerator:inst|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_9po ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 4                                             ;
; Entity Instance                           ; RAM_generic:inst33|altsyncram:Rammemory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 4                                             ;
;     -- NUMWORDS_A                         ; 32                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 4                                             ;
;     -- NUMWORDS_B                         ; 32                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; RAM_generic:inst32|altsyncram:Rammemory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 11                                            ;
;     -- NUMWORDS_A                         ; 32                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 11                                            ;
;     -- NUMWORDS_B                         ; 32                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; RAM_generic:inst31|altsyncram:Rammemory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 7                                             ;
;     -- NUMWORDS_A                         ; 32                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 7                                             ;
;     -- NUMWORDS_B                         ; 32                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; RAM_generic:inst30|altsyncram:Rammemory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 7                                             ;
;     -- NUMWORDS_A                         ; 32                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 7                                             ;
;     -- NUMWORDS_B                         ; 32                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 471                         ;
;     CLR               ; 102                         ;
;     CLR SCLR          ; 28                          ;
;     ENA               ; 113                         ;
;     ENA CLR           ; 68                          ;
;     ENA CLR SCLR      ; 7                           ;
;     SCLR              ; 93                          ;
;     plain             ; 60                          ;
; arriav_io_obuf        ; 61                          ;
; arriav_lcell_comb     ; 2570                        ;
;     arith             ; 809                         ;
;         0 data inputs ; 78                          ;
;         1 data inputs ; 400                         ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 190                         ;
;         5 data inputs ; 26                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 1755                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 262                         ;
;         3 data inputs ; 164                         ;
;         4 data inputs ; 288                         ;
;         5 data inputs ; 333                         ;
;         6 data inputs ; 704                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 81                          ;
; stratixv_ram_block    ; 29                          ;
;                       ;                             ;
; Max LUT depth         ; 74.00                       ;
; Average LUT depth     ; 36.29                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Aug 22 09:09:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file teclado_4x4matricial.vhd
    Info (12022): Found design unit 1: Teclado_4x4Matricial-Behavioral File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Teclado_4x4Matricial.vhd Line: 73
    Info (12023): Found entity 1: Teclado_4x4Matricial File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Teclado_4x4Matricial.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file frequencygenerator.vhd
    Info (12022): Found design unit 1: FrequencyGenerator-Solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 15
    Info (12023): Found entity 1: FrequencyGenerator File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file frequencysound.vhd
    Info (12022): Found design unit 1: FrequencySound-Behavioral File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencySound.vhd Line: 13
    Info (12023): Found entity 1: FrequencySound File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencySound.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file diagram.bdf
    Info (12023): Found entity 1: Diagram
Info (12021): Found 2 design units, including 1 entities, in source file sostenimiento_generic.vhd
    Info (12022): Found design unit 1: Sostenimiento_generic-Desarrollo File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Sostenimiento_generic.vhd Line: 11
    Info (12023): Found entity 1: Sostenimiento_generic File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Sostenimiento_generic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bcdtobinary_8bits.vhd
    Info (12022): Found design unit 1: BCDtoBinary_8bits-Solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDtoBinary_8bits.vhd Line: 14
    Info (12023): Found entity 1: BCDtoBinary_8bits File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDtoBinary_8bits.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file bcdtobinary_11bits.vhd
    Info (12022): Found design unit 1: BCDtoBinary_11bits-Solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDtoBinary_11bits.vhd Line: 15
    Info (12023): Found entity 1: BCDtoBinary_11bits File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDtoBinary_11bits.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reloj_segundos.vhd
    Info (12022): Found design unit 1: Reloj_Segundos-Desarrollo File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Reloj_Segundos.vhd Line: 12
    Info (12023): Found entity 1: Reloj_Segundos File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Reloj_Segundos.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reloj_minutos.vhd
    Info (12022): Found design unit 1: Reloj_Minutos-Desarrollo File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Reloj_Minutos.vhd Line: 11
    Info (12023): Found entity 1: Reloj_Minutos File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Reloj_Minutos.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file deco_leds.vhd
    Info (12022): Found design unit 1: Deco_Leds-arq File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Deco_Leds.vhd Line: 9
    Info (12023): Found entity 1: Deco_Leds File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Deco_Leds.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_tristate.vhd
    Info (12022): Found design unit 1: Buffer_tristate-Solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Buffer_tristate.vhd Line: 10
    Info (12023): Found entity 1: Buffer_tristate File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Buffer_tristate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2a1.vhd
    Info (12022): Found design unit 1: Mux2a1-Desarrollo File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1.vhd Line: 10
    Info (12023): Found entity 1: Mux2a1 File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file comparator_generic.vhd
    Info (12022): Found design unit 1: Comparator_Generic-solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Comparator_Generic.vhd Line: 10
    Info (12023): Found entity 1: Comparator_Generic File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Comparator_Generic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram_generic.vhd
    Info (12022): Found design unit 1: RAM_generic-solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/RAM_generic.vhd Line: 14
    Info (12023): Found entity 1: RAM_generic File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/RAM_generic.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file counter_generic.vhd
    Info (12022): Found design unit 1: Counter_Generic-Desarrollo File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Counter_Generic.vhd Line: 13
    Info (12023): Found entity 1: Counter_Generic File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Counter_Generic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2a1_generic.vhd
    Info (12022): Found design unit 1: Mux2a1_generic-Desarrollo File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd Line: 11
    Info (12023): Found entity 1: Mux2a1_generic File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-Solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/ROM.vhd Line: 11
    Info (12023): Found entity 1: ROM File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/ROM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file buffer_tristate_generic.vhd
    Info (12022): Found design unit 1: Buffer_tristate_generic-Solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Buffer_tristate_generic.vhd Line: 11
    Info (12023): Found entity 1: Buffer_tristate_generic File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Buffer_tristate_generic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mss.vhd
    Info (12022): Found design unit 1: MSS-Controlador File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/MSS.vhd Line: 10
    Info (12023): Found entity 1: MSS File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/MSS.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file binbcd8.vhd
    Info (12022): Found design unit 1: BinBCD8-solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BinBCD8.vhd Line: 10
    Info (12023): Found entity 1: BinBCD8 File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BinBCD8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binbcd16.vhd
    Info (12022): Found design unit 1: BinBCD16-solucion File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BinBCD16.vhd Line: 14
    Info (12023): Found entity 1: BinBCD16 File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BinBCD16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bcdto7seg.vhd
    Info (12022): Found design unit 1: BCDto7seg-arq File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDto7seg.vhd Line: 9
    Info (12023): Found entity 1: BCDto7seg File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/BCDto7seg.vhd Line: 4
Info (12127): Elaborating entity "Diagram" for the top level hierarchy
Warning (275043): Pin "Display_BPM_unidad[6..0]" is missing source
Info (12128): Elaborating entity "Buffer_tristate" for hierarchy "Buffer_tristate:inst17"
Info (12128): Elaborating entity "Deco_Leds" for hierarchy "Deco_Leds:inst3"
Info (12128): Elaborating entity "FrequencyGenerator" for hierarchy "FrequencyGenerator:inst"
Warning (10542): VHDL Variable Declaration warning at FrequencyGenerator.vhd(17): used initial value expression for variable "BPM_integer" because variable was never assigned a value File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 17
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(289): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 289
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(293): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 293
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(294): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 294
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(298): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 298
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(299): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 299
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(300): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 300
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(304): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 304
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(305): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 305
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(306): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 306
Warning (10492): VHDL Process Statement warning at FrequencyGenerator.vhd(307): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 307
Warning (10631): VHDL Process Statement warning at FrequencyGenerator.vhd(285): inferring latch(es) for signal or variable "Secuencia_sonido", which holds its previous value in one or more paths through the process File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 285
Info (10041): Inferred latch for "Secuencia_sonido" at FrequencyGenerator.vhd(285) File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 285
Info (12128): Elaborating entity "MSS" for hierarchy "MSS:inst66"
Info (12128): Elaborating entity "Comparator_Generic" for hierarchy "Comparator_Generic:inst36"
Info (12128): Elaborating entity "Counter_Generic" for hierarchy "Counter_Generic:inst34"
Warning (10492): VHDL Process Statement warning at Counter_Generic.vhd(17): signal "Resetn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Counter_Generic.vhd Line: 17
Warning (10492): VHDL Process Statement warning at Counter_Generic.vhd(18): signal "Clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Counter_Generic.vhd Line: 18
Info (12128): Elaborating entity "Sostenimiento_generic" for hierarchy "Sostenimiento_generic:inst37"
Info (12128): Elaborating entity "Comparator_Generic" for hierarchy "Comparator_Generic:inst38"
Info (12128): Elaborating entity "Reloj_Minutos" for hierarchy "Reloj_Minutos:inst22"
Info (12128): Elaborating entity "Reloj_Segundos" for hierarchy "Reloj_Segundos:inst19"
Info (12128): Elaborating entity "FrequencySound" for hierarchy "FrequencySound:inst1"
Info (12128): Elaborating entity "RAM_generic" for hierarchy "RAM_generic:inst30"
Info (12128): Elaborating entity "Mux2a1_generic" for hierarchy "Mux2a1_generic:inst41"
Warning (10492): VHDL Process Statement warning at Mux2a1_generic.vhd(16): signal "I0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd Line: 16
Warning (10492): VHDL Process Statement warning at Mux2a1_generic.vhd(17): signal "I1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd Line: 17
Info (12128): Elaborating entity "Sostenimiento_generic" for hierarchy "Sostenimiento_generic:inst13"
Info (12128): Elaborating entity "BCDtoBinary_8bits" for hierarchy "BCDtoBinary_8bits:inst11"
Info (12128): Elaborating entity "Sostenimiento_generic" for hierarchy "Sostenimiento_generic:inst5"
Info (12128): Elaborating entity "Teclado_4x4Matricial" for hierarchy "Teclado_4x4Matricial:inst84"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst50"
Warning (10541): VHDL Signal Declaration warning at ROM.vhd(13): used implicit default value for signal "Rammemory" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/ROM.vhd Line: 13
Info (12128): Elaborating entity "Counter_Generic" for hierarchy "Counter_Generic:inst46"
Warning (10492): VHDL Process Statement warning at Counter_Generic.vhd(17): signal "Resetn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Counter_Generic.vhd Line: 17
Warning (10492): VHDL Process Statement warning at Counter_Generic.vhd(18): signal "Clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Counter_Generic.vhd Line: 18
Info (12128): Elaborating entity "Comparator_Generic" for hierarchy "Comparator_Generic:inst49"
Info (12128): Elaborating entity "RAM_generic" for hierarchy "RAM_generic:inst32"
Info (12128): Elaborating entity "Mux2a1_generic" for hierarchy "Mux2a1_generic:inst43"
Warning (10492): VHDL Process Statement warning at Mux2a1_generic.vhd(16): signal "I0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd Line: 16
Warning (10492): VHDL Process Statement warning at Mux2a1_generic.vhd(17): signal "I1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd Line: 17
Info (12128): Elaborating entity "Sostenimiento_generic" for hierarchy "Sostenimiento_generic:inst16"
Info (12128): Elaborating entity "BCDtoBinary_11bits" for hierarchy "BCDtoBinary_11bits:inst15"
Info (12128): Elaborating entity "RAM_generic" for hierarchy "RAM_generic:inst33"
Info (12128): Elaborating entity "Mux2a1_generic" for hierarchy "Mux2a1_generic:inst44"
Warning (10492): VHDL Process Statement warning at Mux2a1_generic.vhd(16): signal "I0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd Line: 16
Warning (10492): VHDL Process Statement warning at Mux2a1_generic.vhd(17): signal "I1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1_generic.vhd Line: 17
Info (12128): Elaborating entity "Mux2a1" for hierarchy "Mux2a1:inst24"
Warning (10492): VHDL Process Statement warning at Mux2a1.vhd(15): signal "I0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1.vhd Line: 15
Warning (10492): VHDL Process Statement warning at Mux2a1.vhd(16): signal "I1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/Mux2a1.vhd Line: 16
Info (12128): Elaborating entity "Comparator_Generic" for hierarchy "Comparator_Generic:inst25"
Info (12128): Elaborating entity "Buffer_tristate_generic" for hierarchy "Buffer_tristate_generic:inst75"
Info (12128): Elaborating entity "BCDto7seg" for hierarchy "BCDto7seg:inst79"
Info (12128): Elaborating entity "BinBCD16" for hierarchy "BinBCD16:inst78"
Info (12128): Elaborating entity "BinBCD8" for hierarchy "BinBCD8:inst60"
Warning (276020): Inferred RAM node "RAM_generic:inst33|Rammemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RAM_generic:inst32|Rammemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RAM_generic:inst31|Rammemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RAM_generic:inst30|Rammemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ROM:inst50|Rammemory" is uninferred due to inappropriate RAM size File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/ROM.vhd Line: 13
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_generic:inst33|Rammemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_generic:inst32|Rammemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_generic:inst31|Rammemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_generic:inst30|Rammemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FrequencyGenerator:inst|Div0" File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 299
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FrequencyGenerator:inst|Div1" File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 300
Info (12130): Elaborated megafunction instantiation "RAM_generic:inst33|altsyncram:Rammemory_rtl_0"
Info (12133): Instantiated megafunction "RAM_generic:inst33|altsyncram:Rammemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4gi1.tdf
    Info (12023): Found entity 1: altsyncram_4gi1 File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/altsyncram_4gi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RAM_generic:inst32|altsyncram:Rammemory_rtl_0"
Info (12133): Instantiated megafunction "RAM_generic:inst32|altsyncram:Rammemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ji1.tdf
    Info (12023): Found entity 1: altsyncram_0ji1 File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/altsyncram_0ji1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RAM_generic:inst31|altsyncram:Rammemory_rtl_0"
Info (12133): Instantiated megafunction "RAM_generic:inst31|altsyncram:Rammemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_agi1.tdf
    Info (12023): Found entity 1: altsyncram_agi1 File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/altsyncram_agi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FrequencyGenerator:inst|lpm_divide:Div0" File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 299
Info (12133): Instantiated megafunction "FrequencyGenerator:inst|lpm_divide:Div0" with the following parameter: File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 299
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9po.tdf
    Info (12023): Found entity 1: lpm_divide_9po File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/lpm_divide_9po.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info (12023): Found entity 1: abs_divider_ibg File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/abs_divider_ibg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/alt_u_div_kve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_in9.tdf
    Info (12023): Found entity 1: lpm_abs_in9 File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/lpm_abs_in9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/db/lpm_abs_4p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "FrequencyGenerator:inst|lpm_divide:Div1" File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 300
Info (12133): Instantiated megafunction "FrequencyGenerator:inst|lpm_divide:Div1" with the following parameter: File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 300
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Warning (13012): Latch FrequencyGenerator:inst|Secuencia_sonido has unsafe behavior File: C:/Users/Det-Pc/Desktop/Metronomo_fisico/FrequencyGenerator.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAM_generic:inst33|Rammemory_rtl_0_bypass[12]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Display_BPM_unidad[6]" is stuck at GND
    Warning (13410): Pin "Display_BPM_unidad[5]" is stuck at GND
    Warning (13410): Pin "Display_BPM_unidad[4]" is stuck at GND
    Warning (13410): Pin "Display_BPM_unidad[3]" is stuck at GND
    Warning (13410): Pin "Display_BPM_unidad[2]" is stuck at GND
    Warning (13410): Pin "Display_BPM_unidad[1]" is stuck at GND
    Warning (13410): Pin "Display_BPM_unidad[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Columnas[0]"
Info (21057): Implemented 2942 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 2831 logic cells
    Info (21064): Implemented 29 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Tue Aug 22 09:10:40 2023
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:25


