package require -exact qsys 23.3

# create the system "qsys_top"
proc do_create_qsys_top {} {
	# create the system
	create_system qsys_top
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters
	add_system_hdl_parameter FP_WIDTH INTEGER {32} {}
	set_system_hdl_parameter_property FP_WIDTH EXPORT true
	add_system_hdl_parameter SIM_MODE INTEGER {0} {}
	set_system_hdl_parameter_property SIM_MODE EXPORT true

	# add the components
	add_instance avst_axist_bridge_0 altera_generic_component
	load_instantiation avst_axist_bridge_0
	set_instantiation_property HDL_COMPILATION_LIBRARY {qsys_top_avst_axist_bridge_0}
	set_instantiation_property HDL_ENTITY_NAME {qsys_top_avst_axist_bridge_0}
	set_instantiation_property IP_FILE {}
	add_instantiation_hdl_file {intel_custom_ip/axist_to_avst_bridge/ftile_ghrd_avst_axist_bridge.sv}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv CONTAINS_INLINE_CONFIGURATION {false}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv IS_CONFIGURATION_PACKAGE {false}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv IS_TOP_LEVEL {true}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv TYPE {SYSTEM_VERILOG}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv PATH {ftile_ghrd_avst_axist_bridge.sv}
	add_instantiation_hdl_parameter DATA_WIDTH INTEGER {64} {}
	add_instantiation_hdl_parameter NUM_CHANNELS INTEGER {1} {}
	add_instantiation_hdl_parameter NO_OF_BYTES INTEGER {8} {}
	add_instantiation_hdl_parameter EMPTY_BITS INTEGER {3} {}
	add_instantiation_hdl_parameter Tiles STRING {F} {}
	add_instantiation_hdl_parameter SIM_EMULATE INTEGER {1} {}
	add_instantiation_interface i_tx_clk clock INPUT
	set_instantiation_interface_parameter_value i_tx_clk clockRate {0}
	set_instantiation_interface_parameter_value i_tx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value i_tx_clk ptfSchematicName {}
	add_instantiation_interface_port i_tx_clk i_tx_clk clk 1 STD_LOGIC Input
	add_instantiation_interface i_rx_clk clock INPUT
	set_instantiation_interface_parameter_value i_rx_clk clockRate {0}
	set_instantiation_interface_parameter_value i_rx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value i_rx_clk ptfSchematicName {}
	add_instantiation_interface_port i_rx_clk i_rx_clk clk 1 STD_LOGIC Input
	add_instantiation_interface i_tx_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_tx_rst_n associatedClock {i_tx_clk}
	set_instantiation_interface_parameter_value i_tx_rst_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port i_tx_rst_n i_tx_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface i_rx_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_rx_rst_n associatedClock {i_rx_clk}
	set_instantiation_interface_parameter_value i_rx_rst_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port i_rx_rst_n i_rx_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface avst_tx_if avalon_streaming INPUT
	set_instantiation_interface_parameter_value avst_tx_if associatedClock {i_tx_clk}
	set_instantiation_interface_parameter_value avst_tx_if associatedReset {i_tx_rst_n}
	set_instantiation_interface_parameter_value avst_tx_if beatsPerCycle {1}
	set_instantiation_interface_parameter_value avst_tx_if dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value avst_tx_if emptyWithinPacket {false}
	set_instantiation_interface_parameter_value avst_tx_if errorDescriptor {}
	set_instantiation_interface_parameter_value avst_tx_if firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value avst_tx_if highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value avst_tx_if maxChannel {0}
	set_instantiation_interface_parameter_value avst_tx_if packetDescription {}
	set_instantiation_interface_parameter_value avst_tx_if prSafe {false}
	set_instantiation_interface_parameter_value avst_tx_if readyAllowance {0}
	set_instantiation_interface_parameter_value avst_tx_if readyLatency {0}
	set_instantiation_interface_parameter_value avst_tx_if symbolsPerBeat {1}
	add_instantiation_interface_port avst_tx_if o_av_st_tx_ready ready 1 STD_LOGIC Output
	add_instantiation_interface_port avst_tx_if i_av_st_tx_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_data data 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_startofpacket startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_endofpacket endofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_empty empty 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_error error 1 STD_LOGIC Input
	add_instantiation_interface avst_tx_ptp conduit INPUT
	set_instantiation_interface_parameter_value avst_tx_ptp associatedClock {i_tx_clk}
	set_instantiation_interface_parameter_value avst_tx_ptp associatedReset {i_tx_rst_n}
	set_instantiation_interface_parameter_value avst_tx_ptp prSafe {false}
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_skip_crc i_av_st_tx_skip_crc 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_valid i_av_st_tx_ptp_ts_valid 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_req i_av_st_tx_ptp_ts_req 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ins_ets i_av_st_tx_ptp_ins_ets 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_fp i_av_st_tx_ptp_fp 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ins_cf i_av_st_tx_ptp_ins_cf 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_tx_its i_av_st_tx_ptp_tx_its 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_asym_p2p_idx i_av_st_tx_ptp_asym_p2p_idx 7 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_asym_sign i_av_st_tx_ptp_asym_sign 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_asym i_av_st_tx_ptp_asym 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_p2p i_av_st_tx_ptp_p2p 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_format i_av_st_tx_ptp_ts_format 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_update_eb i_av_st_tx_ptp_update_eb 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_zero_csum i_av_st_tx_ptp_zero_csum 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_eb_offset i_av_st_tx_ptp_eb_offset 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_csum_offset i_av_st_tx_ptp_csum_offset 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_cf_offset i_av_st_tx_ptp_cf_offset 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_offset i_av_st_tx_ptp_ts_offset 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface axit_tx_if axi4stream OUTPUT
	set_instantiation_interface_parameter_value axit_tx_if associatedClock {i_tx_clk}
	set_instantiation_interface_parameter_value axit_tx_if associatedReset {i_tx_rst_n}
	add_instantiation_interface_port axit_tx_if i_axi_st_tx_tready tready 1 STD_LOGIC Input
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tvalid tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tdata tdata 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tlast tlast 1 STD_LOGIC Output
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tkeep tkeep 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tuser_client tuser 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface axist_tx_user conduit INPUT
	set_instantiation_interface_parameter_value axist_tx_user associatedClock {i_tx_clk}
	set_instantiation_interface_parameter_value axist_tx_user associatedReset {i_tx_rst_n}
	set_instantiation_interface_parameter_value axist_tx_user prSafe {false}
	add_instantiation_interface_port axist_tx_user o_axi_st_tx_tuser_ptp o_axi_st_tx_tuser_ptp 94 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axist_tx_user o_axi_st_tx_tuser_ptp_extended o_axi_st_tx_tuser_ptp_extended 328 STD_LOGIC_VECTOR Output
	add_instantiation_interface avst_rx_if avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value avst_rx_if associatedClock {i_rx_clk}
	set_instantiation_interface_parameter_value avst_rx_if associatedReset {i_rx_rst_n}
	set_instantiation_interface_parameter_value avst_rx_if beatsPerCycle {1}
	set_instantiation_interface_parameter_value avst_rx_if dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value avst_rx_if emptyWithinPacket {false}
	set_instantiation_interface_parameter_value avst_rx_if errorDescriptor {}
	set_instantiation_interface_parameter_value avst_rx_if firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value avst_rx_if highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value avst_rx_if maxChannel {0}
	set_instantiation_interface_parameter_value avst_rx_if packetDescription {}
	set_instantiation_interface_parameter_value avst_rx_if prSafe {false}
	set_instantiation_interface_parameter_value avst_rx_if readyAllowance {0}
	set_instantiation_interface_parameter_value avst_rx_if readyLatency {0}
	set_instantiation_interface_parameter_value avst_rx_if symbolsPerBeat {1}
	add_instantiation_interface_port avst_rx_if o_av_st_rx_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_data data 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_startofpacket startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_endofpacket endofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_empty empty 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_error error 6 STD_LOGIC_VECTOR Output
	add_instantiation_interface avst_rx_ptp conduit INPUT
	set_instantiation_interface_parameter_value avst_rx_ptp associatedClock {i_rx_clk}
	set_instantiation_interface_parameter_value avst_rx_ptp associatedReset {i_rx_rst_n}
	set_instantiation_interface_parameter_value avst_rx_ptp prSafe {false}
	add_instantiation_interface_port avst_rx_ptp o_av_st_rxstatus_data o_av_st_rxstatus_data 40 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_ptp o_av_st_rxstatus_valid o_av_st_rxstatus_valid 1 STD_LOGIC Output
	add_instantiation_interface_port avst_rx_ptp o_av_st_ptp_rx_its o_av_st_ptp_rx_its 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface axist_rx_if axi4stream INPUT
	set_instantiation_interface_parameter_value axist_rx_if associatedClock {i_rx_clk}
	set_instantiation_interface_parameter_value axist_rx_if associatedReset {i_rx_rst_n}
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tvalid tvalid 1 STD_LOGIC Input
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tdata tdata 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tlast tlast 1 STD_LOGIC Input
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tkeep tkeep 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tuser_client tuser 7 STD_LOGIC_VECTOR Input
	add_instantiation_interface axist_rx_user conduit INPUT
	set_instantiation_interface_parameter_value axist_rx_user associatedClock {i_rx_clk}
	set_instantiation_interface_parameter_value axist_rx_user associatedReset {i_rx_rst_n}
	set_instantiation_interface_parameter_value axist_rx_user prSafe {false}
	add_instantiation_interface_port axist_rx_user i_axi_st_rx_tuser_sts i_axi_st_rx_tuser_sts 5 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_user i_axi_st_rx_tuser_sts_extended i_axi_st_rx_tuser_sts_extended 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_user i_axi_st_rx_ingrts0_tdata i_axi_st_rx_ingrts0_tdata 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_user i_axi_st_rx_ingrts0_tvalid i_axi_st_rx_ingrts0_tvalid 1 STD_LOGIC Input
	save_instantiation
	add_instance clk_ss_0 clk_ss
	add_instance dma_subsys dma_subsystem
	add_component ftile_debug_status_pio_0 ip/subsys_ftile_25gbe_1588/ftile_debug_status_pio_0.ip altera_avalon_pio altera_avalon_pio_inst 19.2.3
	load_component ftile_debug_status_pio_0
	set_component_parameter_value bitClearingEdgeCapReg {0}
	set_component_parameter_value bitModifyingOutReg {0}
	set_component_parameter_value captureEdge {1}
	set_component_parameter_value direction {Input}
	set_component_parameter_value edgeType {RISING}
	set_component_parameter_value generateIRQ {1}
	set_component_parameter_value irqType {LEVEL}
	set_component_parameter_value resetValue {0.0}
	set_component_parameter_value simDoTestBenchWiring {0}
	set_component_parameter_value simDrivenValue {0.0}
	set_component_parameter_value width {20}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ftile_debug_status_pio_0
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CAPTURE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {20}
	set_instantiation_assignment_value embeddedsw.CMacro.DO_TEST_BENCH_WIRING {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DRIVEN_SIM_VALUE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.EDGE_TYPE {RISING}
	set_instantiation_assignment_value embeddedsw.CMacro.FREQ {100000000}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_IN {1}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_OUT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_TRI {0}
	set_instantiation_assignment_value embeddedsw.CMacro.IRQ_TYPE {LEVEL}
	set_instantiation_assignment_value embeddedsw.CMacro.RESET_VALUE {0}
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pio-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {gpio}
	set_instantiation_assignment_value embeddedsw.dts.name {pio}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,gpio-bank-width {20}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,interrupt-type {4}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,interrupt_type {4}
	set_instantiation_assignment_value embeddedsw.dts.params.level_trigger {1}
	set_instantiation_assignment_value embeddedsw.dts.params.resetvalue {0}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {NATIVE}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {4}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk}
	set_instantiation_interface_parameter_value s1 associatedReset {reset}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhGroupId {0}
	set_instantiation_interface_parameter_value s1 dfhParameterData {}
	set_instantiation_interface_parameter_value s1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s1 dfhParameterId {}
	set_instantiation_interface_parameter_value s1 dfhParameterName {}
	set_instantiation_interface_parameter_value s1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {0}
	set_instantiation_interface_parameter_value s1 readWaitStates {1}
	set_instantiation_interface_parameter_value s1 readWaitTime {1}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x10' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {4}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {32}
	add_instantiation_interface_port s1 address address 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 write_n write_n 1 STD_LOGIC Input
	add_instantiation_interface_port s1 writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface external_connection conduit INPUT
	set_instantiation_interface_parameter_value external_connection associatedClock {}
	set_instantiation_interface_parameter_value external_connection associatedReset {}
	set_instantiation_interface_parameter_value external_connection prSafe {false}
	add_instantiation_interface_port external_connection in_port export 20 STD_LOGIC_VECTOR Input
	add_instantiation_interface irq interrupt INPUT
	set_instantiation_interface_parameter_value irq associatedAddressablePoint {s1}
	set_instantiation_interface_parameter_value irq associatedClock {clk}
	set_instantiation_interface_parameter_value irq associatedReset {reset}
	set_instantiation_interface_parameter_value irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value irq irqScheme {NONE}
	set_instantiation_interface_assignment_value irq embeddedsw.dts.irq.tx_type {ACTIVE_HIGH}
	add_instantiation_interface_port irq irq irq 1 STD_LOGIC Output
	save_instantiation
	add_instance hps_sub_sys hps_sub_sys
	add_component hssi_ss_1 ip/qsys_top/hssi_ss_1.ip hssi_ss hssi_ss_1 23.0.0
	load_component hssi_ss_1
	set_component_parameter_value AXI_LITE_CLK_MHZ_GUI {100.0}
	set_component_parameter_value DEV_BOARD {0}
	set_component_parameter_value DFHv0_FEA_VER_GUI {1}
	set_component_parameter_value DISABLE_DR_CPU {0}
	set_component_parameter_value ENABLE_ECC {0}
	set_component_parameter_value ENABLE_JTAG {0}
	set_component_parameter_value EN_SAL_TEST {0}
	set_component_parameter_value EN_SYS_PLL {1}
	set_component_parameter_value EXAMPLE_DESIGN {1}
	set_component_parameter_value FAST_ANLT_SIM_ENABLE {0}
	set_component_parameter_value GENERATE_SYSPLL {0}
	set_component_parameter_value GEN_SIM {1}
	set_component_parameter_value GEN_SYNTH {1}
	set_component_parameter_value HDL_FORMAT {1}
	set_component_parameter_value ITF_TEST_EN {0}
	set_component_parameter_value NUM_ENABLED_PORTS {2}
	set_component_parameter_value PARAM_DATA {32}
	set_component_parameter_value PORT0_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT0_ENABLED_GUI {1}
	set_component_parameter_value PORT0_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT0_NUM_OF_STREAM {1}
	set_component_parameter_value PORT0_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT0_PROFILE_GUI {25GbE}
	set_component_parameter_value PORT0_PR_DR_ENABLE {0}
	set_component_parameter_value PORT0_PTP_GUI {1}
	set_component_parameter_value PORT0_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT0_READY_LATENCY {0}
	set_component_parameter_value PORT0_RSFEC_GUI {1}
	set_component_parameter_value PORT0_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT0_TID {8}
	set_component_parameter_value PORT10_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT10_ENABLED_GUI {0}
	set_component_parameter_value PORT10_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT10_NUM_OF_STREAM {1}
	set_component_parameter_value PORT10_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT10_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT10_PR_DR_ENABLE {0}
	set_component_parameter_value PORT10_PTP_GUI {0}
	set_component_parameter_value PORT10_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT10_READY_LATENCY {0}
	set_component_parameter_value PORT10_RSFEC_GUI {0}
	set_component_parameter_value PORT10_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT10_TID {8}
	set_component_parameter_value PORT11_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT11_ENABLED_GUI {0}
	set_component_parameter_value PORT11_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT11_NUM_OF_STREAM {1}
	set_component_parameter_value PORT11_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT11_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT11_PR_DR_ENABLE {0}
	set_component_parameter_value PORT11_PTP_GUI {0}
	set_component_parameter_value PORT11_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT11_READY_LATENCY {0}
	set_component_parameter_value PORT11_RSFEC_GUI {0}
	set_component_parameter_value PORT11_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT11_TID {8}
	set_component_parameter_value PORT12_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT12_ENABLED_GUI {0}
	set_component_parameter_value PORT12_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT12_NUM_OF_STREAM {1}
	set_component_parameter_value PORT12_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT12_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT12_PR_DR_ENABLE {0}
	set_component_parameter_value PORT12_PTP_GUI {0}
	set_component_parameter_value PORT12_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT12_READY_LATENCY {0}
	set_component_parameter_value PORT12_RSFEC_GUI {0}
	set_component_parameter_value PORT12_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT12_TID {8}
	set_component_parameter_value PORT13_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT13_ENABLED_GUI {0}
	set_component_parameter_value PORT13_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT13_NUM_OF_STREAM {1}
	set_component_parameter_value PORT13_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT13_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT13_PR_DR_ENABLE {0}
	set_component_parameter_value PORT13_PTP_GUI {0}
	set_component_parameter_value PORT13_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT13_READY_LATENCY {0}
	set_component_parameter_value PORT13_RSFEC_GUI {0}
	set_component_parameter_value PORT13_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT13_TID {8}
	set_component_parameter_value PORT14_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT14_ENABLED_GUI {0}
	set_component_parameter_value PORT14_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT14_NUM_OF_STREAM {1}
	set_component_parameter_value PORT14_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT14_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT14_PR_DR_ENABLE {0}
	set_component_parameter_value PORT14_PTP_GUI {0}
	set_component_parameter_value PORT14_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT14_READY_LATENCY {0}
	set_component_parameter_value PORT14_RSFEC_GUI {0}
	set_component_parameter_value PORT14_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT14_TID {8}
	set_component_parameter_value PORT15_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT15_ENABLED_GUI {0}
	set_component_parameter_value PORT15_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT15_NUM_OF_STREAM {1}
	set_component_parameter_value PORT15_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT15_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT15_PR_DR_ENABLE {0}
	set_component_parameter_value PORT15_PTP_GUI {0}
	set_component_parameter_value PORT15_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT15_READY_LATENCY {0}
	set_component_parameter_value PORT15_RSFEC_GUI {0}
	set_component_parameter_value PORT15_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT15_TID {8}
	set_component_parameter_value PORT16_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT16_ENABLED_GUI {0}
	set_component_parameter_value PORT16_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT16_NUM_OF_STREAM {1}
	set_component_parameter_value PORT16_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT16_PROFILE_GUI {25GbE}
	set_component_parameter_value PORT16_PR_DR_ENABLE {0}
	set_component_parameter_value PORT16_PTP_GUI {0}
	set_component_parameter_value PORT16_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT16_READY_LATENCY {0}
	set_component_parameter_value PORT16_RSFEC_GUI {0}
	set_component_parameter_value PORT16_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT16_TID {8}
	set_component_parameter_value PORT17_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT17_ENABLED_GUI {0}
	set_component_parameter_value PORT17_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT17_NUM_OF_STREAM {1}
	set_component_parameter_value PORT17_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT17_PROFILE_GUI {25GbE}
	set_component_parameter_value PORT17_PR_DR_ENABLE {0}
	set_component_parameter_value PORT17_PTP_GUI {0}
	set_component_parameter_value PORT17_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT17_READY_LATENCY {0}
	set_component_parameter_value PORT17_RSFEC_GUI {0}
	set_component_parameter_value PORT17_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT17_TID {8}
	set_component_parameter_value PORT18_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT18_ENABLED_GUI {0}
	set_component_parameter_value PORT18_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT18_NUM_OF_STREAM {1}
	set_component_parameter_value PORT18_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT18_PROFILE_GUI {25GbE}
	set_component_parameter_value PORT18_PR_DR_ENABLE {0}
	set_component_parameter_value PORT18_PTP_GUI {0}
	set_component_parameter_value PORT18_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT18_READY_LATENCY {0}
	set_component_parameter_value PORT18_RSFEC_GUI {0}
	set_component_parameter_value PORT18_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT18_TID {8}
	set_component_parameter_value PORT19_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT19_ENABLED_GUI {0}
	set_component_parameter_value PORT19_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT19_NUM_OF_STREAM {1}
	set_component_parameter_value PORT19_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT19_PROFILE_GUI {25GbE}
	set_component_parameter_value PORT19_PR_DR_ENABLE {0}
	set_component_parameter_value PORT19_PTP_GUI {0}
	set_component_parameter_value PORT19_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT19_READY_LATENCY {0}
	set_component_parameter_value PORT19_RSFEC_GUI {0}
	set_component_parameter_value PORT19_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT19_TID {8}
	set_component_parameter_value PORT1_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT1_ENABLED_GUI {1}
	set_component_parameter_value PORT1_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT1_NUM_OF_STREAM {1}
	set_component_parameter_value PORT1_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT1_PROFILE_GUI {25GbE}
	set_component_parameter_value PORT1_PR_DR_ENABLE {0}
	set_component_parameter_value PORT1_PTP_GUI {1}
	set_component_parameter_value PORT1_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT1_READY_LATENCY {0}
	set_component_parameter_value PORT1_RSFEC_GUI {1}
	set_component_parameter_value PORT1_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT1_TID {8}
	set_component_parameter_value PORT2_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT2_ENABLED_GUI {0}
	set_component_parameter_value PORT2_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT2_NUM_OF_STREAM {1}
	set_component_parameter_value PORT2_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT2_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT2_PR_DR_ENABLE {0}
	set_component_parameter_value PORT2_PTP_GUI {0}
	set_component_parameter_value PORT2_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT2_READY_LATENCY {0}
	set_component_parameter_value PORT2_RSFEC_GUI {0}
	set_component_parameter_value PORT2_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT2_TID {8}
	set_component_parameter_value PORT3_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT3_ENABLED_GUI {0}
	set_component_parameter_value PORT3_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT3_NUM_OF_STREAM {1}
	set_component_parameter_value PORT3_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT3_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT3_PR_DR_ENABLE {0}
	set_component_parameter_value PORT3_PTP_GUI {0}
	set_component_parameter_value PORT3_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT3_READY_LATENCY {0}
	set_component_parameter_value PORT3_RSFEC_GUI {0}
	set_component_parameter_value PORT3_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT3_TID {8}
	set_component_parameter_value PORT4_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT4_ENABLED_GUI {0}
	set_component_parameter_value PORT4_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT4_NUM_OF_STREAM {1}
	set_component_parameter_value PORT4_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT4_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT4_PR_DR_ENABLE {0}
	set_component_parameter_value PORT4_PTP_GUI {0}
	set_component_parameter_value PORT4_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT4_READY_LATENCY {0}
	set_component_parameter_value PORT4_RSFEC_GUI {0}
	set_component_parameter_value PORT4_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT4_TID {8}
	set_component_parameter_value PORT5_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT5_ENABLED_GUI {0}
	set_component_parameter_value PORT5_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT5_NUM_OF_STREAM {1}
	set_component_parameter_value PORT5_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT5_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT5_PR_DR_ENABLE {0}
	set_component_parameter_value PORT5_PTP_GUI {0}
	set_component_parameter_value PORT5_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT5_READY_LATENCY {0}
	set_component_parameter_value PORT5_RSFEC_GUI {0}
	set_component_parameter_value PORT5_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT5_TID {8}
	set_component_parameter_value PORT6_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT6_ENABLED_GUI {0}
	set_component_parameter_value PORT6_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT6_NUM_OF_STREAM {1}
	set_component_parameter_value PORT6_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT6_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT6_PR_DR_ENABLE {0}
	set_component_parameter_value PORT6_PTP_GUI {0}
	set_component_parameter_value PORT6_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT6_READY_LATENCY {0}
	set_component_parameter_value PORT6_RSFEC_GUI {0}
	set_component_parameter_value PORT6_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT6_TID {8}
	set_component_parameter_value PORT7_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT7_ENABLED_GUI {0}
	set_component_parameter_value PORT7_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT7_NUM_OF_STREAM {1}
	set_component_parameter_value PORT7_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT7_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT7_PR_DR_ENABLE {0}
	set_component_parameter_value PORT7_PTP_GUI {0}
	set_component_parameter_value PORT7_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT7_READY_LATENCY {0}
	set_component_parameter_value PORT7_RSFEC_GUI {0}
	set_component_parameter_value PORT7_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT7_TID {8}
	set_component_parameter_value PORT8_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT8_ENABLED_GUI {0}
	set_component_parameter_value PORT8_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT8_NUM_OF_STREAM {1}
	set_component_parameter_value PORT8_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT8_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT8_PR_DR_ENABLE {0}
	set_component_parameter_value PORT8_PTP_GUI {0}
	set_component_parameter_value PORT8_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT8_READY_LATENCY {0}
	set_component_parameter_value PORT8_RSFEC_GUI {0}
	set_component_parameter_value PORT8_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT8_TID {8}
	set_component_parameter_value PORT9_DR_EXT_SUBSYS {0}
	set_component_parameter_value PORT9_ENABLED_GUI {0}
	set_component_parameter_value PORT9_ENABLE_MULTI_STREAM {0}
	set_component_parameter_value PORT9_NUM_OF_STREAM {1}
	set_component_parameter_value PORT9_PKT_SEG_PARITY_EN {0}
	set_component_parameter_value PORT9_PROFILE_GUI {10GbE}
	set_component_parameter_value PORT9_PR_DR_ENABLE {0}
	set_component_parameter_value PORT9_PTP_GUI {0}
	set_component_parameter_value PORT9_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value PORT9_READY_LATENCY {0}
	set_component_parameter_value PORT9_RSFEC_GUI {0}
	set_component_parameter_value PORT9_SUB_PROFILE_GUI {MAC+PCS}
	set_component_parameter_value PORT9_TID {8}
	set_component_parameter_value num_devices {1}
	set_component_parameter_value p0_ehip_AN_CHAN {0}
	set_component_parameter_value p0_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p0_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p0_ehip_CR_MODE {1}
	set_component_parameter_value p0_ehip_ENABLE_ADME {1}
	set_component_parameter_value p0_ehip_ENABLE_AN {1}
	set_component_parameter_value p0_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p0_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p0_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p0_ehip_ENABLE_LT {1}
	set_component_parameter_value p0_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p0_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p0_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p0_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p0_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p0_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p0_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p0_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p0_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p0_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p0_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p0_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p0_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p0_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p0_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p0_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p0_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p0_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p0_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p0_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p0_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p0_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p0_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p0_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p0_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p0_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p0_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p0_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p0_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p0_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p0_eth_f_ENABLE_AN {1}
	set_component_parameter_value p0_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p0_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p0_eth_f_ENABLE_LT {1}
	set_component_parameter_value p0_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p0_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p0_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p0_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p0_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p0_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p0_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p0_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p0_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p0_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p0_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p0_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p0_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p0_eth_f_PTP_FP_WIDTH_GUI {32}
	set_component_parameter_value p0_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p0_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P0_GUI {2}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p0_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p0_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p0_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p0_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p0_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p0_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p0_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p0_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p0_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p0_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p0_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p0_eth_f_ready_latency_gui {0}
	set_component_parameter_value p0_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p0_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_source_address_insertion_gui {1}
	set_component_parameter_value p0_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p0_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p0_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p0_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p0_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p0_eth_f_txmac_saddr_gui {001122334455}
	set_component_parameter_value p0_pma_adpt_multi_enable {1}
	set_component_parameter_value p0_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p0_pma_adpt_recipe_data0 {}
	set_component_parameter_value p0_pma_adpt_recipe_data1 {}
	set_component_parameter_value p0_pma_adpt_recipe_data2 {}
	set_component_parameter_value p0_pma_adpt_recipe_data3 {}
	set_component_parameter_value p0_pma_adpt_recipe_data4 {}
	set_component_parameter_value p0_pma_adpt_recipe_data5 {}
	set_component_parameter_value p0_pma_adpt_recipe_data6 {}
	set_component_parameter_value p0_pma_adpt_recipe_data7 {}
	set_component_parameter_value p0_pma_adpt_recipe_select {0}
	set_component_parameter_value p0_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p0_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p0_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p0_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p0_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p0_pma_ctle_hf_max_a {999}
	set_component_parameter_value p0_pma_ctle_hf_max_b {999}
	set_component_parameter_value p0_pma_ctle_hf_min_a {999}
	set_component_parameter_value p0_pma_ctle_hf_min_b {999}
	set_component_parameter_value p0_pma_ctle_hf_val_a {999}
	set_component_parameter_value p0_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p0_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p0_pma_ctle_hf_val_b {999}
	set_component_parameter_value p0_pma_ctle_lf_max_a {999}
	set_component_parameter_value p0_pma_ctle_lf_max_b {999}
	set_component_parameter_value p0_pma_ctle_lf_min_a {999}
	set_component_parameter_value p0_pma_ctle_lf_min_b {999}
	set_component_parameter_value p0_pma_ctle_lf_val_a {999}
	set_component_parameter_value p0_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p0_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p0_pma_ctle_lf_val_b {999}
	set_component_parameter_value p0_pma_rcp_load_enable {0}
	set_component_parameter_value p0_pma_rf_a_a {999}
	set_component_parameter_value p0_pma_rf_a_b {999}
	set_component_parameter_value p0_pma_rf_b0_a {999}
	set_component_parameter_value p0_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p0_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p0_pma_rf_b0_b {999}
	set_component_parameter_value p0_pma_rf_b0t_a {999}
	set_component_parameter_value p0_pma_rf_b0t_b {999}
	set_component_parameter_value p0_pma_rf_b1_a {999}
	set_component_parameter_value p0_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p0_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p0_pma_rf_b1_b {999}
	set_component_parameter_value p0_pma_rf_p0_val_a {999}
	set_component_parameter_value p0_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p0_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p0_pma_rf_p0_val_b {999}
	set_component_parameter_value p0_pma_rf_p1_max_a {999}
	set_component_parameter_value p0_pma_rf_p1_max_b {999}
	set_component_parameter_value p0_pma_rf_p1_min_a {999}
	set_component_parameter_value p0_pma_rf_p1_min_b {999}
	set_component_parameter_value p0_pma_rf_p1_val_a {999}
	set_component_parameter_value p0_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p0_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p0_pma_rf_p1_val_b {999}
	set_component_parameter_value p0_pma_rf_p2_max_a {999}
	set_component_parameter_value p0_pma_rf_p2_max_b {999}
	set_component_parameter_value p0_pma_rf_p2_min_a {999}
	set_component_parameter_value p0_pma_rf_p2_min_b {999}
	set_component_parameter_value p0_pma_rf_p2_val_a {999}
	set_component_parameter_value p0_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p0_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p0_pma_rf_p2_val_b {999}
	set_component_parameter_value p0_pma_rf_reserved0_a {999}
	set_component_parameter_value p0_pma_rf_reserved0_b {999}
	set_component_parameter_value p0_pma_rf_reserved1_a {999}
	set_component_parameter_value p0_pma_rf_reserved1_b {999}
	set_component_parameter_value p10_ehip_AN_CHAN {0}
	set_component_parameter_value p10_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p10_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p10_ehip_CR_MODE {1}
	set_component_parameter_value p10_ehip_ENABLE_ADME {1}
	set_component_parameter_value p10_ehip_ENABLE_AN {1}
	set_component_parameter_value p10_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p10_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p10_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p10_ehip_ENABLE_LT {1}
	set_component_parameter_value p10_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p10_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p10_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p10_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p10_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p10_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p10_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p10_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p10_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p10_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p10_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p10_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p10_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p10_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p10_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p10_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p10_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p10_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p10_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p10_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p10_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p10_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p10_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p10_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p10_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p10_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p10_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p10_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p10_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p10_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p10_eth_f_ENABLE_AN {1}
	set_component_parameter_value p10_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p10_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p10_eth_f_ENABLE_LT {1}
	set_component_parameter_value p10_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p10_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p10_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p10_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p10_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p10_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p10_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p10_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p10_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p10_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p10_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p10_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p10_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p10_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p10_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p10_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p10_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p10_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p10_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p10_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p10_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p10_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p10_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p10_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p10_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p10_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p10_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p10_eth_f_ready_latency_gui {0}
	set_component_parameter_value p10_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p10_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p10_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p10_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p10_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p10_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p10_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p10_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p10_pma_adpt_multi_enable {1}
	set_component_parameter_value p10_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p10_pma_adpt_recipe_data0 {}
	set_component_parameter_value p10_pma_adpt_recipe_data1 {}
	set_component_parameter_value p10_pma_adpt_recipe_data2 {}
	set_component_parameter_value p10_pma_adpt_recipe_data3 {}
	set_component_parameter_value p10_pma_adpt_recipe_data4 {}
	set_component_parameter_value p10_pma_adpt_recipe_data5 {}
	set_component_parameter_value p10_pma_adpt_recipe_data6 {}
	set_component_parameter_value p10_pma_adpt_recipe_data7 {}
	set_component_parameter_value p10_pma_adpt_recipe_select {0}
	set_component_parameter_value p10_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p10_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p10_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p10_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p10_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p10_pma_ctle_hf_max_a {999}
	set_component_parameter_value p10_pma_ctle_hf_max_b {999}
	set_component_parameter_value p10_pma_ctle_hf_min_a {999}
	set_component_parameter_value p10_pma_ctle_hf_min_b {999}
	set_component_parameter_value p10_pma_ctle_hf_val_a {999}
	set_component_parameter_value p10_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p10_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p10_pma_ctle_hf_val_b {999}
	set_component_parameter_value p10_pma_ctle_lf_max_a {999}
	set_component_parameter_value p10_pma_ctle_lf_max_b {999}
	set_component_parameter_value p10_pma_ctle_lf_min_a {999}
	set_component_parameter_value p10_pma_ctle_lf_min_b {999}
	set_component_parameter_value p10_pma_ctle_lf_val_a {999}
	set_component_parameter_value p10_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p10_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p10_pma_ctle_lf_val_b {999}
	set_component_parameter_value p10_pma_rcp_load_enable {0}
	set_component_parameter_value p10_pma_rf_a_a {999}
	set_component_parameter_value p10_pma_rf_a_b {999}
	set_component_parameter_value p10_pma_rf_b0_a {999}
	set_component_parameter_value p10_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p10_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p10_pma_rf_b0_b {999}
	set_component_parameter_value p10_pma_rf_b0t_a {999}
	set_component_parameter_value p10_pma_rf_b0t_b {999}
	set_component_parameter_value p10_pma_rf_b1_a {999}
	set_component_parameter_value p10_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p10_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p10_pma_rf_b1_b {999}
	set_component_parameter_value p10_pma_rf_p0_val_a {999}
	set_component_parameter_value p10_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p10_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p10_pma_rf_p0_val_b {999}
	set_component_parameter_value p10_pma_rf_p1_max_a {999}
	set_component_parameter_value p10_pma_rf_p1_max_b {999}
	set_component_parameter_value p10_pma_rf_p1_min_a {999}
	set_component_parameter_value p10_pma_rf_p1_min_b {999}
	set_component_parameter_value p10_pma_rf_p1_val_a {999}
	set_component_parameter_value p10_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p10_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p10_pma_rf_p1_val_b {999}
	set_component_parameter_value p10_pma_rf_p2_max_a {999}
	set_component_parameter_value p10_pma_rf_p2_max_b {999}
	set_component_parameter_value p10_pma_rf_p2_min_a {999}
	set_component_parameter_value p10_pma_rf_p2_min_b {999}
	set_component_parameter_value p10_pma_rf_p2_val_a {999}
	set_component_parameter_value p10_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p10_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p10_pma_rf_p2_val_b {999}
	set_component_parameter_value p10_pma_rf_reserved0_a {999}
	set_component_parameter_value p10_pma_rf_reserved0_b {999}
	set_component_parameter_value p10_pma_rf_reserved1_a {999}
	set_component_parameter_value p10_pma_rf_reserved1_b {999}
	set_component_parameter_value p11_ehip_AN_CHAN {0}
	set_component_parameter_value p11_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p11_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p11_ehip_CR_MODE {1}
	set_component_parameter_value p11_ehip_ENABLE_ADME {1}
	set_component_parameter_value p11_ehip_ENABLE_AN {1}
	set_component_parameter_value p11_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p11_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p11_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p11_ehip_ENABLE_LT {1}
	set_component_parameter_value p11_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p11_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p11_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p11_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p11_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p11_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p11_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p11_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p11_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p11_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p11_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p11_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p11_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p11_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p11_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p11_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p11_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p11_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p11_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p11_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p11_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p11_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p11_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p11_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p11_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p11_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p11_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p11_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p11_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p11_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p11_eth_f_ENABLE_AN {1}
	set_component_parameter_value p11_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p11_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p11_eth_f_ENABLE_LT {1}
	set_component_parameter_value p11_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p11_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p11_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p11_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p11_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p11_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p11_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p11_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p11_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p11_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p11_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p11_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p11_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p11_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p11_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p11_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p11_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p11_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p11_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p11_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p11_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p11_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p11_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p11_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p11_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p11_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p11_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p11_eth_f_ready_latency_gui {0}
	set_component_parameter_value p11_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p11_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p11_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p11_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p11_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p11_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p11_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p11_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p11_pma_adpt_multi_enable {1}
	set_component_parameter_value p11_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p11_pma_adpt_recipe_data0 {}
	set_component_parameter_value p11_pma_adpt_recipe_data1 {}
	set_component_parameter_value p11_pma_adpt_recipe_data2 {}
	set_component_parameter_value p11_pma_adpt_recipe_data3 {}
	set_component_parameter_value p11_pma_adpt_recipe_data4 {}
	set_component_parameter_value p11_pma_adpt_recipe_data5 {}
	set_component_parameter_value p11_pma_adpt_recipe_data6 {}
	set_component_parameter_value p11_pma_adpt_recipe_data7 {}
	set_component_parameter_value p11_pma_adpt_recipe_select {0}
	set_component_parameter_value p11_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p11_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p11_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p11_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p11_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p11_pma_ctle_hf_max_a {999}
	set_component_parameter_value p11_pma_ctle_hf_max_b {999}
	set_component_parameter_value p11_pma_ctle_hf_min_a {999}
	set_component_parameter_value p11_pma_ctle_hf_min_b {999}
	set_component_parameter_value p11_pma_ctle_hf_val_a {999}
	set_component_parameter_value p11_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p11_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p11_pma_ctle_hf_val_b {999}
	set_component_parameter_value p11_pma_ctle_lf_max_a {999}
	set_component_parameter_value p11_pma_ctle_lf_max_b {999}
	set_component_parameter_value p11_pma_ctle_lf_min_a {999}
	set_component_parameter_value p11_pma_ctle_lf_min_b {999}
	set_component_parameter_value p11_pma_ctle_lf_val_a {999}
	set_component_parameter_value p11_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p11_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p11_pma_ctle_lf_val_b {999}
	set_component_parameter_value p11_pma_rcp_load_enable {0}
	set_component_parameter_value p11_pma_rf_a_a {999}
	set_component_parameter_value p11_pma_rf_a_b {999}
	set_component_parameter_value p11_pma_rf_b0_a {999}
	set_component_parameter_value p11_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p11_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p11_pma_rf_b0_b {999}
	set_component_parameter_value p11_pma_rf_b0t_a {999}
	set_component_parameter_value p11_pma_rf_b0t_b {999}
	set_component_parameter_value p11_pma_rf_b1_a {999}
	set_component_parameter_value p11_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p11_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p11_pma_rf_b1_b {999}
	set_component_parameter_value p11_pma_rf_p0_val_a {999}
	set_component_parameter_value p11_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p11_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p11_pma_rf_p0_val_b {999}
	set_component_parameter_value p11_pma_rf_p1_max_a {999}
	set_component_parameter_value p11_pma_rf_p1_max_b {999}
	set_component_parameter_value p11_pma_rf_p1_min_a {999}
	set_component_parameter_value p11_pma_rf_p1_min_b {999}
	set_component_parameter_value p11_pma_rf_p1_val_a {999}
	set_component_parameter_value p11_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p11_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p11_pma_rf_p1_val_b {999}
	set_component_parameter_value p11_pma_rf_p2_max_a {999}
	set_component_parameter_value p11_pma_rf_p2_max_b {999}
	set_component_parameter_value p11_pma_rf_p2_min_a {999}
	set_component_parameter_value p11_pma_rf_p2_min_b {999}
	set_component_parameter_value p11_pma_rf_p2_val_a {999}
	set_component_parameter_value p11_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p11_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p11_pma_rf_p2_val_b {999}
	set_component_parameter_value p11_pma_rf_reserved0_a {999}
	set_component_parameter_value p11_pma_rf_reserved0_b {999}
	set_component_parameter_value p11_pma_rf_reserved1_a {999}
	set_component_parameter_value p11_pma_rf_reserved1_b {999}
	set_component_parameter_value p12_ehip_AN_CHAN {0}
	set_component_parameter_value p12_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p12_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p12_ehip_CR_MODE {1}
	set_component_parameter_value p12_ehip_ENABLE_ADME {1}
	set_component_parameter_value p12_ehip_ENABLE_AN {1}
	set_component_parameter_value p12_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p12_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p12_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p12_ehip_ENABLE_LT {1}
	set_component_parameter_value p12_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p12_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p12_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p12_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p12_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p12_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p12_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p12_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p12_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p12_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p12_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p12_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p12_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p12_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p12_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p12_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p12_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p12_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p12_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p12_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p12_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p12_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p12_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p12_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p12_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p12_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p12_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p12_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p12_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p12_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p12_eth_f_ENABLE_AN {1}
	set_component_parameter_value p12_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p12_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p12_eth_f_ENABLE_LT {1}
	set_component_parameter_value p12_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p12_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p12_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p12_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p12_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p12_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p12_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p12_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p12_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p12_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p12_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p12_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p12_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p12_eth_f_PTP_FP_WIDTH_GUI {32}
	set_component_parameter_value p12_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p12_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P0_GUI {2}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p12_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p12_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p12_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p12_eth_f_enable_cdr_clkout {1}
	set_component_parameter_value p12_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p12_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p12_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p12_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p12_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p12_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p12_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p12_eth_f_ready_latency_gui {0}
	set_component_parameter_value p12_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p12_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p12_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p12_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p12_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p12_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p12_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p12_eth_f_txmac_saddr_gui {abcdef123456}
	set_component_parameter_value p12_pma_adpt_multi_enable {1}
	set_component_parameter_value p12_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p12_pma_adpt_recipe_data0 {}
	set_component_parameter_value p12_pma_adpt_recipe_data1 {}
	set_component_parameter_value p12_pma_adpt_recipe_data2 {}
	set_component_parameter_value p12_pma_adpt_recipe_data3 {}
	set_component_parameter_value p12_pma_adpt_recipe_data4 {}
	set_component_parameter_value p12_pma_adpt_recipe_data5 {}
	set_component_parameter_value p12_pma_adpt_recipe_data6 {}
	set_component_parameter_value p12_pma_adpt_recipe_data7 {}
	set_component_parameter_value p12_pma_adpt_recipe_select {0}
	set_component_parameter_value p12_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p12_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p12_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p12_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p12_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p12_pma_ctle_hf_max_a {999}
	set_component_parameter_value p12_pma_ctle_hf_max_b {999}
	set_component_parameter_value p12_pma_ctle_hf_min_a {999}
	set_component_parameter_value p12_pma_ctle_hf_min_b {999}
	set_component_parameter_value p12_pma_ctle_hf_val_a {999}
	set_component_parameter_value p12_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p12_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p12_pma_ctle_hf_val_b {999}
	set_component_parameter_value p12_pma_ctle_lf_max_a {999}
	set_component_parameter_value p12_pma_ctle_lf_max_b {999}
	set_component_parameter_value p12_pma_ctle_lf_min_a {999}
	set_component_parameter_value p12_pma_ctle_lf_min_b {999}
	set_component_parameter_value p12_pma_ctle_lf_val_a {999}
	set_component_parameter_value p12_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p12_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p12_pma_ctle_lf_val_b {999}
	set_component_parameter_value p12_pma_rcp_load_enable {0}
	set_component_parameter_value p12_pma_rf_a_a {999}
	set_component_parameter_value p12_pma_rf_a_b {999}
	set_component_parameter_value p12_pma_rf_b0_a {999}
	set_component_parameter_value p12_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p12_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p12_pma_rf_b0_b {999}
	set_component_parameter_value p12_pma_rf_b0t_a {999}
	set_component_parameter_value p12_pma_rf_b0t_b {999}
	set_component_parameter_value p12_pma_rf_b1_a {999}
	set_component_parameter_value p12_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p12_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p12_pma_rf_b1_b {999}
	set_component_parameter_value p12_pma_rf_p0_val_a {999}
	set_component_parameter_value p12_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p12_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p12_pma_rf_p0_val_b {999}
	set_component_parameter_value p12_pma_rf_p1_max_a {999}
	set_component_parameter_value p12_pma_rf_p1_max_b {999}
	set_component_parameter_value p12_pma_rf_p1_min_a {999}
	set_component_parameter_value p12_pma_rf_p1_min_b {999}
	set_component_parameter_value p12_pma_rf_p1_val_a {999}
	set_component_parameter_value p12_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p12_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p12_pma_rf_p1_val_b {999}
	set_component_parameter_value p12_pma_rf_p2_max_a {999}
	set_component_parameter_value p12_pma_rf_p2_max_b {999}
	set_component_parameter_value p12_pma_rf_p2_min_a {999}
	set_component_parameter_value p12_pma_rf_p2_min_b {999}
	set_component_parameter_value p12_pma_rf_p2_val_a {999}
	set_component_parameter_value p12_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p12_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p12_pma_rf_p2_val_b {999}
	set_component_parameter_value p12_pma_rf_reserved0_a {999}
	set_component_parameter_value p12_pma_rf_reserved0_b {999}
	set_component_parameter_value p12_pma_rf_reserved1_a {999}
	set_component_parameter_value p12_pma_rf_reserved1_b {999}
	set_component_parameter_value p13_ehip_AN_CHAN {0}
	set_component_parameter_value p13_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p13_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p13_ehip_CR_MODE {1}
	set_component_parameter_value p13_ehip_ENABLE_ADME {1}
	set_component_parameter_value p13_ehip_ENABLE_AN {1}
	set_component_parameter_value p13_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p13_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p13_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p13_ehip_ENABLE_LT {1}
	set_component_parameter_value p13_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p13_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p13_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p13_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p13_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p13_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p13_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p13_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p13_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p13_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p13_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p13_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p13_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p13_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p13_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p13_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p13_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p13_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p13_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p13_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p13_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p13_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p13_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p13_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p13_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p13_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p13_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p13_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p13_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p13_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p13_eth_f_ENABLE_AN {1}
	set_component_parameter_value p13_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p13_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p13_eth_f_ENABLE_LT {1}
	set_component_parameter_value p13_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p13_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p13_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p13_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p13_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p13_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p13_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p13_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p13_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p13_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p13_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p13_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p13_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p13_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p13_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p13_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p13_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p13_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p13_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p13_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p13_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p13_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p13_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p13_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p13_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p13_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p13_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p13_eth_f_ready_latency_gui {0}
	set_component_parameter_value p13_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p13_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p13_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p13_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p13_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p13_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p13_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p13_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p13_pma_adpt_multi_enable {1}
	set_component_parameter_value p13_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p13_pma_adpt_recipe_data0 {}
	set_component_parameter_value p13_pma_adpt_recipe_data1 {}
	set_component_parameter_value p13_pma_adpt_recipe_data2 {}
	set_component_parameter_value p13_pma_adpt_recipe_data3 {}
	set_component_parameter_value p13_pma_adpt_recipe_data4 {}
	set_component_parameter_value p13_pma_adpt_recipe_data5 {}
	set_component_parameter_value p13_pma_adpt_recipe_data6 {}
	set_component_parameter_value p13_pma_adpt_recipe_data7 {}
	set_component_parameter_value p13_pma_adpt_recipe_select {0}
	set_component_parameter_value p13_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p13_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p13_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p13_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p13_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p13_pma_ctle_hf_max_a {999}
	set_component_parameter_value p13_pma_ctle_hf_max_b {999}
	set_component_parameter_value p13_pma_ctle_hf_min_a {999}
	set_component_parameter_value p13_pma_ctle_hf_min_b {999}
	set_component_parameter_value p13_pma_ctle_hf_val_a {999}
	set_component_parameter_value p13_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p13_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p13_pma_ctle_hf_val_b {999}
	set_component_parameter_value p13_pma_ctle_lf_max_a {999}
	set_component_parameter_value p13_pma_ctle_lf_max_b {999}
	set_component_parameter_value p13_pma_ctle_lf_min_a {999}
	set_component_parameter_value p13_pma_ctle_lf_min_b {999}
	set_component_parameter_value p13_pma_ctle_lf_val_a {999}
	set_component_parameter_value p13_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p13_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p13_pma_ctle_lf_val_b {999}
	set_component_parameter_value p13_pma_rcp_load_enable {0}
	set_component_parameter_value p13_pma_rf_a_a {999}
	set_component_parameter_value p13_pma_rf_a_b {999}
	set_component_parameter_value p13_pma_rf_b0_a {999}
	set_component_parameter_value p13_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p13_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p13_pma_rf_b0_b {999}
	set_component_parameter_value p13_pma_rf_b0t_a {999}
	set_component_parameter_value p13_pma_rf_b0t_b {999}
	set_component_parameter_value p13_pma_rf_b1_a {999}
	set_component_parameter_value p13_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p13_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p13_pma_rf_b1_b {999}
	set_component_parameter_value p13_pma_rf_p0_val_a {999}
	set_component_parameter_value p13_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p13_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p13_pma_rf_p0_val_b {999}
	set_component_parameter_value p13_pma_rf_p1_max_a {999}
	set_component_parameter_value p13_pma_rf_p1_max_b {999}
	set_component_parameter_value p13_pma_rf_p1_min_a {999}
	set_component_parameter_value p13_pma_rf_p1_min_b {999}
	set_component_parameter_value p13_pma_rf_p1_val_a {999}
	set_component_parameter_value p13_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p13_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p13_pma_rf_p1_val_b {999}
	set_component_parameter_value p13_pma_rf_p2_max_a {999}
	set_component_parameter_value p13_pma_rf_p2_max_b {999}
	set_component_parameter_value p13_pma_rf_p2_min_a {999}
	set_component_parameter_value p13_pma_rf_p2_min_b {999}
	set_component_parameter_value p13_pma_rf_p2_val_a {999}
	set_component_parameter_value p13_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p13_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p13_pma_rf_p2_val_b {999}
	set_component_parameter_value p13_pma_rf_reserved0_a {999}
	set_component_parameter_value p13_pma_rf_reserved0_b {999}
	set_component_parameter_value p13_pma_rf_reserved1_a {999}
	set_component_parameter_value p13_pma_rf_reserved1_b {999}
	set_component_parameter_value p14_ehip_AN_CHAN {0}
	set_component_parameter_value p14_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p14_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p14_ehip_CR_MODE {1}
	set_component_parameter_value p14_ehip_ENABLE_ADME {1}
	set_component_parameter_value p14_ehip_ENABLE_AN {1}
	set_component_parameter_value p14_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p14_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p14_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p14_ehip_ENABLE_LT {1}
	set_component_parameter_value p14_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p14_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p14_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p14_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p14_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p14_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p14_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p14_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p14_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p14_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p14_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p14_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p14_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p14_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p14_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p14_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p14_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p14_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p14_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p14_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p14_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p14_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p14_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p14_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p14_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p14_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p14_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p14_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p14_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p14_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p14_eth_f_ENABLE_AN {1}
	set_component_parameter_value p14_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p14_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p14_eth_f_ENABLE_LT {1}
	set_component_parameter_value p14_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p14_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p14_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p14_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p14_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p14_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p14_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p14_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p14_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p14_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p14_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p14_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p14_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p14_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p14_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p14_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p14_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p14_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p14_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p14_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p14_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p14_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p14_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p14_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p14_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p14_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p14_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p14_eth_f_ready_latency_gui {0}
	set_component_parameter_value p14_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p14_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p14_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p14_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p14_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p14_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p14_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p14_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p14_pma_adpt_multi_enable {1}
	set_component_parameter_value p14_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p14_pma_adpt_recipe_data0 {}
	set_component_parameter_value p14_pma_adpt_recipe_data1 {}
	set_component_parameter_value p14_pma_adpt_recipe_data2 {}
	set_component_parameter_value p14_pma_adpt_recipe_data3 {}
	set_component_parameter_value p14_pma_adpt_recipe_data4 {}
	set_component_parameter_value p14_pma_adpt_recipe_data5 {}
	set_component_parameter_value p14_pma_adpt_recipe_data6 {}
	set_component_parameter_value p14_pma_adpt_recipe_data7 {}
	set_component_parameter_value p14_pma_adpt_recipe_select {0}
	set_component_parameter_value p14_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p14_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p14_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p14_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p14_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p14_pma_ctle_hf_max_a {999}
	set_component_parameter_value p14_pma_ctle_hf_max_b {999}
	set_component_parameter_value p14_pma_ctle_hf_min_a {999}
	set_component_parameter_value p14_pma_ctle_hf_min_b {999}
	set_component_parameter_value p14_pma_ctle_hf_val_a {999}
	set_component_parameter_value p14_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p14_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p14_pma_ctle_hf_val_b {999}
	set_component_parameter_value p14_pma_ctle_lf_max_a {999}
	set_component_parameter_value p14_pma_ctle_lf_max_b {999}
	set_component_parameter_value p14_pma_ctle_lf_min_a {999}
	set_component_parameter_value p14_pma_ctle_lf_min_b {999}
	set_component_parameter_value p14_pma_ctle_lf_val_a {999}
	set_component_parameter_value p14_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p14_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p14_pma_ctle_lf_val_b {999}
	set_component_parameter_value p14_pma_rcp_load_enable {0}
	set_component_parameter_value p14_pma_rf_a_a {999}
	set_component_parameter_value p14_pma_rf_a_b {999}
	set_component_parameter_value p14_pma_rf_b0_a {999}
	set_component_parameter_value p14_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p14_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p14_pma_rf_b0_b {999}
	set_component_parameter_value p14_pma_rf_b0t_a {999}
	set_component_parameter_value p14_pma_rf_b0t_b {999}
	set_component_parameter_value p14_pma_rf_b1_a {999}
	set_component_parameter_value p14_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p14_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p14_pma_rf_b1_b {999}
	set_component_parameter_value p14_pma_rf_p0_val_a {999}
	set_component_parameter_value p14_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p14_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p14_pma_rf_p0_val_b {999}
	set_component_parameter_value p14_pma_rf_p1_max_a {999}
	set_component_parameter_value p14_pma_rf_p1_max_b {999}
	set_component_parameter_value p14_pma_rf_p1_min_a {999}
	set_component_parameter_value p14_pma_rf_p1_min_b {999}
	set_component_parameter_value p14_pma_rf_p1_val_a {999}
	set_component_parameter_value p14_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p14_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p14_pma_rf_p1_val_b {999}
	set_component_parameter_value p14_pma_rf_p2_max_a {999}
	set_component_parameter_value p14_pma_rf_p2_max_b {999}
	set_component_parameter_value p14_pma_rf_p2_min_a {999}
	set_component_parameter_value p14_pma_rf_p2_min_b {999}
	set_component_parameter_value p14_pma_rf_p2_val_a {999}
	set_component_parameter_value p14_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p14_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p14_pma_rf_p2_val_b {999}
	set_component_parameter_value p14_pma_rf_reserved0_a {999}
	set_component_parameter_value p14_pma_rf_reserved0_b {999}
	set_component_parameter_value p14_pma_rf_reserved1_a {999}
	set_component_parameter_value p14_pma_rf_reserved1_b {999}
	set_component_parameter_value p15_ehip_AN_CHAN {0}
	set_component_parameter_value p15_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p15_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p15_ehip_CR_MODE {1}
	set_component_parameter_value p15_ehip_ENABLE_ADME {1}
	set_component_parameter_value p15_ehip_ENABLE_AN {1}
	set_component_parameter_value p15_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p15_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p15_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p15_ehip_ENABLE_LT {1}
	set_component_parameter_value p15_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p15_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p15_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p15_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p15_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p15_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p15_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p15_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p15_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p15_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p15_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p15_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p15_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p15_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p15_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p15_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p15_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p15_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p15_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p15_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p15_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p15_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p15_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p15_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p15_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p15_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p15_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p15_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p15_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p15_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p15_eth_f_ENABLE_AN {1}
	set_component_parameter_value p15_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p15_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p15_eth_f_ENABLE_LT {1}
	set_component_parameter_value p15_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p15_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p15_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p15_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p15_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p15_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p15_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p15_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p15_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p15_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p15_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p15_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p15_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p15_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p15_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p15_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p15_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p15_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p15_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p15_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p15_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p15_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p15_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p15_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p15_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p15_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p15_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p15_eth_f_ready_latency_gui {0}
	set_component_parameter_value p15_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p15_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p15_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p15_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p15_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p15_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p15_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p15_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p15_pma_adpt_multi_enable {1}
	set_component_parameter_value p15_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p15_pma_adpt_recipe_data0 {}
	set_component_parameter_value p15_pma_adpt_recipe_data1 {}
	set_component_parameter_value p15_pma_adpt_recipe_data2 {}
	set_component_parameter_value p15_pma_adpt_recipe_data3 {}
	set_component_parameter_value p15_pma_adpt_recipe_data4 {}
	set_component_parameter_value p15_pma_adpt_recipe_data5 {}
	set_component_parameter_value p15_pma_adpt_recipe_data6 {}
	set_component_parameter_value p15_pma_adpt_recipe_data7 {}
	set_component_parameter_value p15_pma_adpt_recipe_select {0}
	set_component_parameter_value p15_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p15_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p15_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p15_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p15_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p15_pma_ctle_hf_max_a {999}
	set_component_parameter_value p15_pma_ctle_hf_max_b {999}
	set_component_parameter_value p15_pma_ctle_hf_min_a {999}
	set_component_parameter_value p15_pma_ctle_hf_min_b {999}
	set_component_parameter_value p15_pma_ctle_hf_val_a {999}
	set_component_parameter_value p15_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p15_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p15_pma_ctle_hf_val_b {999}
	set_component_parameter_value p15_pma_ctle_lf_max_a {999}
	set_component_parameter_value p15_pma_ctle_lf_max_b {999}
	set_component_parameter_value p15_pma_ctle_lf_min_a {999}
	set_component_parameter_value p15_pma_ctle_lf_min_b {999}
	set_component_parameter_value p15_pma_ctle_lf_val_a {999}
	set_component_parameter_value p15_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p15_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p15_pma_ctle_lf_val_b {999}
	set_component_parameter_value p15_pma_rcp_load_enable {0}
	set_component_parameter_value p15_pma_rf_a_a {999}
	set_component_parameter_value p15_pma_rf_a_b {999}
	set_component_parameter_value p15_pma_rf_b0_a {999}
	set_component_parameter_value p15_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p15_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p15_pma_rf_b0_b {999}
	set_component_parameter_value p15_pma_rf_b0t_a {999}
	set_component_parameter_value p15_pma_rf_b0t_b {999}
	set_component_parameter_value p15_pma_rf_b1_a {999}
	set_component_parameter_value p15_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p15_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p15_pma_rf_b1_b {999}
	set_component_parameter_value p15_pma_rf_p0_val_a {999}
	set_component_parameter_value p15_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p15_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p15_pma_rf_p0_val_b {999}
	set_component_parameter_value p15_pma_rf_p1_max_a {999}
	set_component_parameter_value p15_pma_rf_p1_max_b {999}
	set_component_parameter_value p15_pma_rf_p1_min_a {999}
	set_component_parameter_value p15_pma_rf_p1_min_b {999}
	set_component_parameter_value p15_pma_rf_p1_val_a {999}
	set_component_parameter_value p15_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p15_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p15_pma_rf_p1_val_b {999}
	set_component_parameter_value p15_pma_rf_p2_max_a {999}
	set_component_parameter_value p15_pma_rf_p2_max_b {999}
	set_component_parameter_value p15_pma_rf_p2_min_a {999}
	set_component_parameter_value p15_pma_rf_p2_min_b {999}
	set_component_parameter_value p15_pma_rf_p2_val_a {999}
	set_component_parameter_value p15_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p15_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p15_pma_rf_p2_val_b {999}
	set_component_parameter_value p15_pma_rf_reserved0_a {999}
	set_component_parameter_value p15_pma_rf_reserved0_b {999}
	set_component_parameter_value p15_pma_rf_reserved1_a {999}
	set_component_parameter_value p15_pma_rf_reserved1_b {999}
	set_component_parameter_value p16_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p16_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p16_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p16_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p16_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p16_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p16_eth_f_ENABLE_AN {1}
	set_component_parameter_value p16_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p16_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p16_eth_f_ENABLE_LT {1}
	set_component_parameter_value p16_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p16_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p16_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p16_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p16_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p16_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p16_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p16_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p16_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p16_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p16_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p16_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p16_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p16_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p16_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p16_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p16_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p16_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p16_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p16_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p16_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p16_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p16_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p16_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p16_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p16_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p16_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p16_eth_f_ready_latency_gui {0}
	set_component_parameter_value p16_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p16_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p16_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p16_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p16_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p16_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p16_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p16_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p17_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p17_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p17_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p17_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p17_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p17_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p17_eth_f_ENABLE_AN {1}
	set_component_parameter_value p17_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p17_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p17_eth_f_ENABLE_LT {1}
	set_component_parameter_value p17_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p17_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p17_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p17_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p17_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p17_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p17_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p17_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p17_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p17_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p17_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p17_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p17_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p17_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p17_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p17_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p17_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p17_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p17_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p17_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p17_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p17_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p17_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p17_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p17_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p17_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p17_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p17_eth_f_ready_latency_gui {0}
	set_component_parameter_value p17_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p17_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p17_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p17_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p17_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p17_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p17_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p17_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p18_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p18_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p18_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p18_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p18_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p18_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p18_eth_f_ENABLE_AN {1}
	set_component_parameter_value p18_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p18_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p18_eth_f_ENABLE_LT {1}
	set_component_parameter_value p18_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p18_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p18_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p18_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p18_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p18_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p18_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p18_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p18_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p18_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p18_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p18_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p18_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p18_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p18_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p18_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p18_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p18_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p18_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p18_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p18_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p18_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p18_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p18_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p18_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p18_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p18_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p18_eth_f_ready_latency_gui {0}
	set_component_parameter_value p18_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p18_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p18_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p18_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p18_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p18_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p18_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p18_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p19_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p19_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p19_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p19_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p19_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p19_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p19_eth_f_ENABLE_AN {1}
	set_component_parameter_value p19_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p19_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p19_eth_f_ENABLE_LT {1}
	set_component_parameter_value p19_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p19_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p19_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p19_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p19_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p19_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p19_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p19_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p19_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p19_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p19_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p19_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p19_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p19_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p19_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p19_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p19_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p19_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p19_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p19_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p19_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p19_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p19_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p19_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p19_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p19_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p19_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p19_eth_f_ready_latency_gui {0}
	set_component_parameter_value p19_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p19_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p19_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p19_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p19_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p19_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p19_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p19_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p1_ehip_AN_CHAN {0}
	set_component_parameter_value p1_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p1_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p1_ehip_CR_MODE {1}
	set_component_parameter_value p1_ehip_ENABLE_ADME {1}
	set_component_parameter_value p1_ehip_ENABLE_AN {1}
	set_component_parameter_value p1_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p1_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p1_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p1_ehip_ENABLE_LT {1}
	set_component_parameter_value p1_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p1_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p1_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p1_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p1_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p1_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p1_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p1_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p1_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p1_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p1_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p1_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p1_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p1_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p1_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p1_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p1_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p1_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p1_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p1_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p1_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p1_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p1_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p1_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p1_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p1_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p1_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p1_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p1_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p1_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p1_eth_f_ENABLE_AN {1}
	set_component_parameter_value p1_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p1_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p1_eth_f_ENABLE_LT {1}
	set_component_parameter_value p1_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p1_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p1_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p1_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p1_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p1_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p1_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p1_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p1_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p1_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p1_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p1_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p1_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p1_eth_f_PTP_FP_WIDTH_GUI {32}
	set_component_parameter_value p1_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p1_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P0_GUI {2}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p1_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p1_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p1_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p1_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p1_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p1_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p1_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p1_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p1_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p1_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p1_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p1_eth_f_ready_latency_gui {0}
	set_component_parameter_value p1_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p1_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_source_address_insertion_gui {1}
	set_component_parameter_value p1_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p1_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p1_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p1_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p1_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p1_eth_f_txmac_saddr_gui {001122334455}
	set_component_parameter_value p1_pma_adpt_multi_enable {1}
	set_component_parameter_value p1_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p1_pma_adpt_recipe_data0 {}
	set_component_parameter_value p1_pma_adpt_recipe_data1 {}
	set_component_parameter_value p1_pma_adpt_recipe_data2 {}
	set_component_parameter_value p1_pma_adpt_recipe_data3 {}
	set_component_parameter_value p1_pma_adpt_recipe_data4 {}
	set_component_parameter_value p1_pma_adpt_recipe_data5 {}
	set_component_parameter_value p1_pma_adpt_recipe_data6 {}
	set_component_parameter_value p1_pma_adpt_recipe_data7 {}
	set_component_parameter_value p1_pma_adpt_recipe_select {0}
	set_component_parameter_value p1_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p1_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p1_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p1_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p1_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p1_pma_ctle_hf_max_a {999}
	set_component_parameter_value p1_pma_ctle_hf_max_b {999}
	set_component_parameter_value p1_pma_ctle_hf_min_a {999}
	set_component_parameter_value p1_pma_ctle_hf_min_b {999}
	set_component_parameter_value p1_pma_ctle_hf_val_a {999}
	set_component_parameter_value p1_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p1_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p1_pma_ctle_hf_val_b {999}
	set_component_parameter_value p1_pma_ctle_lf_max_a {999}
	set_component_parameter_value p1_pma_ctle_lf_max_b {999}
	set_component_parameter_value p1_pma_ctle_lf_min_a {999}
	set_component_parameter_value p1_pma_ctle_lf_min_b {999}
	set_component_parameter_value p1_pma_ctle_lf_val_a {999}
	set_component_parameter_value p1_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p1_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p1_pma_ctle_lf_val_b {999}
	set_component_parameter_value p1_pma_rcp_load_enable {0}
	set_component_parameter_value p1_pma_rf_a_a {999}
	set_component_parameter_value p1_pma_rf_a_b {999}
	set_component_parameter_value p1_pma_rf_b0_a {999}
	set_component_parameter_value p1_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p1_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p1_pma_rf_b0_b {999}
	set_component_parameter_value p1_pma_rf_b0t_a {999}
	set_component_parameter_value p1_pma_rf_b0t_b {999}
	set_component_parameter_value p1_pma_rf_b1_a {999}
	set_component_parameter_value p1_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p1_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p1_pma_rf_b1_b {999}
	set_component_parameter_value p1_pma_rf_p0_val_a {999}
	set_component_parameter_value p1_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p1_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p1_pma_rf_p0_val_b {999}
	set_component_parameter_value p1_pma_rf_p1_max_a {999}
	set_component_parameter_value p1_pma_rf_p1_max_b {999}
	set_component_parameter_value p1_pma_rf_p1_min_a {999}
	set_component_parameter_value p1_pma_rf_p1_min_b {999}
	set_component_parameter_value p1_pma_rf_p1_val_a {999}
	set_component_parameter_value p1_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p1_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p1_pma_rf_p1_val_b {999}
	set_component_parameter_value p1_pma_rf_p2_max_a {999}
	set_component_parameter_value p1_pma_rf_p2_max_b {999}
	set_component_parameter_value p1_pma_rf_p2_min_a {999}
	set_component_parameter_value p1_pma_rf_p2_min_b {999}
	set_component_parameter_value p1_pma_rf_p2_val_a {999}
	set_component_parameter_value p1_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p1_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p1_pma_rf_p2_val_b {999}
	set_component_parameter_value p1_pma_rf_reserved0_a {999}
	set_component_parameter_value p1_pma_rf_reserved0_b {999}
	set_component_parameter_value p1_pma_rf_reserved1_a {999}
	set_component_parameter_value p1_pma_rf_reserved1_b {999}
	set_component_parameter_value p2_ehip_AN_CHAN {0}
	set_component_parameter_value p2_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p2_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p2_ehip_CR_MODE {1}
	set_component_parameter_value p2_ehip_ENABLE_ADME {1}
	set_component_parameter_value p2_ehip_ENABLE_AN {1}
	set_component_parameter_value p2_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p2_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p2_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p2_ehip_ENABLE_LT {1}
	set_component_parameter_value p2_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p2_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p2_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p2_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p2_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p2_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p2_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p2_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p2_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p2_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p2_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p2_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p2_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p2_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p2_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p2_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p2_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p2_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p2_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p2_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p2_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p2_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p2_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p2_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p2_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p2_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p2_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p2_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p2_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p2_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p2_eth_f_ENABLE_AN {1}
	set_component_parameter_value p2_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p2_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p2_eth_f_ENABLE_LT {1}
	set_component_parameter_value p2_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p2_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p2_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p2_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p2_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p2_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p2_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p2_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p2_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p2_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p2_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p2_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p2_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p2_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p2_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p2_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p2_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p2_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p2_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p2_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p2_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p2_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p2_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p2_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p2_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p2_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p2_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p2_eth_f_ready_latency_gui {0}
	set_component_parameter_value p2_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p2_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p2_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p2_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p2_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p2_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p2_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p2_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p2_pma_adpt_multi_enable {1}
	set_component_parameter_value p2_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p2_pma_adpt_recipe_data0 {}
	set_component_parameter_value p2_pma_adpt_recipe_data1 {}
	set_component_parameter_value p2_pma_adpt_recipe_data2 {}
	set_component_parameter_value p2_pma_adpt_recipe_data3 {}
	set_component_parameter_value p2_pma_adpt_recipe_data4 {}
	set_component_parameter_value p2_pma_adpt_recipe_data5 {}
	set_component_parameter_value p2_pma_adpt_recipe_data6 {}
	set_component_parameter_value p2_pma_adpt_recipe_data7 {}
	set_component_parameter_value p2_pma_adpt_recipe_select {0}
	set_component_parameter_value p2_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p2_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p2_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p2_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p2_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p2_pma_ctle_hf_max_a {999}
	set_component_parameter_value p2_pma_ctle_hf_max_b {999}
	set_component_parameter_value p2_pma_ctle_hf_min_a {999}
	set_component_parameter_value p2_pma_ctle_hf_min_b {999}
	set_component_parameter_value p2_pma_ctle_hf_val_a {999}
	set_component_parameter_value p2_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p2_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p2_pma_ctle_hf_val_b {999}
	set_component_parameter_value p2_pma_ctle_lf_max_a {999}
	set_component_parameter_value p2_pma_ctle_lf_max_b {999}
	set_component_parameter_value p2_pma_ctle_lf_min_a {999}
	set_component_parameter_value p2_pma_ctle_lf_min_b {999}
	set_component_parameter_value p2_pma_ctle_lf_val_a {999}
	set_component_parameter_value p2_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p2_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p2_pma_ctle_lf_val_b {999}
	set_component_parameter_value p2_pma_rcp_load_enable {0}
	set_component_parameter_value p2_pma_rf_a_a {999}
	set_component_parameter_value p2_pma_rf_a_b {999}
	set_component_parameter_value p2_pma_rf_b0_a {999}
	set_component_parameter_value p2_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p2_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p2_pma_rf_b0_b {999}
	set_component_parameter_value p2_pma_rf_b0t_a {999}
	set_component_parameter_value p2_pma_rf_b0t_b {999}
	set_component_parameter_value p2_pma_rf_b1_a {999}
	set_component_parameter_value p2_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p2_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p2_pma_rf_b1_b {999}
	set_component_parameter_value p2_pma_rf_p0_val_a {999}
	set_component_parameter_value p2_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p2_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p2_pma_rf_p0_val_b {999}
	set_component_parameter_value p2_pma_rf_p1_max_a {999}
	set_component_parameter_value p2_pma_rf_p1_max_b {999}
	set_component_parameter_value p2_pma_rf_p1_min_a {999}
	set_component_parameter_value p2_pma_rf_p1_min_b {999}
	set_component_parameter_value p2_pma_rf_p1_val_a {999}
	set_component_parameter_value p2_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p2_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p2_pma_rf_p1_val_b {999}
	set_component_parameter_value p2_pma_rf_p2_max_a {999}
	set_component_parameter_value p2_pma_rf_p2_max_b {999}
	set_component_parameter_value p2_pma_rf_p2_min_a {999}
	set_component_parameter_value p2_pma_rf_p2_min_b {999}
	set_component_parameter_value p2_pma_rf_p2_val_a {999}
	set_component_parameter_value p2_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p2_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p2_pma_rf_p2_val_b {999}
	set_component_parameter_value p2_pma_rf_reserved0_a {999}
	set_component_parameter_value p2_pma_rf_reserved0_b {999}
	set_component_parameter_value p2_pma_rf_reserved1_a {999}
	set_component_parameter_value p2_pma_rf_reserved1_b {999}
	set_component_parameter_value p3_ehip_AN_CHAN {0}
	set_component_parameter_value p3_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p3_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p3_ehip_CR_MODE {1}
	set_component_parameter_value p3_ehip_ENABLE_ADME {1}
	set_component_parameter_value p3_ehip_ENABLE_AN {1}
	set_component_parameter_value p3_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p3_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p3_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p3_ehip_ENABLE_LT {1}
	set_component_parameter_value p3_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p3_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p3_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p3_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p3_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p3_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p3_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p3_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p3_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p3_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p3_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p3_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p3_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p3_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p3_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p3_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p3_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p3_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p3_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p3_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p3_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p3_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p3_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p3_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p3_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p3_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p3_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p3_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p3_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p3_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p3_eth_f_ENABLE_AN {1}
	set_component_parameter_value p3_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p3_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p3_eth_f_ENABLE_LT {1}
	set_component_parameter_value p3_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p3_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p3_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p3_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p3_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p3_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p3_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p3_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p3_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p3_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p3_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p3_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p3_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p3_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p3_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p3_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p3_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p3_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p3_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p3_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p3_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p3_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p3_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p3_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p3_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p3_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p3_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p3_eth_f_ready_latency_gui {0}
	set_component_parameter_value p3_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p3_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p3_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p3_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p3_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p3_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p3_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p3_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p3_pma_adpt_multi_enable {1}
	set_component_parameter_value p3_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p3_pma_adpt_recipe_data0 {}
	set_component_parameter_value p3_pma_adpt_recipe_data1 {}
	set_component_parameter_value p3_pma_adpt_recipe_data2 {}
	set_component_parameter_value p3_pma_adpt_recipe_data3 {}
	set_component_parameter_value p3_pma_adpt_recipe_data4 {}
	set_component_parameter_value p3_pma_adpt_recipe_data5 {}
	set_component_parameter_value p3_pma_adpt_recipe_data6 {}
	set_component_parameter_value p3_pma_adpt_recipe_data7 {}
	set_component_parameter_value p3_pma_adpt_recipe_select {0}
	set_component_parameter_value p3_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p3_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p3_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p3_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p3_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p3_pma_ctle_hf_max_a {999}
	set_component_parameter_value p3_pma_ctle_hf_max_b {999}
	set_component_parameter_value p3_pma_ctle_hf_min_a {999}
	set_component_parameter_value p3_pma_ctle_hf_min_b {999}
	set_component_parameter_value p3_pma_ctle_hf_val_a {999}
	set_component_parameter_value p3_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p3_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p3_pma_ctle_hf_val_b {999}
	set_component_parameter_value p3_pma_ctle_lf_max_a {999}
	set_component_parameter_value p3_pma_ctle_lf_max_b {999}
	set_component_parameter_value p3_pma_ctle_lf_min_a {999}
	set_component_parameter_value p3_pma_ctle_lf_min_b {999}
	set_component_parameter_value p3_pma_ctle_lf_val_a {999}
	set_component_parameter_value p3_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p3_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p3_pma_ctle_lf_val_b {999}
	set_component_parameter_value p3_pma_rcp_load_enable {0}
	set_component_parameter_value p3_pma_rf_a_a {999}
	set_component_parameter_value p3_pma_rf_a_b {999}
	set_component_parameter_value p3_pma_rf_b0_a {999}
	set_component_parameter_value p3_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p3_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p3_pma_rf_b0_b {999}
	set_component_parameter_value p3_pma_rf_b0t_a {999}
	set_component_parameter_value p3_pma_rf_b0t_b {999}
	set_component_parameter_value p3_pma_rf_b1_a {999}
	set_component_parameter_value p3_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p3_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p3_pma_rf_b1_b {999}
	set_component_parameter_value p3_pma_rf_p0_val_a {999}
	set_component_parameter_value p3_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p3_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p3_pma_rf_p0_val_b {999}
	set_component_parameter_value p3_pma_rf_p1_max_a {999}
	set_component_parameter_value p3_pma_rf_p1_max_b {999}
	set_component_parameter_value p3_pma_rf_p1_min_a {999}
	set_component_parameter_value p3_pma_rf_p1_min_b {999}
	set_component_parameter_value p3_pma_rf_p1_val_a {999}
	set_component_parameter_value p3_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p3_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p3_pma_rf_p1_val_b {999}
	set_component_parameter_value p3_pma_rf_p2_max_a {999}
	set_component_parameter_value p3_pma_rf_p2_max_b {999}
	set_component_parameter_value p3_pma_rf_p2_min_a {999}
	set_component_parameter_value p3_pma_rf_p2_min_b {999}
	set_component_parameter_value p3_pma_rf_p2_val_a {999}
	set_component_parameter_value p3_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p3_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p3_pma_rf_p2_val_b {999}
	set_component_parameter_value p3_pma_rf_reserved0_a {999}
	set_component_parameter_value p3_pma_rf_reserved0_b {999}
	set_component_parameter_value p3_pma_rf_reserved1_a {999}
	set_component_parameter_value p3_pma_rf_reserved1_b {999}
	set_component_parameter_value p4_ehip_AN_CHAN {0}
	set_component_parameter_value p4_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p4_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p4_ehip_CR_MODE {1}
	set_component_parameter_value p4_ehip_ENABLE_ADME {1}
	set_component_parameter_value p4_ehip_ENABLE_AN {1}
	set_component_parameter_value p4_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p4_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p4_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p4_ehip_ENABLE_LT {1}
	set_component_parameter_value p4_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p4_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p4_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p4_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p4_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p4_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p4_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p4_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p4_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p4_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p4_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p4_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p4_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p4_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p4_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p4_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p4_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p4_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p4_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p4_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p4_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p4_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p4_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p4_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p4_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p4_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p4_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p4_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p4_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p4_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p4_eth_f_ENABLE_AN {1}
	set_component_parameter_value p4_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p4_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p4_eth_f_ENABLE_LT {1}
	set_component_parameter_value p4_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p4_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p4_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p4_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p4_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p4_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p4_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p4_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p4_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p4_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p4_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p4_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p4_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p4_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p4_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p4_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p4_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p4_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p4_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p4_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p4_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p4_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p4_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p4_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p4_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p4_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p4_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p4_eth_f_ready_latency_gui {0}
	set_component_parameter_value p4_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p4_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p4_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p4_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p4_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p4_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p4_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p4_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p4_pma_adpt_multi_enable {1}
	set_component_parameter_value p4_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p4_pma_adpt_recipe_data0 {}
	set_component_parameter_value p4_pma_adpt_recipe_data1 {}
	set_component_parameter_value p4_pma_adpt_recipe_data2 {}
	set_component_parameter_value p4_pma_adpt_recipe_data3 {}
	set_component_parameter_value p4_pma_adpt_recipe_data4 {}
	set_component_parameter_value p4_pma_adpt_recipe_data5 {}
	set_component_parameter_value p4_pma_adpt_recipe_data6 {}
	set_component_parameter_value p4_pma_adpt_recipe_data7 {}
	set_component_parameter_value p4_pma_adpt_recipe_select {0}
	set_component_parameter_value p4_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p4_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p4_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p4_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p4_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p4_pma_ctle_hf_max_a {999}
	set_component_parameter_value p4_pma_ctle_hf_max_b {999}
	set_component_parameter_value p4_pma_ctle_hf_min_a {999}
	set_component_parameter_value p4_pma_ctle_hf_min_b {999}
	set_component_parameter_value p4_pma_ctle_hf_val_a {999}
	set_component_parameter_value p4_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p4_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p4_pma_ctle_hf_val_b {999}
	set_component_parameter_value p4_pma_ctle_lf_max_a {999}
	set_component_parameter_value p4_pma_ctle_lf_max_b {999}
	set_component_parameter_value p4_pma_ctle_lf_min_a {999}
	set_component_parameter_value p4_pma_ctle_lf_min_b {999}
	set_component_parameter_value p4_pma_ctle_lf_val_a {999}
	set_component_parameter_value p4_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p4_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p4_pma_ctle_lf_val_b {999}
	set_component_parameter_value p4_pma_rcp_load_enable {0}
	set_component_parameter_value p4_pma_rf_a_a {999}
	set_component_parameter_value p4_pma_rf_a_b {999}
	set_component_parameter_value p4_pma_rf_b0_a {999}
	set_component_parameter_value p4_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p4_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p4_pma_rf_b0_b {999}
	set_component_parameter_value p4_pma_rf_b0t_a {999}
	set_component_parameter_value p4_pma_rf_b0t_b {999}
	set_component_parameter_value p4_pma_rf_b1_a {999}
	set_component_parameter_value p4_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p4_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p4_pma_rf_b1_b {999}
	set_component_parameter_value p4_pma_rf_p0_val_a {999}
	set_component_parameter_value p4_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p4_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p4_pma_rf_p0_val_b {999}
	set_component_parameter_value p4_pma_rf_p1_max_a {999}
	set_component_parameter_value p4_pma_rf_p1_max_b {999}
	set_component_parameter_value p4_pma_rf_p1_min_a {999}
	set_component_parameter_value p4_pma_rf_p1_min_b {999}
	set_component_parameter_value p4_pma_rf_p1_val_a {999}
	set_component_parameter_value p4_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p4_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p4_pma_rf_p1_val_b {999}
	set_component_parameter_value p4_pma_rf_p2_max_a {999}
	set_component_parameter_value p4_pma_rf_p2_max_b {999}
	set_component_parameter_value p4_pma_rf_p2_min_a {999}
	set_component_parameter_value p4_pma_rf_p2_min_b {999}
	set_component_parameter_value p4_pma_rf_p2_val_a {999}
	set_component_parameter_value p4_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p4_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p4_pma_rf_p2_val_b {999}
	set_component_parameter_value p4_pma_rf_reserved0_a {999}
	set_component_parameter_value p4_pma_rf_reserved0_b {999}
	set_component_parameter_value p4_pma_rf_reserved1_a {999}
	set_component_parameter_value p4_pma_rf_reserved1_b {999}
	set_component_parameter_value p5_ehip_AN_CHAN {0}
	set_component_parameter_value p5_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p5_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p5_ehip_CR_MODE {1}
	set_component_parameter_value p5_ehip_ENABLE_ADME {1}
	set_component_parameter_value p5_ehip_ENABLE_AN {1}
	set_component_parameter_value p5_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p5_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p5_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p5_ehip_ENABLE_LT {1}
	set_component_parameter_value p5_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p5_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p5_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p5_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p5_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p5_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p5_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p5_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p5_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p5_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p5_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p5_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p5_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p5_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p5_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p5_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p5_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p5_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p5_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p5_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p5_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p5_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p5_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p5_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p5_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p5_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p5_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p5_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p5_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p5_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p5_eth_f_ENABLE_AN {1}
	set_component_parameter_value p5_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p5_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p5_eth_f_ENABLE_LT {1}
	set_component_parameter_value p5_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p5_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p5_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p5_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p5_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p5_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p5_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p5_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p5_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p5_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p5_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p5_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p5_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p5_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p5_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p5_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p5_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p5_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p5_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p5_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p5_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p5_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p5_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p5_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p5_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p5_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p5_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p5_eth_f_ready_latency_gui {0}
	set_component_parameter_value p5_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p5_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p5_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p5_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p5_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p5_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p5_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p5_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p5_pma_adpt_multi_enable {1}
	set_component_parameter_value p5_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p5_pma_adpt_recipe_data0 {}
	set_component_parameter_value p5_pma_adpt_recipe_data1 {}
	set_component_parameter_value p5_pma_adpt_recipe_data2 {}
	set_component_parameter_value p5_pma_adpt_recipe_data3 {}
	set_component_parameter_value p5_pma_adpt_recipe_data4 {}
	set_component_parameter_value p5_pma_adpt_recipe_data5 {}
	set_component_parameter_value p5_pma_adpt_recipe_data6 {}
	set_component_parameter_value p5_pma_adpt_recipe_data7 {}
	set_component_parameter_value p5_pma_adpt_recipe_select {0}
	set_component_parameter_value p5_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p5_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p5_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p5_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p5_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p5_pma_ctle_hf_max_a {999}
	set_component_parameter_value p5_pma_ctle_hf_max_b {999}
	set_component_parameter_value p5_pma_ctle_hf_min_a {999}
	set_component_parameter_value p5_pma_ctle_hf_min_b {999}
	set_component_parameter_value p5_pma_ctle_hf_val_a {999}
	set_component_parameter_value p5_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p5_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p5_pma_ctle_hf_val_b {999}
	set_component_parameter_value p5_pma_ctle_lf_max_a {999}
	set_component_parameter_value p5_pma_ctle_lf_max_b {999}
	set_component_parameter_value p5_pma_ctle_lf_min_a {999}
	set_component_parameter_value p5_pma_ctle_lf_min_b {999}
	set_component_parameter_value p5_pma_ctle_lf_val_a {999}
	set_component_parameter_value p5_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p5_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p5_pma_ctle_lf_val_b {999}
	set_component_parameter_value p5_pma_rcp_load_enable {0}
	set_component_parameter_value p5_pma_rf_a_a {999}
	set_component_parameter_value p5_pma_rf_a_b {999}
	set_component_parameter_value p5_pma_rf_b0_a {999}
	set_component_parameter_value p5_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p5_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p5_pma_rf_b0_b {999}
	set_component_parameter_value p5_pma_rf_b0t_a {999}
	set_component_parameter_value p5_pma_rf_b0t_b {999}
	set_component_parameter_value p5_pma_rf_b1_a {999}
	set_component_parameter_value p5_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p5_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p5_pma_rf_b1_b {999}
	set_component_parameter_value p5_pma_rf_p0_val_a {999}
	set_component_parameter_value p5_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p5_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p5_pma_rf_p0_val_b {999}
	set_component_parameter_value p5_pma_rf_p1_max_a {999}
	set_component_parameter_value p5_pma_rf_p1_max_b {999}
	set_component_parameter_value p5_pma_rf_p1_min_a {999}
	set_component_parameter_value p5_pma_rf_p1_min_b {999}
	set_component_parameter_value p5_pma_rf_p1_val_a {999}
	set_component_parameter_value p5_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p5_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p5_pma_rf_p1_val_b {999}
	set_component_parameter_value p5_pma_rf_p2_max_a {999}
	set_component_parameter_value p5_pma_rf_p2_max_b {999}
	set_component_parameter_value p5_pma_rf_p2_min_a {999}
	set_component_parameter_value p5_pma_rf_p2_min_b {999}
	set_component_parameter_value p5_pma_rf_p2_val_a {999}
	set_component_parameter_value p5_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p5_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p5_pma_rf_p2_val_b {999}
	set_component_parameter_value p5_pma_rf_reserved0_a {999}
	set_component_parameter_value p5_pma_rf_reserved0_b {999}
	set_component_parameter_value p5_pma_rf_reserved1_a {999}
	set_component_parameter_value p5_pma_rf_reserved1_b {999}
	set_component_parameter_value p6_ehip_AN_CHAN {0}
	set_component_parameter_value p6_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p6_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p6_ehip_CR_MODE {1}
	set_component_parameter_value p6_ehip_ENABLE_ADME {1}
	set_component_parameter_value p6_ehip_ENABLE_AN {1}
	set_component_parameter_value p6_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p6_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p6_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p6_ehip_ENABLE_LT {1}
	set_component_parameter_value p6_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p6_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p6_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p6_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p6_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p6_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p6_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p6_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p6_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p6_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p6_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p6_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p6_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p6_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p6_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p6_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p6_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p6_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p6_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p6_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p6_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p6_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p6_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p6_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p6_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p6_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p6_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p6_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p6_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p6_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p6_eth_f_ENABLE_AN {1}
	set_component_parameter_value p6_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p6_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p6_eth_f_ENABLE_LT {1}
	set_component_parameter_value p6_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p6_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p6_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p6_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p6_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p6_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p6_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p6_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p6_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p6_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p6_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p6_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p6_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p6_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p6_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p6_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p6_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p6_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p6_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p6_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p6_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p6_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p6_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p6_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p6_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p6_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p6_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p6_eth_f_ready_latency_gui {0}
	set_component_parameter_value p6_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p6_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p6_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p6_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p6_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p6_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p6_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p6_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p6_pma_adpt_multi_enable {1}
	set_component_parameter_value p6_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p6_pma_adpt_recipe_data0 {}
	set_component_parameter_value p6_pma_adpt_recipe_data1 {}
	set_component_parameter_value p6_pma_adpt_recipe_data2 {}
	set_component_parameter_value p6_pma_adpt_recipe_data3 {}
	set_component_parameter_value p6_pma_adpt_recipe_data4 {}
	set_component_parameter_value p6_pma_adpt_recipe_data5 {}
	set_component_parameter_value p6_pma_adpt_recipe_data6 {}
	set_component_parameter_value p6_pma_adpt_recipe_data7 {}
	set_component_parameter_value p6_pma_adpt_recipe_select {0}
	set_component_parameter_value p6_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p6_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p6_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p6_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p6_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p6_pma_ctle_hf_max_a {999}
	set_component_parameter_value p6_pma_ctle_hf_max_b {999}
	set_component_parameter_value p6_pma_ctle_hf_min_a {999}
	set_component_parameter_value p6_pma_ctle_hf_min_b {999}
	set_component_parameter_value p6_pma_ctle_hf_val_a {999}
	set_component_parameter_value p6_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p6_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p6_pma_ctle_hf_val_b {999}
	set_component_parameter_value p6_pma_ctle_lf_max_a {999}
	set_component_parameter_value p6_pma_ctle_lf_max_b {999}
	set_component_parameter_value p6_pma_ctle_lf_min_a {999}
	set_component_parameter_value p6_pma_ctle_lf_min_b {999}
	set_component_parameter_value p6_pma_ctle_lf_val_a {999}
	set_component_parameter_value p6_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p6_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p6_pma_ctle_lf_val_b {999}
	set_component_parameter_value p6_pma_rcp_load_enable {0}
	set_component_parameter_value p6_pma_rf_a_a {999}
	set_component_parameter_value p6_pma_rf_a_b {999}
	set_component_parameter_value p6_pma_rf_b0_a {999}
	set_component_parameter_value p6_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p6_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p6_pma_rf_b0_b {999}
	set_component_parameter_value p6_pma_rf_b0t_a {999}
	set_component_parameter_value p6_pma_rf_b0t_b {999}
	set_component_parameter_value p6_pma_rf_b1_a {999}
	set_component_parameter_value p6_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p6_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p6_pma_rf_b1_b {999}
	set_component_parameter_value p6_pma_rf_p0_val_a {999}
	set_component_parameter_value p6_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p6_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p6_pma_rf_p0_val_b {999}
	set_component_parameter_value p6_pma_rf_p1_max_a {999}
	set_component_parameter_value p6_pma_rf_p1_max_b {999}
	set_component_parameter_value p6_pma_rf_p1_min_a {999}
	set_component_parameter_value p6_pma_rf_p1_min_b {999}
	set_component_parameter_value p6_pma_rf_p1_val_a {999}
	set_component_parameter_value p6_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p6_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p6_pma_rf_p1_val_b {999}
	set_component_parameter_value p6_pma_rf_p2_max_a {999}
	set_component_parameter_value p6_pma_rf_p2_max_b {999}
	set_component_parameter_value p6_pma_rf_p2_min_a {999}
	set_component_parameter_value p6_pma_rf_p2_min_b {999}
	set_component_parameter_value p6_pma_rf_p2_val_a {999}
	set_component_parameter_value p6_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p6_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p6_pma_rf_p2_val_b {999}
	set_component_parameter_value p6_pma_rf_reserved0_a {999}
	set_component_parameter_value p6_pma_rf_reserved0_b {999}
	set_component_parameter_value p6_pma_rf_reserved1_a {999}
	set_component_parameter_value p6_pma_rf_reserved1_b {999}
	set_component_parameter_value p7_ehip_AN_CHAN {0}
	set_component_parameter_value p7_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p7_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p7_ehip_CR_MODE {1}
	set_component_parameter_value p7_ehip_ENABLE_ADME {1}
	set_component_parameter_value p7_ehip_ENABLE_AN {1}
	set_component_parameter_value p7_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p7_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p7_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p7_ehip_ENABLE_LT {1}
	set_component_parameter_value p7_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p7_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p7_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p7_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p7_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p7_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p7_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p7_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p7_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p7_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p7_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p7_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p7_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p7_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p7_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p7_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p7_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p7_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p7_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p7_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p7_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p7_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p7_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p7_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p7_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p7_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p7_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p7_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p7_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p7_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p7_eth_f_ENABLE_AN {1}
	set_component_parameter_value p7_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p7_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p7_eth_f_ENABLE_LT {1}
	set_component_parameter_value p7_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p7_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p7_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p7_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p7_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p7_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p7_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p7_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p7_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p7_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p7_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p7_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p7_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p7_eth_f_PTP_FP_WIDTH_GUI {8}
	set_component_parameter_value p7_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p7_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P0_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p7_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p7_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p7_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p7_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p7_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p7_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p7_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p7_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p7_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p7_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p7_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p7_eth_f_ready_latency_gui {0}
	set_component_parameter_value p7_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p7_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p7_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p7_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p7_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p7_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p7_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p7_eth_f_txmac_saddr_gui {73588229205}
	set_component_parameter_value p7_pma_adpt_multi_enable {1}
	set_component_parameter_value p7_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p7_pma_adpt_recipe_data0 {}
	set_component_parameter_value p7_pma_adpt_recipe_data1 {}
	set_component_parameter_value p7_pma_adpt_recipe_data2 {}
	set_component_parameter_value p7_pma_adpt_recipe_data3 {}
	set_component_parameter_value p7_pma_adpt_recipe_data4 {}
	set_component_parameter_value p7_pma_adpt_recipe_data5 {}
	set_component_parameter_value p7_pma_adpt_recipe_data6 {}
	set_component_parameter_value p7_pma_adpt_recipe_data7 {}
	set_component_parameter_value p7_pma_adpt_recipe_select {0}
	set_component_parameter_value p7_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p7_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p7_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p7_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p7_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p7_pma_ctle_hf_max_a {999}
	set_component_parameter_value p7_pma_ctle_hf_max_b {999}
	set_component_parameter_value p7_pma_ctle_hf_min_a {999}
	set_component_parameter_value p7_pma_ctle_hf_min_b {999}
	set_component_parameter_value p7_pma_ctle_hf_val_a {999}
	set_component_parameter_value p7_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p7_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p7_pma_ctle_hf_val_b {999}
	set_component_parameter_value p7_pma_ctle_lf_max_a {999}
	set_component_parameter_value p7_pma_ctle_lf_max_b {999}
	set_component_parameter_value p7_pma_ctle_lf_min_a {999}
	set_component_parameter_value p7_pma_ctle_lf_min_b {999}
	set_component_parameter_value p7_pma_ctle_lf_val_a {999}
	set_component_parameter_value p7_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p7_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p7_pma_ctle_lf_val_b {999}
	set_component_parameter_value p7_pma_rcp_load_enable {0}
	set_component_parameter_value p7_pma_rf_a_a {999}
	set_component_parameter_value p7_pma_rf_a_b {999}
	set_component_parameter_value p7_pma_rf_b0_a {999}
	set_component_parameter_value p7_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p7_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p7_pma_rf_b0_b {999}
	set_component_parameter_value p7_pma_rf_b0t_a {999}
	set_component_parameter_value p7_pma_rf_b0t_b {999}
	set_component_parameter_value p7_pma_rf_b1_a {999}
	set_component_parameter_value p7_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p7_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p7_pma_rf_b1_b {999}
	set_component_parameter_value p7_pma_rf_p0_val_a {999}
	set_component_parameter_value p7_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p7_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p7_pma_rf_p0_val_b {999}
	set_component_parameter_value p7_pma_rf_p1_max_a {999}
	set_component_parameter_value p7_pma_rf_p1_max_b {999}
	set_component_parameter_value p7_pma_rf_p1_min_a {999}
	set_component_parameter_value p7_pma_rf_p1_min_b {999}
	set_component_parameter_value p7_pma_rf_p1_val_a {999}
	set_component_parameter_value p7_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p7_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p7_pma_rf_p1_val_b {999}
	set_component_parameter_value p7_pma_rf_p2_max_a {999}
	set_component_parameter_value p7_pma_rf_p2_max_b {999}
	set_component_parameter_value p7_pma_rf_p2_min_a {999}
	set_component_parameter_value p7_pma_rf_p2_min_b {999}
	set_component_parameter_value p7_pma_rf_p2_val_a {999}
	set_component_parameter_value p7_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p7_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p7_pma_rf_p2_val_b {999}
	set_component_parameter_value p7_pma_rf_reserved0_a {999}
	set_component_parameter_value p7_pma_rf_reserved0_b {999}
	set_component_parameter_value p7_pma_rf_reserved1_a {999}
	set_component_parameter_value p7_pma_rf_reserved1_b {999}
	set_component_parameter_value p8_ehip_AN_CHAN {0}
	set_component_parameter_value p8_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p8_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p8_ehip_CR_MODE {1}
	set_component_parameter_value p8_ehip_ENABLE_ADME {1}
	set_component_parameter_value p8_ehip_ENABLE_AN {1}
	set_component_parameter_value p8_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p8_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p8_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p8_ehip_ENABLE_LT {1}
	set_component_parameter_value p8_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p8_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p8_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p8_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p8_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p8_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p8_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p8_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p8_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p8_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p8_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p8_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p8_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p8_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p8_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p8_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p8_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p8_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p8_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p8_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p8_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p8_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p8_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p8_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p8_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p8_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p8_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p8_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p8_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p8_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p8_eth_f_ENABLE_AN {1}
	set_component_parameter_value p8_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p8_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p8_eth_f_ENABLE_LT {1}
	set_component_parameter_value p8_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p8_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p8_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p8_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p8_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p8_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p8_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p8_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p8_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p8_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p8_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p8_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p8_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p8_eth_f_PTP_FP_WIDTH_GUI {32}
	set_component_parameter_value p8_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p8_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P0_GUI {2}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p8_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p8_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p8_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p8_eth_f_enable_cdr_clkout {1}
	set_component_parameter_value p8_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_link_fault_mode_gui {Bidirectional}
	set_component_parameter_value p8_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p8_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p8_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p8_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p8_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p8_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p8_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p8_eth_f_ready_latency_gui {0}
	set_component_parameter_value p8_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p8_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p8_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p8_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p8_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p8_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p8_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p8_eth_f_txmac_saddr_gui {abcdef123456}
	set_component_parameter_value p8_pma_adpt_multi_enable {1}
	set_component_parameter_value p8_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p8_pma_adpt_recipe_data0 {}
	set_component_parameter_value p8_pma_adpt_recipe_data1 {}
	set_component_parameter_value p8_pma_adpt_recipe_data2 {}
	set_component_parameter_value p8_pma_adpt_recipe_data3 {}
	set_component_parameter_value p8_pma_adpt_recipe_data4 {}
	set_component_parameter_value p8_pma_adpt_recipe_data5 {}
	set_component_parameter_value p8_pma_adpt_recipe_data6 {}
	set_component_parameter_value p8_pma_adpt_recipe_data7 {}
	set_component_parameter_value p8_pma_adpt_recipe_select {0}
	set_component_parameter_value p8_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p8_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p8_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p8_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p8_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p8_pma_ctle_hf_max_a {999}
	set_component_parameter_value p8_pma_ctle_hf_max_b {999}
	set_component_parameter_value p8_pma_ctle_hf_min_a {999}
	set_component_parameter_value p8_pma_ctle_hf_min_b {999}
	set_component_parameter_value p8_pma_ctle_hf_val_a {999}
	set_component_parameter_value p8_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p8_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p8_pma_ctle_hf_val_b {999}
	set_component_parameter_value p8_pma_ctle_lf_max_a {999}
	set_component_parameter_value p8_pma_ctle_lf_max_b {999}
	set_component_parameter_value p8_pma_ctle_lf_min_a {999}
	set_component_parameter_value p8_pma_ctle_lf_min_b {999}
	set_component_parameter_value p8_pma_ctle_lf_val_a {999}
	set_component_parameter_value p8_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p8_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p8_pma_ctle_lf_val_b {999}
	set_component_parameter_value p8_pma_rcp_load_enable {0}
	set_component_parameter_value p8_pma_rf_a_a {999}
	set_component_parameter_value p8_pma_rf_a_b {999}
	set_component_parameter_value p8_pma_rf_b0_a {999}
	set_component_parameter_value p8_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p8_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p8_pma_rf_b0_b {999}
	set_component_parameter_value p8_pma_rf_b0t_a {999}
	set_component_parameter_value p8_pma_rf_b0t_b {999}
	set_component_parameter_value p8_pma_rf_b1_a {999}
	set_component_parameter_value p8_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p8_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p8_pma_rf_b1_b {999}
	set_component_parameter_value p8_pma_rf_p0_val_a {999}
	set_component_parameter_value p8_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p8_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p8_pma_rf_p0_val_b {999}
	set_component_parameter_value p8_pma_rf_p1_max_a {999}
	set_component_parameter_value p8_pma_rf_p1_max_b {999}
	set_component_parameter_value p8_pma_rf_p1_min_a {999}
	set_component_parameter_value p8_pma_rf_p1_min_b {999}
	set_component_parameter_value p8_pma_rf_p1_val_a {999}
	set_component_parameter_value p8_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p8_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p8_pma_rf_p1_val_b {999}
	set_component_parameter_value p8_pma_rf_p2_max_a {999}
	set_component_parameter_value p8_pma_rf_p2_max_b {999}
	set_component_parameter_value p8_pma_rf_p2_min_a {999}
	set_component_parameter_value p8_pma_rf_p2_min_b {999}
	set_component_parameter_value p8_pma_rf_p2_val_a {999}
	set_component_parameter_value p8_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p8_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p8_pma_rf_p2_val_b {999}
	set_component_parameter_value p8_pma_rf_reserved0_a {999}
	set_component_parameter_value p8_pma_rf_reserved0_b {999}
	set_component_parameter_value p8_pma_rf_reserved1_a {999}
	set_component_parameter_value p8_pma_rf_reserved1_b {999}
	set_component_parameter_value p9_ehip_AN_CHAN {0}
	set_component_parameter_value p9_ehip_AN_PAUSE_C0 {1}
	set_component_parameter_value p9_ehip_AN_PAUSE_C1 {1}
	set_component_parameter_value p9_ehip_CR_MODE {1}
	set_component_parameter_value p9_ehip_ENABLE_ADME {1}
	set_component_parameter_value p9_ehip_ENABLE_AN {1}
	set_component_parameter_value p9_ehip_ENABLE_ANLT {0}
	set_component_parameter_value p9_ehip_ENABLE_ASYNC_ADAPTERS_SL {0}
	set_component_parameter_value p9_ehip_ENABLE_JTAG_AVMM {0}
	set_component_parameter_value p9_ehip_ENABLE_LT {1}
	set_component_parameter_value p9_ehip_ENABLE_LT_VSR_RECIPE {0}
	set_component_parameter_value p9_ehip_ENABLE_SYNCE {0}
	set_component_parameter_value p9_ehip_ENHANCED_PTP_ACCURACY {0}
	set_component_parameter_value p9_ehip_HOTPLUG_EN {0}
	set_component_parameter_value p9_ehip_LINK_TIMER_KR {504}
	set_component_parameter_value p9_ehip_PO_CAL_ENABLE {1}
	set_component_parameter_value p9_ehip_RECONFIG_1025 {0}
	set_component_parameter_value p9_ehip_REQUEST_RSFEC {1}
	set_component_parameter_value p9_ehip_additional_ipg_removed_sl_0 {0}
	set_component_parameter_value p9_ehip_dis_anlt_std_recipe {0}
	set_component_parameter_value p9_ehip_enable_custom_sl_0 {0}
	set_component_parameter_value p9_ehip_enforce_max_frame_size_gui_sl_0 {0}
	set_component_parameter_value p9_ehip_flow_control_gui_sl_0 {No}
	set_component_parameter_value p9_ehip_forward_rx_pause_requests_gui_sl_0 {0}
	set_component_parameter_value p9_ehip_include_dlat_sl_0 {0}
	set_component_parameter_value p9_ehip_link_fault_mode_gui_sl_0 {Bidirectional}
	set_component_parameter_value p9_ehip_preamble_passthrough_gui_sl_0 {0}
	set_component_parameter_value p9_ehip_rx_bytes_to_remove_sl_0 {Remove CRC bytes}
	set_component_parameter_value p9_ehip_rx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p9_ehip_rx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p9_ehip_source_address_insertion_gui_sl_0 {0}
	set_component_parameter_value p9_ehip_strict_preamble_checking_gui_sl_0 {0}
	set_component_parameter_value p9_ehip_strict_sfd_checking_gui_sl_0 {0}
	set_component_parameter_value p9_ehip_tx_ipg_size_gui_sl_0 {12}
	set_component_parameter_value p9_ehip_tx_max_frame_size_gui_sl_0 {1518}
	set_component_parameter_value p9_ehip_tx_vlan_detection_gui_sl_0 {1}
	set_component_parameter_value p9_eth_f_AN_CHAN0_GUI {0}
	set_component_parameter_value p9_eth_f_CLIENT_INT_GUI {0}
	set_component_parameter_value p9_eth_f_CR_MODE_GUI {1}
	set_component_parameter_value p9_eth_f_ENABLE_ADME_GUI {0}
	set_component_parameter_value p9_eth_f_ENABLE_AN {1}
	set_component_parameter_value p9_eth_f_ENABLE_ANLT_GUI {0}
	set_component_parameter_value p9_eth_f_ENABLE_CWBIN_GUI {0}
	set_component_parameter_value p9_eth_f_ENABLE_LT {1}
	set_component_parameter_value p9_eth_f_EN_40GE_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P0_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P10_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P11_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P12_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P13_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P14_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P15_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P16_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P17_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P18_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P19_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P1_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P20_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P21_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P22_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P23_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P24_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P25_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P26_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P27_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P28_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P29_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P2_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P30_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P31_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P32_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P3_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P4_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P5_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P6_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P7_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P8_GUI {0}
	set_component_parameter_value p9_eth_f_EN_FHT_PRECODE_P9_GUI {0}
	set_component_parameter_value p9_eth_f_ETH_MODE_P10_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P11_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P12_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P13_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P14_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P15_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P16_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P17_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P18_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P19_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P1_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P20_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P21_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P22_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P23_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P24_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P25_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P26_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P27_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P28_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P29_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P2_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P30_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P31_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P32_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P3_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P4_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P5_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P6_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P7_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P8_GUI {25G-1}
	set_component_parameter_value p9_eth_f_ETH_MODE_P9_GUI {25G-1}
	set_component_parameter_value p9_eth_f_LF_TIME_GUI {505}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P10_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P11_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P12_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P13_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P14_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P15_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P16_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P17_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P18_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P19_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P1_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P20_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P21_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P22_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P23_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P24_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P25_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P26_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P27_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P28_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P29_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P2_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P30_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P31_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P32_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P3_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P4_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P5_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P6_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P7_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P8_GUI {0}
	set_component_parameter_value p9_eth_f_MAC_P0_COPY_P9_GUI {0}
	set_component_parameter_value p9_eth_f_NUM_SEC_PROFILE_GUI {1}
	set_component_parameter_value p9_eth_f_P0_START_PROF_NO_GUI {0}
	set_component_parameter_value p9_eth_f_P1_START_PROF_NO_GUI {0}
	set_component_parameter_value p9_eth_f_P2_START_PROF_NO_GUI {0}
	set_component_parameter_value p9_eth_f_P3_START_PROF_NO_GUI {0}
	set_component_parameter_value p9_eth_f_PACKING_EN_GUI {0}
	set_component_parameter_value p9_eth_f_PTP_ACC_MODE_GUI {1}
	set_component_parameter_value p9_eth_f_PTP_FP_WIDTH_GUI {32}
	set_component_parameter_value p9_eth_f_PTP_LOGIC_RES_OPT_GUI {3}
	set_component_parameter_value p9_eth_f_PTP_TX_CLASSIFIER_ENABLE {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P0_GUI {2}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P10_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P11_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P12_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P13_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P14_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P15_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P16_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P17_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P18_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P19_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P1_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P20_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P21_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P22_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P23_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P24_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P25_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P26_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P27_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P28_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P29_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P2_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P30_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P31_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P32_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P3_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P4_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P5_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P6_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P7_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P8_GUI {0}
	set_component_parameter_value p9_eth_f_RSFEC_TYPE_P9_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P10_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P11_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P12_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P13_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P14_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P15_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P16_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P17_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P18_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P19_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P1_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P20_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P21_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P22_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P23_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P24_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P25_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P26_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P27_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P28_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P29_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P2_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P30_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P31_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P32_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P3_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P4_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P5_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P6_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P7_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P8_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_SEC_P9_PORTNO_GUI {0}
	set_component_parameter_value p9_eth_f_START_PROF_GUI {1x25GE-1/10GE-1}
	set_component_parameter_value p9_eth_f_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_enable_async_adapters_gui {0}
	set_component_parameter_value p9_eth_f_enable_cdr_clkout {0}
	set_component_parameter_value p9_eth_f_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_link_fault_mode_gui {Bidirectional}
	set_component_parameter_value p9_eth_f_p0_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p0_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p0_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p0_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p0_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p0_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p0_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p0_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p0_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p0_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p0_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p0_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p0_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p0_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p0_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p0_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p10_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p10_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p10_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p10_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p10_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p10_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p10_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p10_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p10_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p10_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p10_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p10_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p10_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p10_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p10_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p10_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p11_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p11_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p11_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p11_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p11_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p11_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p11_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p11_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p11_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p11_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p11_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p11_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p11_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p11_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p11_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p11_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p12_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p12_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p12_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p12_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p12_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p12_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p12_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p12_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p12_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p12_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p12_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p12_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p12_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p12_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p12_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p12_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p13_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p13_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p13_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p13_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p13_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p13_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p13_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p13_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p13_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p13_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p13_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p13_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p13_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p13_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p13_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p13_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p14_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p14_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p14_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p14_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p14_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p14_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p14_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p14_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p14_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p14_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p14_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p14_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p14_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p14_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p14_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p14_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p15_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p15_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p15_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p15_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p15_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p15_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p15_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p15_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p15_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p15_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p15_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p15_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p15_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p15_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p15_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p15_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p16_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p16_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p16_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p16_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p16_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p16_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p16_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p16_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p16_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p16_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p16_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p16_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p16_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p16_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p16_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p16_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p17_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p17_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p17_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p17_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p17_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p17_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p17_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p17_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p17_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p17_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p17_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p17_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p17_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p17_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p17_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p17_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p18_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p18_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p18_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p18_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p18_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p18_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p18_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p18_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p18_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p18_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p18_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p18_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p18_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p18_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p18_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p18_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p19_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p19_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p19_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p19_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p19_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p19_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p19_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p19_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p19_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p19_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p19_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p19_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p19_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p19_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p19_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p19_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p1_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p1_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p1_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p1_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p1_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p1_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p1_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p1_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p1_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p1_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p1_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p1_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p1_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p1_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p1_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p1_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p20_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p20_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p20_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p20_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p20_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p20_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p20_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p20_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p20_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p20_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p20_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p20_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p20_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p20_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p20_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p20_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p21_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p21_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p21_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p21_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p21_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p21_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p21_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p21_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p21_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p21_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p21_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p21_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p21_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p21_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p21_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p21_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p22_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p22_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p22_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p22_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p22_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p22_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p22_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p22_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p22_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p22_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p22_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p22_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p22_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p22_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p22_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p22_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p23_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p23_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p23_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p23_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p23_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p23_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p23_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p23_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p23_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p23_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p23_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p23_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p23_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p23_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p23_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p23_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p24_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p24_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p24_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p24_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p24_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p24_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p24_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p24_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p24_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p24_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p24_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p24_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p24_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p24_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p24_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p24_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p25_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p25_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p25_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p25_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p25_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p25_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p25_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p25_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p25_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p25_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p25_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p25_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p25_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p25_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p25_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p25_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p26_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p26_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p26_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p26_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p26_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p26_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p26_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p26_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p26_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p26_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p26_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p26_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p26_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p26_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p26_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p26_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p27_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p27_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p27_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p27_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p27_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p27_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p27_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p27_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p27_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p27_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p27_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p27_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p27_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p27_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p27_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p27_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p28_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p28_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p28_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p28_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p28_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p28_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p28_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p28_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p28_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p28_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p28_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p28_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p28_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p28_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p28_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p28_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p29_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p29_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p29_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p29_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p29_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p29_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p29_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p29_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p29_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p29_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p29_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p29_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p29_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p29_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p29_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p29_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p2_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p2_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p2_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p2_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p2_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p2_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p2_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p2_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p2_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p2_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p2_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p2_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p2_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p2_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p2_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p2_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p30_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p30_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p30_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p30_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p30_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p30_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p30_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p30_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p30_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p30_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p30_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p30_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p30_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p30_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p30_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p30_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p31_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p31_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p31_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p31_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p31_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p31_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p31_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p31_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p31_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p31_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p31_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p31_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p31_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p31_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p31_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p31_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p32_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p32_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p32_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p32_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p32_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p32_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p32_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p32_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p32_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p32_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p32_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p32_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p32_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p32_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p32_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p32_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p3_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p3_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p3_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p3_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p3_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p3_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p3_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p3_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p3_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p3_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p3_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p3_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p3_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p3_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p3_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p3_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p4_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p4_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p4_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p4_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p4_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p4_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p4_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p4_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p4_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p4_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p4_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p4_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p4_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p4_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p4_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p4_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p5_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p5_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p5_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p5_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p5_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p5_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p5_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p5_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p5_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p5_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p5_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p5_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p5_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p5_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p5_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p5_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p6_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p6_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p6_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p6_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p6_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p6_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p6_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p6_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p6_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p6_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p6_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p6_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p6_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p6_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p6_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p6_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p7_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p7_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p7_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p7_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p7_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p7_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p7_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p7_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p7_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p7_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p7_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p7_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p7_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p7_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p7_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p7_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p8_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p8_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p8_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p8_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p8_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p8_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p8_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p8_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p8_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p8_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p8_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p8_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p8_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p8_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p8_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p8_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_p9_additional_ipg_removed_gui {0}
	set_component_parameter_value p9_eth_f_p9_enforce_max_frame_size_gui {0}
	set_component_parameter_value p9_eth_f_p9_flow_control_gui {No}
	set_component_parameter_value p9_eth_f_p9_forward_rx_pause_requests_gui {0}
	set_component_parameter_value p9_eth_f_p9_link_fault_mode_gui {Off}
	set_component_parameter_value p9_eth_f_p9_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_p9_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_p9_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p9_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p9_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_p9_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_p9_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_p9_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_p9_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_p9_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_p9_txmac_saddr_gui {001122334455}
	set_component_parameter_value p9_eth_f_preamble_passthrough_gui {0}
	set_component_parameter_value p9_eth_f_ready_latency_gui {0}
	set_component_parameter_value p9_eth_f_rx_bytes_to_remove_gui {Remove CRC bytes}
	set_component_parameter_value p9_eth_f_rx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_rx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_source_address_insertion_gui {0}
	set_component_parameter_value p9_eth_f_strict_preamble_checking_gui {0}
	set_component_parameter_value p9_eth_f_strict_sfd_checking_gui {0}
	set_component_parameter_value p9_eth_f_tx_ipg_size_gui {12}
	set_component_parameter_value p9_eth_f_tx_max_frame_size_gui {1518}
	set_component_parameter_value p9_eth_f_tx_vlan_detection_gui {1}
	set_component_parameter_value p9_eth_f_txmac_saddr_gui {abcdef123456}
	set_component_parameter_value p9_pma_adpt_multi_enable {1}
	set_component_parameter_value p9_pma_adpt_recipe_cnt {1}
	set_component_parameter_value p9_pma_adpt_recipe_data0 {}
	set_component_parameter_value p9_pma_adpt_recipe_data1 {}
	set_component_parameter_value p9_pma_adpt_recipe_data2 {}
	set_component_parameter_value p9_pma_adpt_recipe_data3 {}
	set_component_parameter_value p9_pma_adpt_recipe_data4 {}
	set_component_parameter_value p9_pma_adpt_recipe_data5 {}
	set_component_parameter_value p9_pma_adpt_recipe_data6 {}
	set_component_parameter_value p9_pma_adpt_recipe_data7 {}
	set_component_parameter_value p9_pma_adpt_recipe_select {0}
	set_component_parameter_value p9_pma_cal_recipe_sel {NRZ_28Gbps_VSR}
	set_component_parameter_value p9_pma_ctle_gs1_val_a {999}
	set_component_parameter_value p9_pma_ctle_gs1_val_b {999}
	set_component_parameter_value p9_pma_ctle_gs2_val_a {999}
	set_component_parameter_value p9_pma_ctle_gs2_val_b {999}
	set_component_parameter_value p9_pma_ctle_hf_max_a {999}
	set_component_parameter_value p9_pma_ctle_hf_max_b {999}
	set_component_parameter_value p9_pma_ctle_hf_min_a {999}
	set_component_parameter_value p9_pma_ctle_hf_min_b {999}
	set_component_parameter_value p9_pma_ctle_hf_val_a {999}
	set_component_parameter_value p9_pma_ctle_hf_val_ada_a {adaptable}
	set_component_parameter_value p9_pma_ctle_hf_val_ada_b {adaptable}
	set_component_parameter_value p9_pma_ctle_hf_val_b {999}
	set_component_parameter_value p9_pma_ctle_lf_max_a {999}
	set_component_parameter_value p9_pma_ctle_lf_max_b {999}
	set_component_parameter_value p9_pma_ctle_lf_min_a {999}
	set_component_parameter_value p9_pma_ctle_lf_min_b {999}
	set_component_parameter_value p9_pma_ctle_lf_val_a {999}
	set_component_parameter_value p9_pma_ctle_lf_val_ada_a {adaptable}
	set_component_parameter_value p9_pma_ctle_lf_val_ada_b {adaptable}
	set_component_parameter_value p9_pma_ctle_lf_val_b {999}
	set_component_parameter_value p9_pma_rcp_load_enable {0}
	set_component_parameter_value p9_pma_rf_a_a {999}
	set_component_parameter_value p9_pma_rf_a_b {999}
	set_component_parameter_value p9_pma_rf_b0_a {999}
	set_component_parameter_value p9_pma_rf_b0_ada_a {adaptable}
	set_component_parameter_value p9_pma_rf_b0_ada_b {adaptable}
	set_component_parameter_value p9_pma_rf_b0_b {999}
	set_component_parameter_value p9_pma_rf_b0t_a {999}
	set_component_parameter_value p9_pma_rf_b0t_b {999}
	set_component_parameter_value p9_pma_rf_b1_a {999}
	set_component_parameter_value p9_pma_rf_b1_ada_a {adaptable}
	set_component_parameter_value p9_pma_rf_b1_ada_b {adaptable}
	set_component_parameter_value p9_pma_rf_b1_b {999}
	set_component_parameter_value p9_pma_rf_p0_val_a {999}
	set_component_parameter_value p9_pma_rf_p0_val_ada_a {adaptable}
	set_component_parameter_value p9_pma_rf_p0_val_ada_b {adaptable}
	set_component_parameter_value p9_pma_rf_p0_val_b {999}
	set_component_parameter_value p9_pma_rf_p1_max_a {999}
	set_component_parameter_value p9_pma_rf_p1_max_b {999}
	set_component_parameter_value p9_pma_rf_p1_min_a {999}
	set_component_parameter_value p9_pma_rf_p1_min_b {999}
	set_component_parameter_value p9_pma_rf_p1_val_a {999}
	set_component_parameter_value p9_pma_rf_p1_val_ada_a {adaptable}
	set_component_parameter_value p9_pma_rf_p1_val_ada_b {adaptable}
	set_component_parameter_value p9_pma_rf_p1_val_b {999}
	set_component_parameter_value p9_pma_rf_p2_max_a {999}
	set_component_parameter_value p9_pma_rf_p2_max_b {999}
	set_component_parameter_value p9_pma_rf_p2_min_a {999}
	set_component_parameter_value p9_pma_rf_p2_min_b {999}
	set_component_parameter_value p9_pma_rf_p2_val_a {999}
	set_component_parameter_value p9_pma_rf_p2_val_ada_a {adaptable}
	set_component_parameter_value p9_pma_rf_p2_val_ada_b {adaptable}
	set_component_parameter_value p9_pma_rf_p2_val_b {999}
	set_component_parameter_value p9_pma_rf_reserved0_a {999}
	set_component_parameter_value p9_pma_rf_reserved0_b {999}
	set_component_parameter_value p9_pma_rf_reserved1_a {999}
	set_component_parameter_value p9_pma_rf_reserved1_b {999}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation hssi_ss_1
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface axi4_lite_clk clock INPUT
	set_instantiation_interface_parameter_value axi4_lite_clk clockRate {0}
	set_instantiation_interface_parameter_value axi4_lite_clk externallyDriven {false}
	set_instantiation_interface_parameter_value axi4_lite_clk ptfSchematicName {}
	add_instantiation_interface_port axi4_lite_clk app_ss_lite_clk clk 1 STD_LOGIC Input
	add_instantiation_interface axi4_lite_reset reset INPUT
	set_instantiation_interface_parameter_value axi4_lite_reset associatedClock {axi4_lite_clk}
	set_instantiation_interface_parameter_value axi4_lite_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port axi4_lite_reset app_ss_lite_areset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface axi4_lite_interface axi4lite INPUT
	set_instantiation_interface_parameter_value axi4_lite_interface associatedClock {axi4_lite_clk}
	set_instantiation_interface_parameter_value axi4_lite_interface associatedReset {axi4_lite_reset}
	set_instantiation_interface_parameter_value axi4_lite_interface bridgesToMaster {}
	set_instantiation_interface_parameter_value axi4_lite_interface combinedAcceptanceCapability {1}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhFeatureId {35}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhGroupId {0}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhParameterData {}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhParameterDataLength {}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhParameterId {}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhParameterName {}
	set_instantiation_interface_parameter_value axi4_lite_interface dfhParameterVersion {}
	set_instantiation_interface_parameter_value axi4_lite_interface maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value axi4_lite_interface maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value axi4_lite_interface maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value axi4_lite_interface poison {false}
	set_instantiation_interface_parameter_value axi4_lite_interface readAcceptanceCapability {1}
	set_instantiation_interface_parameter_value axi4_lite_interface readDataReorderingDepth {1}
	set_instantiation_interface_parameter_value axi4_lite_interface traceSignals {false}
	set_instantiation_interface_parameter_value axi4_lite_interface trustzoneAware {true}
	set_instantiation_interface_parameter_value axi4_lite_interface uniqueIdSupport {false}
	set_instantiation_interface_parameter_value axi4_lite_interface wakeupSignals {false}
	set_instantiation_interface_parameter_value axi4_lite_interface writeAcceptanceCapability {1}
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_awaddr awaddr 26 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_awprot awprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_awvalid awvalid 1 STD_LOGIC Input
	add_instantiation_interface_port axi4_lite_interface ss_app_lite_awready awready 1 STD_LOGIC Output
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_wdata wdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_wstrb wstrb 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_wvalid wvalid 1 STD_LOGIC Input
	add_instantiation_interface_port axi4_lite_interface ss_app_lite_wready wready 1 STD_LOGIC Output
	add_instantiation_interface_port axi4_lite_interface ss_app_lite_bresp bresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axi4_lite_interface ss_app_lite_bvalid bvalid 1 STD_LOGIC Output
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_bready bready 1 STD_LOGIC Input
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_araddr araddr 26 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_arprot arprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_arvalid arvalid 1 STD_LOGIC Input
	add_instantiation_interface_port axi4_lite_interface ss_app_lite_arready arready 1 STD_LOGIC Output
	add_instantiation_interface_port axi4_lite_interface ss_app_lite_rdata rdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axi4_lite_interface ss_app_lite_rvalid rvalid 1 STD_LOGIC Output
	add_instantiation_interface_port axi4_lite_interface app_ss_lite_rready rready 1 STD_LOGIC Input
	add_instantiation_interface_port axi4_lite_interface ss_app_lite_rresp rresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_axi_st_tx_clk clock INPUT
	set_instantiation_interface_parameter_value p0_axi_st_tx_clk clockRate {0}
	set_instantiation_interface_parameter_value p0_axi_st_tx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value p0_axi_st_tx_clk ptfSchematicName {}
	add_instantiation_interface_port p0_axi_st_tx_clk p0_app_ss_st_tx_clk clk 1 STD_LOGIC Input
	add_instantiation_interface p0_axi_st_tx_reset reset INPUT
	set_instantiation_interface_parameter_value p0_axi_st_tx_reset associatedClock {p0_axi_st_tx_clk}
	set_instantiation_interface_parameter_value p0_axi_st_tx_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port p0_axi_st_tx_reset p0_app_ss_st_tx_areset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface p0_axi_st_tx_interface axi4stream INPUT
	set_instantiation_interface_parameter_value p0_axi_st_tx_interface associatedClock {p0_axi_st_tx_clk}
	set_instantiation_interface_parameter_value p0_axi_st_tx_interface associatedReset {p0_axi_st_tx_reset}
	add_instantiation_interface_port p0_axi_st_tx_interface p0_app_ss_st_tx_tvalid tvalid 1 STD_LOGIC Input
	add_instantiation_interface_port p0_axi_st_tx_interface p0_ss_app_st_tx_tready tready 1 STD_LOGIC Output
	add_instantiation_interface_port p0_axi_st_tx_interface p0_app_ss_st_tx_tdata tdata 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port p0_axi_st_tx_interface p0_app_ss_st_tx_tkeep tkeep 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port p0_axi_st_tx_interface p0_app_ss_st_tx_tlast tlast 1 STD_LOGIC Input
	add_instantiation_interface_port p0_axi_st_tx_interface p0_app_ss_st_tx_tuser_client tuser 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_tx_tuser_ptp conduit INPUT
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp associatedClock {}
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp associatedReset {}
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp prSafe {false}
	add_instantiation_interface_port p0_tx_tuser_ptp p0_app_ss_st_tx_tuser_ptp tuser_1 94 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_tx_tuser_ptp_extended conduit INPUT
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp_extended associatedClock {}
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp_extended associatedReset {}
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp_extended prSafe {false}
	add_instantiation_interface_port p0_tx_tuser_ptp_extended p0_app_ss_st_tx_tuser_ptp_extended tuser_2 328 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_axi_st_tx_tuser_last_seg_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_axi_st_tx_tuser_last_seg_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_axi_st_tx_tuser_last_seg_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_axi_st_tx_tuser_last_seg_interface prSafe {false}
	add_instantiation_interface_port p0_axi_st_tx_tuser_last_seg_interface p0_app_ss_st_tx_tuser_last_segment tx_last_segment 1 STD_LOGIC Input
	add_instantiation_interface p1_axi_st_tx_clk clock INPUT
	set_instantiation_interface_parameter_value p1_axi_st_tx_clk clockRate {0}
	set_instantiation_interface_parameter_value p1_axi_st_tx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value p1_axi_st_tx_clk ptfSchematicName {}
	add_instantiation_interface_port p1_axi_st_tx_clk p1_app_ss_st_tx_clk clk 1 STD_LOGIC Input
	add_instantiation_interface p1_axi_st_tx_reset reset INPUT
	set_instantiation_interface_parameter_value p1_axi_st_tx_reset associatedClock {p1_axi_st_tx_clk}
	set_instantiation_interface_parameter_value p1_axi_st_tx_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port p1_axi_st_tx_reset p1_app_ss_st_tx_areset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface p1_axi_st_tx_interface axi4stream INPUT
	set_instantiation_interface_parameter_value p1_axi_st_tx_interface associatedClock {p1_axi_st_tx_clk}
	set_instantiation_interface_parameter_value p1_axi_st_tx_interface associatedReset {p1_axi_st_tx_reset}
	add_instantiation_interface_port p1_axi_st_tx_interface p1_app_ss_st_tx_tvalid tvalid 1 STD_LOGIC Input
	add_instantiation_interface_port p1_axi_st_tx_interface p1_ss_app_st_tx_tready tready 1 STD_LOGIC Output
	add_instantiation_interface_port p1_axi_st_tx_interface p1_app_ss_st_tx_tdata tdata 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port p1_axi_st_tx_interface p1_app_ss_st_tx_tkeep tkeep 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port p1_axi_st_tx_interface p1_app_ss_st_tx_tlast tlast 1 STD_LOGIC Input
	add_instantiation_interface_port p1_axi_st_tx_interface p1_app_ss_st_tx_tuser_client tuser 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface p1_tx_tuser_ptp conduit INPUT
	set_instantiation_interface_parameter_value p1_tx_tuser_ptp associatedClock {}
	set_instantiation_interface_parameter_value p1_tx_tuser_ptp associatedReset {}
	set_instantiation_interface_parameter_value p1_tx_tuser_ptp prSafe {false}
	add_instantiation_interface_port p1_tx_tuser_ptp p1_app_ss_st_tx_tuser_ptp tuser_1 94 STD_LOGIC_VECTOR Input
	add_instantiation_interface p1_tx_tuser_ptp_extended conduit INPUT
	set_instantiation_interface_parameter_value p1_tx_tuser_ptp_extended associatedClock {}
	set_instantiation_interface_parameter_value p1_tx_tuser_ptp_extended associatedReset {}
	set_instantiation_interface_parameter_value p1_tx_tuser_ptp_extended prSafe {false}
	add_instantiation_interface_port p1_tx_tuser_ptp_extended p1_app_ss_st_tx_tuser_ptp_extended tuser_2 328 STD_LOGIC_VECTOR Input
	add_instantiation_interface p1_axi_st_tx_tuser_last_seg_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_axi_st_tx_tuser_last_seg_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_axi_st_tx_tuser_last_seg_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_axi_st_tx_tuser_last_seg_interface prSafe {false}
	add_instantiation_interface_port p1_axi_st_tx_tuser_last_seg_interface p1_app_ss_st_tx_tuser_last_segment tx_last_segment 1 STD_LOGIC Input
	add_instantiation_interface p0_axi_st_rx_clk clock INPUT
	set_instantiation_interface_parameter_value p0_axi_st_rx_clk clockRate {0}
	set_instantiation_interface_parameter_value p0_axi_st_rx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value p0_axi_st_rx_clk ptfSchematicName {}
	add_instantiation_interface_port p0_axi_st_rx_clk p0_app_ss_st_rx_clk clk 1 STD_LOGIC Input
	add_instantiation_interface p0_axi_st_rx_reset reset INPUT
	set_instantiation_interface_parameter_value p0_axi_st_rx_reset associatedClock {p0_axi_st_rx_clk}
	set_instantiation_interface_parameter_value p0_axi_st_rx_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port p0_axi_st_rx_reset p0_app_ss_st_rx_areset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface p0_axi_st_rx_interface axi4stream OUTPUT
	set_instantiation_interface_parameter_value p0_axi_st_rx_interface associatedClock {p0_axi_st_rx_clk}
	set_instantiation_interface_parameter_value p0_axi_st_rx_interface associatedReset {p0_axi_st_rx_reset}
	add_instantiation_interface_port p0_axi_st_rx_interface p0_ss_app_st_rx_tvalid tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port p0_axi_st_rx_interface p0_ss_app_st_rx_tdata tdata 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p0_axi_st_rx_interface p0_ss_app_st_rx_tkeep tkeep 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p0_axi_st_rx_interface p0_ss_app_st_rx_tlast tlast 1 STD_LOGIC Output
	add_instantiation_interface_port p0_axi_st_rx_interface p0_ss_app_st_rx_tuser_client tuser 7 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_axi_st_rx_tuser_last_seg_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_axi_st_rx_tuser_last_seg_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_axi_st_rx_tuser_last_seg_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_axi_st_rx_tuser_last_seg_interface prSafe {false}
	add_instantiation_interface_port p0_axi_st_rx_tuser_last_seg_interface p0_ss_app_st_rx_tuser_last_segment rx_last_segment 1 STD_LOGIC Output
	add_instantiation_interface p0_rx_tuser_status conduit INPUT
	set_instantiation_interface_parameter_value p0_rx_tuser_status associatedClock {}
	set_instantiation_interface_parameter_value p0_rx_tuser_status associatedReset {}
	set_instantiation_interface_parameter_value p0_rx_tuser_status prSafe {false}
	add_instantiation_interface_port p0_rx_tuser_status p0_ss_app_st_rx_tuser_sts tuser_1 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface p1_axi_st_rx_clk clock INPUT
	set_instantiation_interface_parameter_value p1_axi_st_rx_clk clockRate {0}
	set_instantiation_interface_parameter_value p1_axi_st_rx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value p1_axi_st_rx_clk ptfSchematicName {}
	add_instantiation_interface_port p1_axi_st_rx_clk p1_app_ss_st_rx_clk clk 1 STD_LOGIC Input
	add_instantiation_interface p1_axi_st_rx_reset reset INPUT
	set_instantiation_interface_parameter_value p1_axi_st_rx_reset associatedClock {p1_axi_st_rx_clk}
	set_instantiation_interface_parameter_value p1_axi_st_rx_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port p1_axi_st_rx_reset p1_app_ss_st_rx_areset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface p1_axi_st_rx_interface axi4stream OUTPUT
	set_instantiation_interface_parameter_value p1_axi_st_rx_interface associatedClock {p1_axi_st_rx_clk}
	set_instantiation_interface_parameter_value p1_axi_st_rx_interface associatedReset {p1_axi_st_rx_reset}
	add_instantiation_interface_port p1_axi_st_rx_interface p1_ss_app_st_rx_tvalid tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port p1_axi_st_rx_interface p1_ss_app_st_rx_tdata tdata 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p1_axi_st_rx_interface p1_ss_app_st_rx_tkeep tkeep 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p1_axi_st_rx_interface p1_ss_app_st_rx_tlast tlast 1 STD_LOGIC Output
	add_instantiation_interface_port p1_axi_st_rx_interface p1_ss_app_st_rx_tuser_client tuser 7 STD_LOGIC_VECTOR Output
	add_instantiation_interface p1_axi_st_rx_tuser_last_seg_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_axi_st_rx_tuser_last_seg_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_axi_st_rx_tuser_last_seg_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_axi_st_rx_tuser_last_seg_interface prSafe {false}
	add_instantiation_interface_port p1_axi_st_rx_tuser_last_seg_interface p1_ss_app_st_rx_tuser_last_segment rx_last_segment 1 STD_LOGIC Output
	add_instantiation_interface p1_rx_tuser_status conduit INPUT
	set_instantiation_interface_parameter_value p1_rx_tuser_status associatedClock {}
	set_instantiation_interface_parameter_value p1_rx_tuser_status associatedReset {}
	set_instantiation_interface_parameter_value p1_rx_tuser_status prSafe {false}
	add_instantiation_interface_port p1_rx_tuser_status p1_ss_app_st_rx_tuser_sts tuser_1 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_axi_st_tx_ptp_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_axi_st_tx_ptp_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_axi_st_tx_ptp_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_axi_st_tx_ptp_interface prSafe {false}
	add_instantiation_interface_port p0_axi_st_tx_ptp_interface p0_app_ss_st_txtod_tvalid tvalid 1 STD_LOGIC Input
	add_instantiation_interface_port p0_axi_st_tx_ptp_interface p0_app_ss_st_txtod_tdata tdata 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface p1_axi_st_tx_ptp_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_axi_st_tx_ptp_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_axi_st_tx_ptp_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_axi_st_tx_ptp_interface prSafe {false}
	add_instantiation_interface_port p1_axi_st_tx_ptp_interface p1_app_ss_st_txtod_tvalid tvalid 1 STD_LOGIC Input
	add_instantiation_interface_port p1_axi_st_tx_ptp_interface p1_app_ss_st_txtod_tdata tdata 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_axi_st_rx_ptp_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_axi_st_rx_ptp_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_axi_st_rx_ptp_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_axi_st_rx_ptp_interface prSafe {false}
	add_instantiation_interface_port p0_axi_st_rx_ptp_interface p0_app_ss_st_rxtod_tvalid tvalid 1 STD_LOGIC Input
	add_instantiation_interface_port p0_axi_st_rx_ptp_interface p0_app_ss_st_rxtod_tdata tdata 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface p1_axi_st_rx_ptp_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_axi_st_rx_ptp_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_axi_st_rx_ptp_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_axi_st_rx_ptp_interface prSafe {false}
	add_instantiation_interface_port p1_axi_st_rx_ptp_interface p1_app_ss_st_rxtod_tvalid tvalid 1 STD_LOGIC Input
	add_instantiation_interface_port p1_axi_st_rx_ptp_interface p1_app_ss_st_rxtod_tdata tdata 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_axi_st_tx_egrs0_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_axi_st_tx_egrs0_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_axi_st_tx_egrs0_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_axi_st_tx_egrs0_interface prSafe {false}
	add_instantiation_interface_port p0_axi_st_tx_egrs0_interface p0_ss_app_st_txegrts0_tvalid tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port p0_axi_st_tx_egrs0_interface p0_ss_app_st_txegrts0_tdata tdata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface p1_axi_st_tx_egrs0_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_axi_st_tx_egrs0_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_axi_st_tx_egrs0_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_axi_st_tx_egrs0_interface prSafe {false}
	add_instantiation_interface_port p1_axi_st_tx_egrs0_interface p1_ss_app_st_txegrts0_tvalid tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port p1_axi_st_tx_egrs0_interface p1_ss_app_st_txegrts0_tdata tdata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_axi_st_rx_ingrs0_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_axi_st_rx_ingrs0_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_axi_st_rx_ingrs0_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_axi_st_rx_ingrs0_interface prSafe {false}
	add_instantiation_interface_port p0_axi_st_rx_ingrs0_interface p0_ss_app_st_rxingrts0_tvalid tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port p0_axi_st_rx_ingrs0_interface p0_ss_app_st_rxingrts0_tdata tdata 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface p1_axi_st_rx_ingrs0_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_axi_st_rx_ingrs0_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_axi_st_rx_ingrs0_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_axi_st_rx_ingrs0_interface prSafe {false}
	add_instantiation_interface_port p1_axi_st_rx_ingrs0_interface p1_ss_app_st_rxingrts0_tvalid tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port p1_axi_st_rx_ingrs0_interface p1_ss_app_st_rxingrts0_tdata tdata 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_tx_flow_control_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_tx_flow_control_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_tx_flow_control_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_tx_flow_control_interface prSafe {false}
	add_instantiation_interface_port p0_tx_flow_control_interface i_p0_tx_pause i_p0_tx_pause 1 STD_LOGIC Input
	add_instantiation_interface_port p0_tx_flow_control_interface i_p0_tx_pfc i_p0_tx_pfc 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_rx_flow_control_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_rx_flow_control_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_rx_flow_control_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_rx_flow_control_interface prSafe {false}
	add_instantiation_interface_port p0_rx_flow_control_interface o_p0_rx_pause o_p0_rx_pause 1 STD_LOGIC Output
	add_instantiation_interface_port p0_rx_flow_control_interface o_p0_rx_pfc o_p0_rx_pfc 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface p1_tx_flow_control_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_tx_flow_control_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_tx_flow_control_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_tx_flow_control_interface prSafe {false}
	add_instantiation_interface_port p1_tx_flow_control_interface i_p1_tx_pause i_p1_tx_pause 1 STD_LOGIC Input
	add_instantiation_interface_port p1_tx_flow_control_interface i_p1_tx_pfc i_p1_tx_pfc 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface p1_rx_flow_control_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_rx_flow_control_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_rx_flow_control_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_rx_flow_control_interface prSafe {false}
	add_instantiation_interface_port p1_rx_flow_control_interface o_p1_rx_pause o_p1_rx_pause 1 STD_LOGIC Output
	add_instantiation_interface_port p1_rx_flow_control_interface o_p1_rx_pfc o_p1_rx_pfc 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_tx_srl_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_tx_srl_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_tx_srl_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_tx_srl_interface prSafe {false}
	add_instantiation_interface_port p0_tx_srl_interface p0_tx_serial p0_tx_serial 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p0_tx_srl_interface p0_tx_serial_n p0_tx_serial_n 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_rx_srl_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_rx_srl_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_rx_srl_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_rx_srl_interface prSafe {false}
	add_instantiation_interface_port p0_rx_srl_interface p0_rx_serial p0_rx_serial 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port p0_rx_srl_interface p0_rx_serial_n p0_rx_serial_n 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface p1_tx_srl_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_tx_srl_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_tx_srl_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_tx_srl_interface prSafe {false}
	add_instantiation_interface_port p1_tx_srl_interface p1_tx_serial p1_tx_serial 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p1_tx_srl_interface p1_tx_serial_n p1_tx_serial_n 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface p1_rx_srl_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_rx_srl_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_rx_srl_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_rx_srl_interface prSafe {false}
	add_instantiation_interface_port p1_rx_srl_interface p1_rx_serial p1_rx_serial 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port p1_rx_srl_interface p1_rx_serial_n p1_rx_serial_n 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p0_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p0_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p0_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p0_qsfp_led_sts_if port0_led_speed port0_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p0_qsfp_led_sts_if port0_led_status port0_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p1_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p1_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p1_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p1_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p1_qsfp_led_sts_if port1_led_speed port1_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p1_qsfp_led_sts_if port1_led_status port1_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p2_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p2_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p2_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p2_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p2_qsfp_led_sts_if port2_led_speed port2_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p2_qsfp_led_sts_if port2_led_status port2_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p3_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p3_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p3_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p3_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p3_qsfp_led_sts_if port3_led_speed port3_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p3_qsfp_led_sts_if port3_led_status port3_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p4_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p4_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p4_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p4_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p4_qsfp_led_sts_if port4_led_speed port4_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p4_qsfp_led_sts_if port4_led_status port4_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p5_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p5_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p5_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p5_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p5_qsfp_led_sts_if port5_led_speed port5_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p5_qsfp_led_sts_if port5_led_status port5_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p6_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p6_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p6_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p6_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p6_qsfp_led_sts_if port6_led_speed port6_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p6_qsfp_led_sts_if port6_led_status port6_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p7_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p7_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p7_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p7_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p7_qsfp_led_sts_if port7_led_speed port7_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p7_qsfp_led_sts_if port7_led_status port7_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p8_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p8_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p8_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p8_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p8_qsfp_led_sts_if port8_led_speed port8_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p8_qsfp_led_sts_if port8_led_status port8_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p9_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p9_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p9_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p9_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p9_qsfp_led_sts_if port9_led_speed port9_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p9_qsfp_led_sts_if port9_led_status port9_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p10_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p10_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p10_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p10_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p10_qsfp_led_sts_if port10_led_speed port10_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p10_qsfp_led_sts_if port10_led_status port10_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p11_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p11_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p11_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p11_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p11_qsfp_led_sts_if port11_led_speed port11_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p11_qsfp_led_sts_if port11_led_status port11_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p12_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p12_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p12_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p12_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p12_qsfp_led_sts_if port12_led_speed port12_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p12_qsfp_led_sts_if port12_led_status port12_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p13_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p13_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p13_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p13_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p13_qsfp_led_sts_if port13_led_speed port13_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p13_qsfp_led_sts_if port13_led_status port13_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p14_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p14_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p14_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p14_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p14_qsfp_led_sts_if port14_led_speed port14_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p14_qsfp_led_sts_if port14_led_status port14_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p15_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p15_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p15_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p15_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p15_qsfp_led_sts_if port15_led_speed port15_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p15_qsfp_led_sts_if port15_led_status port15_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p16_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p16_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p16_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p16_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p16_qsfp_led_sts_if port16_led_speed port16_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p16_qsfp_led_sts_if port16_led_status port16_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p17_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p17_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p17_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p17_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p17_qsfp_led_sts_if port17_led_speed port17_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p17_qsfp_led_sts_if port17_led_status port17_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p18_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p18_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p18_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p18_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p18_qsfp_led_sts_if port18_led_speed port18_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p18_qsfp_led_sts_if port18_led_status port18_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p19_qsfp_led_sts_if conduit INPUT
	set_instantiation_interface_parameter_value p19_qsfp_led_sts_if associatedClock {}
	set_instantiation_interface_parameter_value p19_qsfp_led_sts_if associatedReset {}
	set_instantiation_interface_parameter_value p19_qsfp_led_sts_if prSafe {false}
	add_instantiation_interface_port p19_qsfp_led_sts_if port19_led_speed port19_led_speed 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port p19_qsfp_led_sts_if port19_led_status port19_led_status 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_misc_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_misc_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_misc_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_misc_interface prSafe {false}
	add_instantiation_interface_port p0_misc_interface p0_tx_lanes_stable p0_tx_lanes_stable 1 STD_LOGIC Output
	add_instantiation_interface_port p0_misc_interface p0_rx_pcs_ready p0_rx_pcs_ready 1 STD_LOGIC Output
	add_instantiation_interface_port p0_misc_interface o_p0_tx_pll_locked o_p0_tx_pll_locked 1 STD_LOGIC Output
	add_instantiation_interface p0_rx_pcs_fully_aligned conduit INPUT
	set_instantiation_interface_parameter_value p0_rx_pcs_fully_aligned associatedClock {}
	set_instantiation_interface_parameter_value p0_rx_pcs_fully_aligned associatedReset {}
	set_instantiation_interface_parameter_value p0_rx_pcs_fully_aligned prSafe {false}
	add_instantiation_interface_port p0_rx_pcs_fully_aligned o_p0_rx_pcs_fully_aligned o_p0_rx_pcs_fully_aligned 1 STD_LOGIC Output
	add_instantiation_interface p0_tx_ptp_ready conduit INPUT
	set_instantiation_interface_parameter_value p0_tx_ptp_ready associatedClock {}
	set_instantiation_interface_parameter_value p0_tx_ptp_ready associatedReset {}
	set_instantiation_interface_parameter_value p0_tx_ptp_ready prSafe {false}
	add_instantiation_interface_port p0_tx_ptp_ready o_p0_tx_ptp_ready o_p0_tx_ptp_ready 1 STD_LOGIC Output
	add_instantiation_interface p0_rx_ptp_ready conduit INPUT
	set_instantiation_interface_parameter_value p0_rx_ptp_ready associatedClock {}
	set_instantiation_interface_parameter_value p0_rx_ptp_ready associatedReset {}
	set_instantiation_interface_parameter_value p0_rx_ptp_ready prSafe {false}
	add_instantiation_interface_port p0_rx_ptp_ready o_p0_rx_ptp_ready o_p0_rx_ptp_ready 1 STD_LOGIC Output
	add_instantiation_interface p0_ptp_offset_data_valid conduit INPUT
	set_instantiation_interface_parameter_value p0_ptp_offset_data_valid associatedClock {}
	set_instantiation_interface_parameter_value p0_ptp_offset_data_valid associatedReset {}
	set_instantiation_interface_parameter_value p0_ptp_offset_data_valid prSafe {false}
	add_instantiation_interface_port p0_ptp_offset_data_valid o_p0_rx_ptp_offset_data_valid o_p0_rx_ptp_offset_data_valid 1 STD_LOGIC Output
	add_instantiation_interface_port p0_ptp_offset_data_valid o_p0_tx_ptp_offset_data_valid o_p0_tx_ptp_offset_data_valid 1 STD_LOGIC Output
	add_instantiation_interface p1_misc_interface conduit INPUT
	set_instantiation_interface_parameter_value p1_misc_interface associatedClock {}
	set_instantiation_interface_parameter_value p1_misc_interface associatedReset {}
	set_instantiation_interface_parameter_value p1_misc_interface prSafe {false}
	add_instantiation_interface_port p1_misc_interface p1_tx_lanes_stable p1_tx_lanes_stable 1 STD_LOGIC Output
	add_instantiation_interface_port p1_misc_interface p1_rx_pcs_ready p1_rx_pcs_ready 1 STD_LOGIC Output
	add_instantiation_interface_port p1_misc_interface o_p1_tx_pll_locked o_p1_tx_pll_locked 1 STD_LOGIC Output
	add_instantiation_interface p1_rx_pcs_fully_aligned conduit INPUT
	set_instantiation_interface_parameter_value p1_rx_pcs_fully_aligned associatedClock {}
	set_instantiation_interface_parameter_value p1_rx_pcs_fully_aligned associatedReset {}
	set_instantiation_interface_parameter_value p1_rx_pcs_fully_aligned prSafe {false}
	add_instantiation_interface_port p1_rx_pcs_fully_aligned o_p1_rx_pcs_fully_aligned o_p1_rx_pcs_fully_aligned 1 STD_LOGIC Output
	add_instantiation_interface p1_tx_ptp_ready conduit INPUT
	set_instantiation_interface_parameter_value p1_tx_ptp_ready associatedClock {}
	set_instantiation_interface_parameter_value p1_tx_ptp_ready associatedReset {}
	set_instantiation_interface_parameter_value p1_tx_ptp_ready prSafe {false}
	add_instantiation_interface_port p1_tx_ptp_ready o_p1_tx_ptp_ready o_p1_tx_ptp_ready 1 STD_LOGIC Output
	add_instantiation_interface p1_rx_ptp_ready conduit INPUT
	set_instantiation_interface_parameter_value p1_rx_ptp_ready associatedClock {}
	set_instantiation_interface_parameter_value p1_rx_ptp_ready associatedReset {}
	set_instantiation_interface_parameter_value p1_rx_ptp_ready prSafe {false}
	add_instantiation_interface_port p1_rx_ptp_ready o_p1_rx_ptp_ready o_p1_rx_ptp_ready 1 STD_LOGIC Output
	add_instantiation_interface p1_ptp_offset_data_valid conduit INPUT
	set_instantiation_interface_parameter_value p1_ptp_offset_data_valid associatedClock {}
	set_instantiation_interface_parameter_value p1_ptp_offset_data_valid associatedReset {}
	set_instantiation_interface_parameter_value p1_ptp_offset_data_valid prSafe {false}
	add_instantiation_interface_port p1_ptp_offset_data_valid o_p1_rx_ptp_offset_data_valid o_p1_rx_ptp_offset_data_valid 1 STD_LOGIC Output
	add_instantiation_interface_port p1_ptp_offset_data_valid o_p1_tx_ptp_offset_data_valid o_p1_tx_ptp_offset_data_valid 1 STD_LOGIC Output
	add_instantiation_interface subsystem_cold_rst_n reset INPUT
	set_instantiation_interface_parameter_value subsystem_cold_rst_n associatedClock {axi4_lite_clk}
	set_instantiation_interface_parameter_value subsystem_cold_rst_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port subsystem_cold_rst_n subsystem_cold_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface subsystem_cold_rst_ack_n conduit INPUT
	set_instantiation_interface_parameter_value subsystem_cold_rst_ack_n associatedClock {}
	set_instantiation_interface_parameter_value subsystem_cold_rst_ack_n associatedReset {}
	set_instantiation_interface_parameter_value subsystem_cold_rst_ack_n prSafe {false}
	add_instantiation_interface_port subsystem_cold_rst_ack_n subsystem_cold_rst_ack_n reset_n 1 STD_LOGIC Output
	add_instantiation_interface i_p0_tx_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_p0_tx_rst_n associatedClock {}
	set_instantiation_interface_parameter_value i_p0_tx_rst_n synchronousEdges {NONE}
	add_instantiation_interface_port i_p0_tx_rst_n i_p0_tx_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface i_p0_rx_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_p0_rx_rst_n associatedClock {}
	set_instantiation_interface_parameter_value i_p0_rx_rst_n synchronousEdges {NONE}
	add_instantiation_interface_port i_p0_rx_rst_n i_p0_rx_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface o_p0_rx_rst_ack_n conduit INPUT
	set_instantiation_interface_parameter_value o_p0_rx_rst_ack_n associatedClock {}
	set_instantiation_interface_parameter_value o_p0_rx_rst_ack_n associatedReset {}
	set_instantiation_interface_parameter_value o_p0_rx_rst_ack_n prSafe {false}
	add_instantiation_interface_port o_p0_rx_rst_ack_n o_p0_rx_rst_ack_n reset_n 1 STD_LOGIC Output
	add_instantiation_interface o_p0_tx_rst_ack_n conduit INPUT
	set_instantiation_interface_parameter_value o_p0_tx_rst_ack_n associatedClock {}
	set_instantiation_interface_parameter_value o_p0_tx_rst_ack_n associatedReset {}
	set_instantiation_interface_parameter_value o_p0_tx_rst_ack_n prSafe {false}
	add_instantiation_interface_port o_p0_tx_rst_ack_n o_p0_tx_rst_ack_n reset_n 1 STD_LOGIC Output
	add_instantiation_interface o_p0_ereset_n reset OUTPUT
	set_instantiation_interface_parameter_value o_p0_ereset_n associatedClock {axi4_lite_clk}
	set_instantiation_interface_parameter_value o_p0_ereset_n associatedDirectReset {}
	set_instantiation_interface_parameter_value o_p0_ereset_n associatedResetSinks {axi4_lite_reset}
	set_instantiation_interface_parameter_value o_p0_ereset_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port o_p0_ereset_n o_p0_ereset_n reset_n 1 STD_LOGIC Output
	add_instantiation_interface i_p1_tx_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_p1_tx_rst_n associatedClock {}
	set_instantiation_interface_parameter_value i_p1_tx_rst_n synchronousEdges {NONE}
	add_instantiation_interface_port i_p1_tx_rst_n i_p1_tx_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface i_p1_rx_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_p1_rx_rst_n associatedClock {}
	set_instantiation_interface_parameter_value i_p1_rx_rst_n synchronousEdges {NONE}
	add_instantiation_interface_port i_p1_rx_rst_n i_p1_rx_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface o_p1_rx_rst_ack_n conduit INPUT
	set_instantiation_interface_parameter_value o_p1_rx_rst_ack_n associatedClock {}
	set_instantiation_interface_parameter_value o_p1_rx_rst_ack_n associatedReset {}
	set_instantiation_interface_parameter_value o_p1_rx_rst_ack_n prSafe {false}
	add_instantiation_interface_port o_p1_rx_rst_ack_n o_p1_rx_rst_ack_n reset_n 1 STD_LOGIC Output
	add_instantiation_interface o_p1_tx_rst_ack_n conduit INPUT
	set_instantiation_interface_parameter_value o_p1_tx_rst_ack_n associatedClock {}
	set_instantiation_interface_parameter_value o_p1_tx_rst_ack_n associatedReset {}
	set_instantiation_interface_parameter_value o_p1_tx_rst_ack_n prSafe {false}
	add_instantiation_interface_port o_p1_tx_rst_ack_n o_p1_tx_rst_ack_n reset_n 1 STD_LOGIC Output
	add_instantiation_interface o_p1_ereset_n reset OUTPUT
	set_instantiation_interface_parameter_value o_p1_ereset_n associatedClock {axi4_lite_clk}
	set_instantiation_interface_parameter_value o_p1_ereset_n associatedDirectReset {}
	set_instantiation_interface_parameter_value o_p1_ereset_n associatedResetSinks {axi4_lite_reset}
	set_instantiation_interface_parameter_value o_p1_ereset_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port o_p1_ereset_n o_p1_ereset_n reset_n 1 STD_LOGIC Output
	add_instantiation_interface i_clk_ref conduit INPUT
	set_instantiation_interface_parameter_value i_clk_ref associatedClock {}
	set_instantiation_interface_parameter_value i_clk_ref associatedReset {}
	set_instantiation_interface_parameter_value i_clk_ref prSafe {false}
	add_instantiation_interface_port i_clk_ref i_clk_ref clk 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface i_p0_clk_tx_tod clock INPUT
	set_instantiation_interface_parameter_value i_p0_clk_tx_tod clockRate {0}
	set_instantiation_interface_parameter_value i_p0_clk_tx_tod externallyDriven {false}
	set_instantiation_interface_parameter_value i_p0_clk_tx_tod ptfSchematicName {}
	add_instantiation_interface_port i_p0_clk_tx_tod i_p0_clk_tx_tod clk 1 STD_LOGIC Input
	add_instantiation_interface i_p0_clk_rx_tod clock INPUT
	set_instantiation_interface_parameter_value i_p0_clk_rx_tod clockRate {0}
	set_instantiation_interface_parameter_value i_p0_clk_rx_tod externallyDriven {false}
	set_instantiation_interface_parameter_value i_p0_clk_rx_tod ptfSchematicName {}
	add_instantiation_interface_port i_p0_clk_rx_tod i_p0_clk_rx_tod clk 1 STD_LOGIC Input
	add_instantiation_interface o_p0_clk_pll clock OUTPUT
	set_instantiation_interface_parameter_value o_p0_clk_pll associatedDirectClock {}
	set_instantiation_interface_parameter_value o_p0_clk_pll clockRate {0}
	set_instantiation_interface_parameter_value o_p0_clk_pll clockRateKnown {false}
	set_instantiation_interface_parameter_value o_p0_clk_pll externallyDriven {false}
	set_instantiation_interface_parameter_value o_p0_clk_pll ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value o_p0_clk_pll clock_rate {0}
	add_instantiation_interface_port o_p0_clk_pll o_p0_clk_pll clk 1 STD_LOGIC Output
	add_instantiation_interface o_p0_clk_tx_div clock OUTPUT
	set_instantiation_interface_parameter_value o_p0_clk_tx_div associatedDirectClock {}
	set_instantiation_interface_parameter_value o_p0_clk_tx_div clockRate {0}
	set_instantiation_interface_parameter_value o_p0_clk_tx_div clockRateKnown {false}
	set_instantiation_interface_parameter_value o_p0_clk_tx_div externallyDriven {false}
	set_instantiation_interface_parameter_value o_p0_clk_tx_div ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value o_p0_clk_tx_div clock_rate {0}
	add_instantiation_interface_port o_p0_clk_tx_div o_p0_clk_tx_div clk 1 STD_LOGIC Output
	add_instantiation_interface o_p0_clk_rec_div64 clock OUTPUT
	set_instantiation_interface_parameter_value o_p0_clk_rec_div64 associatedDirectClock {}
	set_instantiation_interface_parameter_value o_p0_clk_rec_div64 clockRate {0}
	set_instantiation_interface_parameter_value o_p0_clk_rec_div64 clockRateKnown {false}
	set_instantiation_interface_parameter_value o_p0_clk_rec_div64 externallyDriven {false}
	set_instantiation_interface_parameter_value o_p0_clk_rec_div64 ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value o_p0_clk_rec_div64 clock_rate {0}
	add_instantiation_interface_port o_p0_clk_rec_div64 o_p0_clk_rec_div64 clk 1 STD_LOGIC Output
	add_instantiation_interface o_p0_clk_rec_div clock OUTPUT
	set_instantiation_interface_parameter_value o_p0_clk_rec_div associatedDirectClock {}
	set_instantiation_interface_parameter_value o_p0_clk_rec_div clockRate {0}
	set_instantiation_interface_parameter_value o_p0_clk_rec_div clockRateKnown {false}
	set_instantiation_interface_parameter_value o_p0_clk_rec_div externallyDriven {false}
	set_instantiation_interface_parameter_value o_p0_clk_rec_div ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value o_p0_clk_rec_div clock_rate {0}
	add_instantiation_interface_port o_p0_clk_rec_div o_p0_clk_rec_div clk 1 STD_LOGIC Output
	add_instantiation_interface i_p0_clk_ptp_sample clock INPUT
	set_instantiation_interface_parameter_value i_p0_clk_ptp_sample clockRate {0}
	set_instantiation_interface_parameter_value i_p0_clk_ptp_sample externallyDriven {false}
	set_instantiation_interface_parameter_value i_p0_clk_ptp_sample ptfSchematicName {}
	add_instantiation_interface_port i_p0_clk_ptp_sample i_p0_clk_ptp_sample clk 1 STD_LOGIC Input
	add_instantiation_interface i_p1_clk_tx_tod clock INPUT
	set_instantiation_interface_parameter_value i_p1_clk_tx_tod clockRate {0}
	set_instantiation_interface_parameter_value i_p1_clk_tx_tod externallyDriven {false}
	set_instantiation_interface_parameter_value i_p1_clk_tx_tod ptfSchematicName {}
	add_instantiation_interface_port i_p1_clk_tx_tod i_p1_clk_tx_tod clk 1 STD_LOGIC Input
	add_instantiation_interface i_p1_clk_rx_tod clock INPUT
	set_instantiation_interface_parameter_value i_p1_clk_rx_tod clockRate {0}
	set_instantiation_interface_parameter_value i_p1_clk_rx_tod externallyDriven {false}
	set_instantiation_interface_parameter_value i_p1_clk_rx_tod ptfSchematicName {}
	add_instantiation_interface_port i_p1_clk_rx_tod i_p1_clk_rx_tod clk 1 STD_LOGIC Input
	add_instantiation_interface o_p1_clk_pll clock OUTPUT
	set_instantiation_interface_parameter_value o_p1_clk_pll associatedDirectClock {}
	set_instantiation_interface_parameter_value o_p1_clk_pll clockRate {0}
	set_instantiation_interface_parameter_value o_p1_clk_pll clockRateKnown {false}
	set_instantiation_interface_parameter_value o_p1_clk_pll externallyDriven {false}
	set_instantiation_interface_parameter_value o_p1_clk_pll ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value o_p1_clk_pll clock_rate {0}
	add_instantiation_interface_port o_p1_clk_pll o_p1_clk_pll clk 1 STD_LOGIC Output
	add_instantiation_interface o_p1_clk_tx_div clock OUTPUT
	set_instantiation_interface_parameter_value o_p1_clk_tx_div associatedDirectClock {}
	set_instantiation_interface_parameter_value o_p1_clk_tx_div clockRate {0}
	set_instantiation_interface_parameter_value o_p1_clk_tx_div clockRateKnown {false}
	set_instantiation_interface_parameter_value o_p1_clk_tx_div externallyDriven {false}
	set_instantiation_interface_parameter_value o_p1_clk_tx_div ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value o_p1_clk_tx_div clock_rate {0}
	add_instantiation_interface_port o_p1_clk_tx_div o_p1_clk_tx_div clk 1 STD_LOGIC Output
	add_instantiation_interface o_p1_clk_rec_div64 clock OUTPUT
	set_instantiation_interface_parameter_value o_p1_clk_rec_div64 associatedDirectClock {}
	set_instantiation_interface_parameter_value o_p1_clk_rec_div64 clockRate {0}
	set_instantiation_interface_parameter_value o_p1_clk_rec_div64 clockRateKnown {false}
	set_instantiation_interface_parameter_value o_p1_clk_rec_div64 externallyDriven {false}
	set_instantiation_interface_parameter_value o_p1_clk_rec_div64 ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value o_p1_clk_rec_div64 clock_rate {0}
	add_instantiation_interface_port o_p1_clk_rec_div64 o_p1_clk_rec_div64 clk 1 STD_LOGIC Output
	add_instantiation_interface o_p1_clk_rec_div clock OUTPUT
	set_instantiation_interface_parameter_value o_p1_clk_rec_div associatedDirectClock {}
	set_instantiation_interface_parameter_value o_p1_clk_rec_div clockRate {0}
	set_instantiation_interface_parameter_value o_p1_clk_rec_div clockRateKnown {false}
	set_instantiation_interface_parameter_value o_p1_clk_rec_div externallyDriven {false}
	set_instantiation_interface_parameter_value o_p1_clk_rec_div ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value o_p1_clk_rec_div clock_rate {0}
	add_instantiation_interface_port o_p1_clk_rec_div o_p1_clk_rec_div clk 1 STD_LOGIC Output
	add_instantiation_interface i_p1_clk_ptp_sample clock INPUT
	set_instantiation_interface_parameter_value i_p1_clk_ptp_sample clockRate {0}
	set_instantiation_interface_parameter_value i_p1_clk_ptp_sample externallyDriven {false}
	set_instantiation_interface_parameter_value i_p1_clk_ptp_sample ptfSchematicName {}
	add_instantiation_interface_port i_p1_clk_ptp_sample i_p1_clk_ptp_sample clk 1 STD_LOGIC Input
	save_instantiation
	add_instance jtg_mst subsys_jtg_mst
	add_instance mtod_subsys master_tod_subsys
	add_instance niosv subsys_niosv
	set_instance_property niosv ENABLED false
	add_component ocm ip/qsys_top/ocm.ip altera_avalon_onchip_memory2 altera_avalon_onchip_memory2_inst 19.3.8
	load_component ocm
	set_component_parameter_value allowInSystemMemoryContentEditor {0}
	set_component_parameter_value blockType {AUTO}
	set_component_parameter_value copyInitFile {0}
	set_component_parameter_value dataWidth {128}
	set_component_parameter_value dataWidth2 {32}
	set_component_parameter_value dualPort {0}
	set_component_parameter_value ecc_enabled {0}
	set_component_parameter_value enPRInitMode {0}
	set_component_parameter_value enableDiffWidth {0}
	set_component_parameter_value initMemContent {1}
	set_component_parameter_value initializationFileName {onchip_mem.hex}
	set_component_parameter_value instanceID {NONE}
	set_component_parameter_value memorySize {262144.0}
	set_component_parameter_value readDuringWriteMode {DONT_CARE}
	set_component_parameter_value resetrequest_enabled {1}
	set_component_parameter_value simAllowMRAMContentsFile {0}
	set_component_parameter_value simMemInitOnlyFilename {0}
	set_component_parameter_value singleClockOperation {1}
	set_component_parameter_value slave1Latency {2}
	set_component_parameter_value slave2Latency {1}
	set_component_parameter_value useNonDefaultInitFile {0}
	set_component_parameter_value useShallowMemBlocks {0}
	set_component_parameter_value writable {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ocm
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR {0}
	set_instantiation_assignment_value embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CONTENTS_INFO {""}
	set_instantiation_assignment_value embeddedsw.CMacro.DUAL_PORT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE {AUTO}
	set_instantiation_assignment_value embeddedsw.CMacro.INIT_CONTENTS_FILE {ocm_altera_avalon_onchip_memory2_inst}
	set_instantiation_assignment_value embeddedsw.CMacro.INIT_MEM_CONTENT {1}
	set_instantiation_assignment_value embeddedsw.CMacro.INSTANCE_ID {NONE}
	set_instantiation_assignment_value embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED {0}
	set_instantiation_assignment_value embeddedsw.CMacro.RAM_BLOCK_TYPE {AUTO}
	set_instantiation_assignment_value embeddedsw.CMacro.READ_DURING_WRITE_MODE {DONT_CARE}
	set_instantiation_assignment_value embeddedsw.CMacro.SINGLE_CLOCK_OP {1}
	set_instantiation_assignment_value embeddedsw.CMacro.SIZE_MULTIPLE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.SIZE_VALUE {262144}
	set_instantiation_assignment_value embeddedsw.CMacro.WRITABLE {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR {SIM_DIR}
	set_instantiation_assignment_value embeddedsw.memoryInfo.GENERATE_DAT_SYM {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.GENERATE_HEX {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.HAS_BYTE_LANE {0}
	set_instantiation_assignment_value embeddedsw.memoryInfo.HEX_INSTALL_DIR {QPF_DIR}
	set_instantiation_assignment_value embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH {128}
	set_instantiation_assignment_value embeddedsw.memoryInfo.MEM_INIT_FILENAME {ocm_altera_avalon_onchip_memory2_inst}
	set_instantiation_assignment_value postgeneration.simulation.init_file.param_name {INIT_FILE}
	set_instantiation_assignment_value postgeneration.simulation.init_file.type {MEM_INIT}
	add_instantiation_interface clk1 clock INPUT
	set_instantiation_interface_parameter_value clk1 clockRate {0}
	set_instantiation_interface_parameter_value clk1 externallyDriven {false}
	set_instantiation_interface_parameter_value clk1 ptfSchematicName {}
	add_instantiation_interface_port clk1 clk clk 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {262144}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk1}
	set_instantiation_interface_parameter_value s1 associatedReset {reset1}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhGroupId {0}
	set_instantiation_interface_parameter_value s1 dfhParameterData {}
	set_instantiation_interface_parameter_value s1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s1 dfhParameterId {}
	set_instantiation_interface_parameter_value s1 dfhParameterName {}
	set_instantiation_interface_parameter_value s1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {262144}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {true}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {2}
	set_instantiation_interface_parameter_value s1 readWaitStates {0}
	set_instantiation_interface_parameter_value s1 readWaitTime {0}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {1}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x40000' datawidth='128' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {18}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {128}
	add_instantiation_interface_port s1 address address 14 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 clken clken 1 STD_LOGIC Input
	add_instantiation_interface_port s1 chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port s1 write write 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s1 writedata writedata 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 byteenable byteenable 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface reset1 reset INPUT
	set_instantiation_interface_parameter_value reset1 associatedClock {clk1}
	set_instantiation_interface_parameter_value reset1 synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset1 reset reset 1 STD_LOGIC Input
	add_instantiation_interface_port reset1 reset_req reset_req 1 STD_LOGIC Input
	save_instantiation
	add_instance periph subsys_periph
	add_instance phipps_peak_0 phipps_peak
	add_component qsfpdd_status_pio ip/subsys_ftile_25gbe_1588/qsfpdd_status_pio.ip altera_avalon_pio altera_avalon_pio_inst 19.2.3
	load_component qsfpdd_status_pio
	set_component_parameter_value bitClearingEdgeCapReg {0}
	set_component_parameter_value bitModifyingOutReg {0}
	set_component_parameter_value captureEdge {1}
	set_component_parameter_value direction {Input}
	set_component_parameter_value edgeType {RISING}
	set_component_parameter_value generateIRQ {1}
	set_component_parameter_value irqType {LEVEL}
	set_component_parameter_value resetValue {0.0}
	set_component_parameter_value simDoTestBenchWiring {0}
	set_component_parameter_value simDrivenValue {0.0}
	set_component_parameter_value width {2}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation qsfpdd_status_pio
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CAPTURE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {2}
	set_instantiation_assignment_value embeddedsw.CMacro.DO_TEST_BENCH_WIRING {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DRIVEN_SIM_VALUE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.EDGE_TYPE {RISING}
	set_instantiation_assignment_value embeddedsw.CMacro.FREQ {100000000}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_IN {1}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_OUT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_TRI {0}
	set_instantiation_assignment_value embeddedsw.CMacro.IRQ_TYPE {LEVEL}
	set_instantiation_assignment_value embeddedsw.CMacro.RESET_VALUE {0}
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pio-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {gpio}
	set_instantiation_assignment_value embeddedsw.dts.name {pio}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,gpio-bank-width {2}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,interrupt-type {4}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,interrupt_type {4}
	set_instantiation_assignment_value embeddedsw.dts.params.level_trigger {1}
	set_instantiation_assignment_value embeddedsw.dts.params.resetvalue {0}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {NATIVE}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {4}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk}
	set_instantiation_interface_parameter_value s1 associatedReset {reset}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhGroupId {0}
	set_instantiation_interface_parameter_value s1 dfhParameterData {}
	set_instantiation_interface_parameter_value s1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s1 dfhParameterId {}
	set_instantiation_interface_parameter_value s1 dfhParameterName {}
	set_instantiation_interface_parameter_value s1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {0}
	set_instantiation_interface_parameter_value s1 readWaitStates {1}
	set_instantiation_interface_parameter_value s1 readWaitTime {1}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x10' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {4}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {32}
	add_instantiation_interface_port s1 address address 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 write_n write_n 1 STD_LOGIC Input
	add_instantiation_interface_port s1 writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface external_connection conduit INPUT
	set_instantiation_interface_parameter_value external_connection associatedClock {}
	set_instantiation_interface_parameter_value external_connection associatedReset {}
	set_instantiation_interface_parameter_value external_connection prSafe {false}
	add_instantiation_interface_port external_connection in_port export 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface irq interrupt INPUT
	set_instantiation_interface_parameter_value irq associatedAddressablePoint {s1}
	set_instantiation_interface_parameter_value irq associatedClock {clk}
	set_instantiation_interface_parameter_value irq associatedReset {reset}
	set_instantiation_interface_parameter_value irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value irq irqScheme {NONE}
	set_instantiation_interface_assignment_value irq embeddedsw.dts.irq.tx_type {ACTIVE_HIGH}
	add_instantiation_interface_port irq irq irq 1 STD_LOGIC Output
	save_instantiation
	add_instance rst_ss_0 rst_ss
	add_component st_splitter_0 ip/qsys_top/qsys_top_st_splitter_0.ip altera_avalon_st_splitter st_splitter_0 19.2.0
	load_component st_splitter_0
	set_component_parameter_value BITS_PER_SYMBOL {8}
	set_component_parameter_value CHANNEL_WIDTH {1}
	set_component_parameter_value DATA_WIDTH {64}
	set_component_parameter_value ERROR_DESCRIPTOR {}
	set_component_parameter_value ERROR_WIDTH {6}
	set_component_parameter_value MAX_CHANNELS {1}
	set_component_parameter_value NUMBER_OF_OUTPUTS {2}
	set_component_parameter_value QUALIFY_VALID_OUT {0}
	set_component_parameter_value READY_LATENCY {0}
	set_component_parameter_value USE_CHANNEL {0}
	set_component_parameter_value USE_DATA {1}
	set_component_parameter_value USE_EMPTY {1}
	set_component_parameter_value USE_ERROR {1}
	set_component_parameter_value USE_PACKETS {1}
	set_component_parameter_value USE_READY {0}
	set_component_parameter_value USE_VALID {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation st_splitter_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface in avalon_streaming INPUT
	set_instantiation_interface_parameter_value in associatedClock {clk}
	set_instantiation_interface_parameter_value in associatedReset {reset}
	set_instantiation_interface_parameter_value in beatsPerCycle {1}
	set_instantiation_interface_parameter_value in dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value in emptyWithinPacket {false}
	set_instantiation_interface_parameter_value in errorDescriptor {}
	set_instantiation_interface_parameter_value in firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value in highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value in maxChannel {0}
	set_instantiation_interface_parameter_value in packetDescription {}
	set_instantiation_interface_parameter_value in prSafe {false}
	set_instantiation_interface_parameter_value in readyAllowance {0}
	set_instantiation_interface_parameter_value in readyLatency {0}
	set_instantiation_interface_parameter_value in symbolsPerBeat {8}
	add_instantiation_interface_port in in0_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port in in0_startofpacket startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port in in0_endofpacket endofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port in in0_empty empty 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port in in0_error error 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port in in0_data data 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface out0 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value out0 associatedClock {clk}
	set_instantiation_interface_parameter_value out0 associatedReset {reset}
	set_instantiation_interface_parameter_value out0 beatsPerCycle {1}
	set_instantiation_interface_parameter_value out0 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value out0 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value out0 errorDescriptor {}
	set_instantiation_interface_parameter_value out0 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value out0 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value out0 maxChannel {0}
	set_instantiation_interface_parameter_value out0 packetDescription {}
	set_instantiation_interface_parameter_value out0 prSafe {false}
	set_instantiation_interface_parameter_value out0 readyAllowance {0}
	set_instantiation_interface_parameter_value out0 readyLatency {0}
	set_instantiation_interface_parameter_value out0 symbolsPerBeat {8}
	add_instantiation_interface_port out0 out0_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port out0 out0_startofpacket startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port out0 out0_endofpacket endofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port out0 out0_empty empty 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port out0 out0_error error 6 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port out0 out0_data data 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface out1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value out1 associatedClock {clk}
	set_instantiation_interface_parameter_value out1 associatedReset {reset}
	set_instantiation_interface_parameter_value out1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value out1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value out1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value out1 errorDescriptor {}
	set_instantiation_interface_parameter_value out1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value out1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value out1 maxChannel {0}
	set_instantiation_interface_parameter_value out1 packetDescription {}
	set_instantiation_interface_parameter_value out1 prSafe {false}
	set_instantiation_interface_parameter_value out1 readyAllowance {0}
	set_instantiation_interface_parameter_value out1 readyLatency {0}
	set_instantiation_interface_parameter_value out1 symbolsPerBeat {8}
	add_instantiation_interface_port out1 out1_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port out1 out1_startofpacket startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port out1 out1_endofpacket endofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port out1 out1_empty empty 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port out1 out1_error error 6 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port out1 out1_data data 64 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component sys_ctrl_pio_0 ip/subsys_ftile_25gbe_1588/qsfpdd_ctrl_pio_0.ip altera_avalon_pio qsfpdd_ctrl_pio_0 19.2.3
	load_component sys_ctrl_pio_0
	set_component_parameter_value bitClearingEdgeCapReg {0}
	set_component_parameter_value bitModifyingOutReg {0}
	set_component_parameter_value captureEdge {0}
	set_component_parameter_value direction {Output}
	set_component_parameter_value edgeType {RISING}
	set_component_parameter_value generateIRQ {0}
	set_component_parameter_value irqType {LEVEL}
	set_component_parameter_value resetValue {25.0}
	set_component_parameter_value simDoTestBenchWiring {0}
	set_component_parameter_value simDrivenValue {0.0}
	set_component_parameter_value width {6}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation sys_ctrl_pio_0
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CAPTURE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {6}
	set_instantiation_assignment_value embeddedsw.CMacro.DO_TEST_BENCH_WIRING {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DRIVEN_SIM_VALUE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.EDGE_TYPE {NONE}
	set_instantiation_assignment_value embeddedsw.CMacro.FREQ {100000000}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_IN {0}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_OUT {1}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_TRI {0}
	set_instantiation_assignment_value embeddedsw.CMacro.IRQ_TYPE {NONE}
	set_instantiation_assignment_value embeddedsw.CMacro.RESET_VALUE {25}
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pio-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {gpio}
	set_instantiation_assignment_value embeddedsw.dts.name {pio}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,gpio-bank-width {6}
	set_instantiation_assignment_value embeddedsw.dts.params.resetvalue {25}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {NATIVE}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {4}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk}
	set_instantiation_interface_parameter_value s1 associatedReset {reset}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhGroupId {0}
	set_instantiation_interface_parameter_value s1 dfhParameterData {}
	set_instantiation_interface_parameter_value s1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s1 dfhParameterId {}
	set_instantiation_interface_parameter_value s1 dfhParameterName {}
	set_instantiation_interface_parameter_value s1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {0}
	set_instantiation_interface_parameter_value s1 readWaitStates {1}
	set_instantiation_interface_parameter_value s1 readWaitTime {1}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x10' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {4}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {32}
	add_instantiation_interface_port s1 address address 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 write_n write_n 1 STD_LOGIC Input
	add_instantiation_interface_port s1 writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface external_connection conduit INPUT
	set_instantiation_interface_parameter_value external_connection associatedClock {}
	set_instantiation_interface_parameter_value external_connection associatedReset {}
	set_instantiation_interface_parameter_value external_connection prSafe {false}
	add_instantiation_interface_port external_connection out_port export 6 STD_LOGIC_VECTOR Output
	save_instantiation
	add_instance sys_manager sys_manager
	add_instance tod_slave_subsys tod_slave_sub_system
	add_component tod_timestamp_96b_0 ip/qsys_top/qsys_top_tod_timestamp_96b_0.ip tod_timestamp_96b tod_timestamp_96b_0 1.0
	load_component tod_timestamp_96b_0
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tod_timestamp_96b_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk_tod clock INPUT
	set_instantiation_interface_parameter_value clk_tod clockRate {0}
	set_instantiation_interface_parameter_value clk_tod externallyDriven {false}
	set_instantiation_interface_parameter_value clk_tod ptfSchematicName {}
	add_instantiation_interface_port clk_tod clk_tod clk 1 STD_LOGIC Input
	add_instantiation_interface rst_clk_tod_n reset INPUT
	set_instantiation_interface_parameter_value rst_clk_tod_n associatedClock {clk_tod}
	set_instantiation_interface_parameter_value rst_clk_tod_n synchronousEdges {NONE}
	add_instantiation_interface_port rst_clk_tod_n rst_clk_tod_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface clk_100 clock INPUT
	set_instantiation_interface_parameter_value clk_100 clockRate {0}
	set_instantiation_interface_parameter_value clk_100 externallyDriven {false}
	set_instantiation_interface_parameter_value clk_100 ptfSchematicName {}
	add_instantiation_interface_port clk_100 clk_100 clk 1 STD_LOGIC Input
	add_instantiation_interface system_reset_n reset INPUT
	set_instantiation_interface_parameter_value system_reset_n associatedClock {clk_100}
	set_instantiation_interface_parameter_value system_reset_n synchronousEdges {NONE}
	add_instantiation_interface_port system_reset_n system_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface pps_in conduit INPUT
	set_instantiation_interface_parameter_value pps_in associatedClock {}
	set_instantiation_interface_parameter_value pps_in associatedReset {}
	set_instantiation_interface_parameter_value pps_in prSafe {false}
	add_instantiation_interface_port pps_in pps_in pps_in 1 STD_LOGIC Input
	add_instantiation_interface irq_delay_pulse interrupt INPUT
	set_instantiation_interface_parameter_value irq_delay_pulse associatedAddressablePoint {}
	set_instantiation_interface_parameter_value irq_delay_pulse associatedClock {}
	set_instantiation_interface_parameter_value irq_delay_pulse associatedReset {}
	set_instantiation_interface_parameter_value irq_delay_pulse bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value irq_delay_pulse bridgesToReceiver {}
	set_instantiation_interface_parameter_value irq_delay_pulse irqScheme {NONE}
	add_instantiation_interface_port irq_delay_pulse irq_delay_pulse irq 1 STD_LOGIC Output
	add_instantiation_interface eth_tod_master_96b_tx conduit INPUT
	set_instantiation_interface_parameter_value eth_tod_master_96b_tx associatedClock {}
	set_instantiation_interface_parameter_value eth_tod_master_96b_tx associatedReset {}
	set_instantiation_interface_parameter_value eth_tod_master_96b_tx prSafe {false}
	add_instantiation_interface_port eth_tod_master_96b_tx eth_tod_master_96b_tx data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface eth_tod_master_96b_tx_load conduit INPUT
	set_instantiation_interface_parameter_value eth_tod_master_96b_tx_load associatedClock {clk_tod}
	set_instantiation_interface_parameter_value eth_tod_master_96b_tx_load associatedReset {rst_clk_tod_n}
	set_instantiation_interface_parameter_value eth_tod_master_96b_tx_load prSafe {false}
	add_instantiation_interface_port eth_tod_master_96b_tx_load eth_tod_master_96b_tx_load_data data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port eth_tod_master_96b_tx_load eth_tod_master_96b_tx_load_valid valid 1 STD_LOGIC Output
	add_instantiation_interface rfp_sync_pul conduit INPUT
	set_instantiation_interface_parameter_value rfp_sync_pul associatedClock {}
	set_instantiation_interface_parameter_value rfp_sync_pul associatedReset {}
	set_instantiation_interface_parameter_value rfp_sync_pul prSafe {false}
	add_instantiation_interface_port rfp_sync_pul rfp_sync_pul data 1 STD_LOGIC Output
	add_instantiation_interface rfp_sync_pul_cpri conduit INPUT
	set_instantiation_interface_parameter_value rfp_sync_pul_cpri associatedClock {}
	set_instantiation_interface_parameter_value rfp_sync_pul_cpri associatedReset {}
	set_instantiation_interface_parameter_value rfp_sync_pul_cpri prSafe {false}
	add_instantiation_interface_port rfp_sync_pul_cpri rfp_sync_pul_cpri cpri_aux_rx_rfp_l1_cpri 1 STD_LOGIC Output
	add_instantiation_interface tod_timestamp_96b_csr avalon INPUT
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr addressGroup {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr addressSpan {64}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr associatedClock {clk_100}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr associatedReset {system_reset_n}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr bridgesToMaster {}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhGroupId {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhParameterData {}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhParameterId {}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhParameterName {}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr holdTime {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr interleaveBursts {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr isBigEndian {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr isFlash {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr linewrapBursts {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr prSafe {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr printableDevice {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr readLatency {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr readWaitStates {1}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr readWaitTime {1}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr setupTime {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr transparentBridge {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr writeLatency {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr writeWaitStates {0}
	set_instantiation_interface_parameter_value tod_timestamp_96b_csr writeWaitTime {0}
	set_instantiation_interface_assignment_value tod_timestamp_96b_csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value tod_timestamp_96b_csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value tod_timestamp_96b_csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value tod_timestamp_96b_csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value tod_timestamp_96b_csr address_map {<address-map><slave name='tod_timestamp_96b_csr' start='0x0' end='0x40' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value tod_timestamp_96b_csr address_width {6}
	set_instantiation_interface_sysinfo_parameter_value tod_timestamp_96b_csr max_slave_data_width {32}
	add_instantiation_interface_port tod_timestamp_96b_csr csr_address address 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port tod_timestamp_96b_csr csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port tod_timestamp_96b_csr csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port tod_timestamp_96b_csr csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface tod_timestamp_mem avalon INPUT
	set_instantiation_interface_parameter_value tod_timestamp_mem addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value tod_timestamp_mem addressGroup {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem addressSpan {16}
	set_instantiation_interface_parameter_value tod_timestamp_mem addressUnits {WORDS}
	set_instantiation_interface_parameter_value tod_timestamp_mem alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem associatedClock {clk_100}
	set_instantiation_interface_parameter_value tod_timestamp_mem associatedReset {system_reset_n}
	set_instantiation_interface_parameter_value tod_timestamp_mem bitsPerSymbol {8}
	set_instantiation_interface_parameter_value tod_timestamp_mem bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem bridgesToMaster {}
	set_instantiation_interface_parameter_value tod_timestamp_mem burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value tod_timestamp_mem constantBurstBehavior {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhFeatureId {35}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhGroupId {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhParameterData {}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhParameterDataLength {}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhParameterId {}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhParameterName {}
	set_instantiation_interface_parameter_value tod_timestamp_mem dfhParameterVersion {}
	set_instantiation_interface_parameter_value tod_timestamp_mem explicitAddressSpan {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem holdTime {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem interleaveBursts {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem isBigEndian {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem isFlash {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem isMemoryDevice {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem linewrapBursts {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem minimumReadLatency {1}
	set_instantiation_interface_parameter_value tod_timestamp_mem minimumResponseLatency {1}
	set_instantiation_interface_parameter_value tod_timestamp_mem minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value tod_timestamp_mem prSafe {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem printableDevice {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem readLatency {2}
	set_instantiation_interface_parameter_value tod_timestamp_mem readWaitStates {1}
	set_instantiation_interface_parameter_value tod_timestamp_mem readWaitTime {1}
	set_instantiation_interface_parameter_value tod_timestamp_mem registerIncomingSignals {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem setupTime {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem timingUnits {Cycles}
	set_instantiation_interface_parameter_value tod_timestamp_mem transparentBridge {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem waitrequestAllowance {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value tod_timestamp_mem writeLatency {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem writeWaitStates {0}
	set_instantiation_interface_parameter_value tod_timestamp_mem writeWaitTime {0}
	set_instantiation_interface_assignment_value tod_timestamp_mem embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value tod_timestamp_mem embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value tod_timestamp_mem embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value tod_timestamp_mem embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value tod_timestamp_mem address_map {<address-map><slave name='tod_timestamp_mem' start='0x0' end='0x10' datawidth='128' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value tod_timestamp_mem address_width {4}
	set_instantiation_interface_sysinfo_parameter_value tod_timestamp_mem max_slave_data_width {128}
	add_instantiation_interface_port tod_timestamp_mem ram_read read 1 STD_LOGIC Input
	add_instantiation_interface_port tod_timestamp_mem ram_q readdata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface rfp_sync_pul_dup conduit INPUT
	set_instantiation_interface_parameter_value rfp_sync_pul_dup associatedClock {}
	set_instantiation_interface_parameter_value rfp_sync_pul_dup associatedReset {}
	set_instantiation_interface_parameter_value rfp_sync_pul_dup prSafe {false}
	add_instantiation_interface_port rfp_sync_pul_dup rfp_sync_pul_dup data 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection avst_axist_bridge_0.avst_rx_if/st_splitter_0.in
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.syncResets {FALSE}
	set_connection_parameter_value avst_axist_bridge_0.avst_rx_if/st_splitter_0.in qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection avst_axist_bridge_0.axit_tx_if/hssi_ss_1.p0_axi_st_tx_interface
	add_connection clk_ss_0.clk_csr_out_clk/phipps_peak_0.clock_bridge_csr_in_clk
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/phipps_peak_0.clock_bridge_csr_in_clk clockDomainSysInfo {1}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/phipps_peak_0.clock_bridge_csr_in_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/phipps_peak_0.clock_bridge_csr_in_clk clockResetSysInfo {<info><clock name="clock_bridge_csr_in_clk" rate="0" domain="1" /></info>}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/phipps_peak_0.clock_bridge_csr_in_clk resetDomainSysInfo {1}
	add_connection clk_ss_0.clk_csr_out_clk/rst_ss_0.rst_csr_clk
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/rst_ss_0.rst_csr_clk clockDomainSysInfo {1}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/rst_ss_0.rst_csr_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/rst_ss_0.rst_csr_clk clockResetSysInfo {<info><clock name="rst_csr_clk" rate="0" domain="1" /></info>}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/rst_ss_0.rst_csr_clk resetDomainSysInfo {1}
	add_connection clk_ss_0.clk_csr_out_clk/tod_timestamp_96b_0.clk_100
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/tod_timestamp_96b_0.clk_100 clockDomainSysInfo {1}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/tod_timestamp_96b_0.clk_100 clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/tod_timestamp_96b_0.clk_100 clockResetSysInfo {<info><clock name="clk_100" rate="0" domain="1" /></info>}
	set_connection_parameter_value clk_ss_0.clk_csr_out_clk/tod_timestamp_96b_0.clk_100 resetDomainSysInfo {1}
	add_connection clk_ss_0.clk_dsp_out_clk/phipps_peak_0.clock_bridge_dsp_in_clk
	set_connection_parameter_value clk_ss_0.clk_dsp_out_clk/phipps_peak_0.clock_bridge_dsp_in_clk clockDomainSysInfo {2}
	set_connection_parameter_value clk_ss_0.clk_dsp_out_clk/phipps_peak_0.clock_bridge_dsp_in_clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clk_ss_0.clk_dsp_out_clk/phipps_peak_0.clock_bridge_dsp_in_clk clockResetSysInfo {<info><clock name="clock_bridge_dsp_in_clk" rate="50000000" domain="2" /></info>}
	set_connection_parameter_value clk_ss_0.clk_dsp_out_clk/phipps_peak_0.clock_bridge_dsp_in_clk resetDomainSysInfo {2}
	add_connection clk_ss_0.clk_dsp_out_clk/rst_ss_0.rst_dsp_clk
	set_connection_parameter_value clk_ss_0.clk_dsp_out_clk/rst_ss_0.rst_dsp_clk clockDomainSysInfo {2}
	set_connection_parameter_value clk_ss_0.clk_dsp_out_clk/rst_ss_0.rst_dsp_clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clk_ss_0.clk_dsp_out_clk/rst_ss_0.rst_dsp_clk clockResetSysInfo {<info><clock name="rst_dsp_clk" rate="50000000" domain="2" /></info>}
	set_connection_parameter_value clk_ss_0.clk_dsp_out_clk/rst_ss_0.rst_dsp_clk resetDomainSysInfo {2}
	add_connection clk_ss_0.clk_eth_out_clk/phipps_peak_0.clock_bridge_eth_in_clk
	set_connection_parameter_value clk_ss_0.clk_eth_out_clk/phipps_peak_0.clock_bridge_eth_in_clk clockDomainSysInfo {3}
	set_connection_parameter_value clk_ss_0.clk_eth_out_clk/phipps_peak_0.clock_bridge_eth_in_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_eth_out_clk/phipps_peak_0.clock_bridge_eth_in_clk clockResetSysInfo {<info><clock name="clock_bridge_eth_in_clk" rate="0" domain="3" /></info>}
	set_connection_parameter_value clk_ss_0.clk_eth_out_clk/phipps_peak_0.clock_bridge_eth_in_clk resetDomainSysInfo {3}
	add_connection clk_ss_0.clk_eth_out_clk/rst_ss_0.rst_eth_clk
	set_connection_parameter_value clk_ss_0.clk_eth_out_clk/rst_ss_0.rst_eth_clk clockDomainSysInfo {3}
	set_connection_parameter_value clk_ss_0.clk_eth_out_clk/rst_ss_0.rst_eth_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_eth_out_clk/rst_ss_0.rst_eth_clk clockResetSysInfo {<info><clock name="rst_eth_clk" rate="0" domain="3" /></info>}
	set_connection_parameter_value clk_ss_0.clk_eth_out_clk/rst_ss_0.rst_eth_clk resetDomainSysInfo {3}
	add_connection clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_rx_clk
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_rx_clk clockDomainSysInfo {4}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_rx_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_rx_clk clockResetSysInfo {<info><clock name="i_rx_clk" rate="0" domain="4" /></info>}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_rx_clk resetDomainSysInfo {4}
	add_connection clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_tx_clk
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_tx_clk clockDomainSysInfo {4}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_tx_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_tx_clk clockResetSysInfo {<info><clock name="i_tx_clk" rate="0" domain="4" /></info>}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/avst_axist_bridge_0.i_tx_clk resetDomainSysInfo {4}
	add_connection clk_ss_0.clk_ftile_402_out_clk/dma_subsys.oclk_pll_port8_in_clk
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/dma_subsys.oclk_pll_port8_in_clk clockDomainSysInfo {4}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/dma_subsys.oclk_pll_port8_in_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/dma_subsys.oclk_pll_port8_in_clk clockResetSysInfo {<info><clock name="oclk_pll_port8_in_clk" rate="0" domain="4" /></info>}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/dma_subsys.oclk_pll_port8_in_clk resetDomainSysInfo {4}
	add_connection clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_rx_clk
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_rx_clk clockDomainSysInfo {4}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_rx_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_rx_clk clockResetSysInfo {<info><clock name="p0_axi_st_rx_clk" rate="0" domain="4" /></info>}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_rx_clk resetDomainSysInfo {4}
	add_connection clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_tx_clk
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_tx_clk clockDomainSysInfo {4}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_tx_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_tx_clk clockResetSysInfo {<info><clock name="p0_axi_st_tx_clk" rate="0" domain="4" /></info>}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/hssi_ss_1.p0_axi_st_tx_clk resetDomainSysInfo {4}
	add_connection clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_rx_in_clk
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_rx_in_clk clockDomainSysInfo {4}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_rx_in_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_rx_in_clk clockResetSysInfo {<info><clock name="clock_bridge_ecpri_rx_in_clk" rate="0" domain="4" /></info>}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_rx_in_clk resetDomainSysInfo {4}
	add_connection clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_tx_in_clk
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_tx_in_clk clockDomainSysInfo {4}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_tx_in_clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_tx_in_clk clockResetSysInfo {<info><clock name="clock_bridge_ecpri_tx_in_clk" rate="0" domain="4" /></info>}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/phipps_peak_0.clock_bridge_ecpri_tx_in_clk resetDomainSysInfo {4}
	add_connection clk_ss_0.clk_ftile_402_out_clk/st_splitter_0.clk
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/st_splitter_0.clk clockDomainSysInfo {4}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/st_splitter_0.clk clockRateSysInfo {}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/st_splitter_0.clk clockResetSysInfo {<info><clock name="clk" rate="0" domain="4" /></info>}
	set_connection_parameter_value clk_ss_0.clk_ftile_402_out_clk/st_splitter_0.clk resetDomainSysInfo {4}
	add_connection dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave addressMapSysInfo {<address-map><slave name='hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave arbitrationPriority {1}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave baseAddress {0x0000}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave defaultConnection {0}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave domainAlias {}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys.agilex_axi_bridge_for_acp_0_m0/hps_sub_sys.agilex_hps_f2h_axi_slave slaveDataWidthSysInfo {512}
	add_connection dma_subsys.dma_clk_out_bridge_0_out_clk/hps_sub_sys.agilex_hps_f2h_axi_clock
	set_connection_parameter_value dma_subsys.dma_clk_out_bridge_0_out_clk/hps_sub_sys.agilex_hps_f2h_axi_clock clockDomainSysInfo {5}
	set_connection_parameter_value dma_subsys.dma_clk_out_bridge_0_out_clk/hps_sub_sys.agilex_hps_f2h_axi_clock clockRateSysInfo {207519531.0}
	set_connection_parameter_value dma_subsys.dma_clk_out_bridge_0_out_clk/hps_sub_sys.agilex_hps_f2h_axi_clock clockResetSysInfo {<info><clock name="agilex_hps_f2h_axi_clock" rate="207519531" domain="5" /></info>}
	set_connection_parameter_value dma_subsys.dma_clk_out_bridge_0_out_clk/hps_sub_sys.agilex_hps_f2h_axi_clock resetDomainSysInfo {5}
	add_connection dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_ingrts0_interface/hssi_ss_1.p1_axi_st_rx_ingrs0_interface
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_ingrts0_interface/hssi_ss_1.p1_axi_st_rx_ingrs0_interface endPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_ingrts0_interface/hssi_ss_1.p1_axi_st_rx_ingrs0_interface endPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_ingrts0_interface/hssi_ss_1.p1_axi_st_rx_ingrs0_interface startPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_ingrts0_interface/hssi_ss_1.p1_axi_st_rx_ingrs0_interface startPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_ingrts0_interface/hssi_ss_1.p1_axi_st_rx_ingrs0_interface width {0}
	add_connection dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p1_rx_tuser_status
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p1_rx_tuser_status endPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p1_rx_tuser_status endPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p1_rx_tuser_status startPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p1_rx_tuser_status startPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p1_rx_tuser_status width {0}
	add_connection dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p1_tx_tuser_ptp
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p1_tx_tuser_ptp endPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p1_tx_tuser_ptp endPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p1_tx_tuser_ptp startPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p1_tx_tuser_ptp startPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p1_tx_tuser_ptp width {0}
	add_connection dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p1_tx_tuser_ptp_extended
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p1_tx_tuser_ptp_extended endPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p1_tx_tuser_ptp_extended endPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p1_tx_tuser_ptp_extended startPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p1_tx_tuser_ptp_extended startPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p1_tx_tuser_ptp_extended width {0}
	add_connection dma_subsys.dma_subsys_port12_hssi_ets_ts_adapter_0_egrs_ts_hssi/hssi_ss_1.p1_axi_st_tx_egrs0_interface
	set_connection_parameter_value dma_subsys.dma_subsys_port12_hssi_ets_ts_adapter_0_egrs_ts_hssi/hssi_ss_1.p1_axi_st_tx_egrs0_interface endPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_hssi_ets_ts_adapter_0_egrs_ts_hssi/hssi_ss_1.p1_axi_st_tx_egrs0_interface endPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_hssi_ets_ts_adapter_0_egrs_ts_hssi/hssi_ss_1.p1_axi_st_tx_egrs0_interface startPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_hssi_ets_ts_adapter_0_egrs_ts_hssi/hssi_ss_1.p1_axi_st_tx_egrs0_interface startPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port12_hssi_ets_ts_adapter_0_egrs_ts_hssi/hssi_ss_1.p1_axi_st_tx_egrs0_interface width {0}
	add_connection dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p0_rx_tuser_status
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p0_rx_tuser_status endPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p0_rx_tuser_status endPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p0_rx_tuser_status startPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p0_rx_tuser_status startPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_rx_tuser_sts/hssi_ss_1.p0_rx_tuser_status width {0}
	add_connection dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p0_tx_tuser_ptp
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p0_tx_tuser_ptp endPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p0_tx_tuser_ptp endPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p0_tx_tuser_ptp startPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p0_tx_tuser_ptp startPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp/hssi_ss_1.p0_tx_tuser_ptp width {0}
	add_connection dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p0_tx_tuser_ptp_extended
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p0_tx_tuser_ptp_extended endPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p0_tx_tuser_ptp_extended endPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p0_tx_tuser_ptp_extended startPort {}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p0_tx_tuser_ptp_extended startPortLSB {0}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp_extended/hssi_ss_1.p0_tx_tuser_ptp_extended width {0}
	add_connection dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st/phipps_peak_0.ecpri_ext_sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection dma_subsys.subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset/hps_sub_sys.agilex_hps_f2h_axi_reset
	set_connection_parameter_value dma_subsys.subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset/hps_sub_sys.agilex_hps_f2h_axi_reset clockDomainSysInfo {6}
	set_connection_parameter_value dma_subsys.subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset/hps_sub_sys.agilex_hps_f2h_axi_reset clockResetSysInfo {<info><reset name="agilex_hps_f2h_axi_reset" domain="6" /></info>}
	set_connection_parameter_value dma_subsys.subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset/hps_sub_sys.agilex_hps_f2h_axi_reset resetDomainSysInfo {6}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port12_rx_dma_ch1_irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port12_rx_dma_ch1_irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port12_rx_dma_ch1_irq irqNumber {10}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port12_tx_dma_ch1_irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port12_tx_dma_ch1_irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port12_tx_dma_ch1_irq irqNumber {9}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port8_rx_dma_ch1_irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port8_rx_dma_ch1_irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port8_rx_dma_ch1_irq irqNumber {8}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port8_tx_dma_ch1_irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port8_tx_dma_ch1_irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/dma_subsys.dma_subsys_port8_tx_dma_ch1_irq irqNumber {7}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/ftile_debug_status_pio_0.irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/ftile_debug_status_pio_0.irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/ftile_debug_status_pio_0.irq irqNumber {6}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/mtod_subsys.mtod_subsys_pps_load_tod_0_pps_irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/mtod_subsys.mtod_subsys_pps_load_tod_0_pps_irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/mtod_subsys.mtod_subsys_pps_load_tod_0_pps_irq irqNumber {2}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/periph.button_pio_irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/periph.button_pio_irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/periph.button_pio_irq irqNumber {1}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/periph.dipsw_pio_irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/periph.dipsw_pio_irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/periph.dipsw_pio_irq irqNumber {0}
	add_connection hps_sub_sys.agilex_hps_f2h_irq0/qsfpdd_status_pio.irq
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/qsfpdd_status_pio.irq interruptsUsedSysInfo {2023}
	set_connection_parameter_value hps_sub_sys.agilex_hps_f2h_irq0/qsfpdd_status_pio.irq irqNumber {5}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr baseAddress {0x044c0000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port12_csr slaveDataWidthSysInfo {128}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr baseAddress {0x04480000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/dma_subsys.dma_subsys_port8_csr slaveDataWidthSysInfo {128}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 baseAddress {0x04040060}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ftile_debug_status_pio_0.s1 slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface baseAddress {0x0000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/hssi_ss_1.axi4_lite_interface slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr baseAddress {0x04040000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.master_tod_top_0_csr slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr baseAddress {0x04040100}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/mtod_subsys.mtod_subsys_pps_load_tod_0_csr slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 baseAddress {0x04000000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/ocm.s1 slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 baseAddress {0x05000000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/phipps_peak_0.h2f_bridge_s0 slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 baseAddress {0x04040050}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/qsfpdd_status_pio.s1 slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 addressMapSysInfo {<address-map><slave name='hssi_ss_1.axi4_lite_interface' start='0x0' end='0x4000000' datawidth='32' /><slave name='ocm.s1' start='0x4000000' end='0x4040000' datawidth='128' /><slave name='mtod_subsys.master_tod_top_0.csr' start='0x4040000' end='0x4040040' datawidth='32' /><slave name='sys_ctrl_pio_0.s1' start='0x4040040' end='0x4040050' datawidth='32' /><slave name='qsfpdd_status_pio.s1' start='0x4040050' end='0x4040060' datawidth='32' /><slave name='ftile_debug_status_pio_0.s1' start='0x4040060' end='0x4040070' datawidth='32' /><slave name='mtod_subsys.mtod_subsys_pps_load_tod_0.csr' start='0x4040100' end='0x4040200' datawidth='32' /><slave name='dma_subsys/dma_subsys_port8.csr' start='0x4480000' end='0x4480100' datawidth='32' /><slave name='dma_subsys/dma_subsys_port12.csr' start='0x44C0000' end='0x44C0100' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.pb_mm_bridge' start='0x5400000' end='0x5480000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 addressWidthSysInfo {27}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 baseAddress {0x04040040}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_axi_master/sys_ctrl_pio_0.s1 slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr addressMapSysInfo {<address-map><slave name='dma_subsys.agilex_axi_bridge_for_acp_0.csr' start='0x0' end='0x8' datawidth='32' /><slave name='periph.button_pio.s1' start='0x41060' end='0x41070' datawidth='32' /><slave name='periph.dipsw_pio.s1' start='0x41070' end='0x41080' datawidth='32' /><slave name='periph.led_pio.s1' start='0x41080' end='0x41090' datawidth='32' /><slave name='periph.ILC.avalon_slave' start='0x41100' end='0x41200' datawidth='32' /><slave name='sys_manager.sysid.control_slave' start='0x41208' end='0x41210' datawidth='32' /><slave name='tod_timestamp_96b_0.tod_timestamp_96b_csr' start='0x50000' end='0x50040' datawidth='32' /><slave name='phipps_peak_0/ecpri_oran_top_0.h2f_lw_bridge_s0' start='0x100000' end='0x180000' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.h2f_lw_bridge_s0' start='0x180000' end='0x190000' datawidth='32' /><slave name='phipps_peak_0.radio_config_0.csr' start='0x190000' end='0x190200' datawidth='32' /><slave name='phipps_peak_0/dxc_ss_top_0.h2f_lw_bridge_s0' start='0x1A0000' end='0x1C0000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr addressWidthSysInfo {21}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr baseAddress {0x0000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/dma_subsys.agilex_axi_bridge_for_acp_0_csr slaveDataWidthSysInfo {32}
	add_connection hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 addressMapSysInfo {<address-map><slave name='dma_subsys.agilex_axi_bridge_for_acp_0.csr' start='0x0' end='0x8' datawidth='32' /><slave name='periph.button_pio.s1' start='0x41060' end='0x41070' datawidth='32' /><slave name='periph.dipsw_pio.s1' start='0x41070' end='0x41080' datawidth='32' /><slave name='periph.led_pio.s1' start='0x41080' end='0x41090' datawidth='32' /><slave name='periph.ILC.avalon_slave' start='0x41100' end='0x41200' datawidth='32' /><slave name='sys_manager.sysid.control_slave' start='0x41208' end='0x41210' datawidth='32' /><slave name='tod_timestamp_96b_0.tod_timestamp_96b_csr' start='0x50000' end='0x50040' datawidth='32' /><slave name='phipps_peak_0/ecpri_oran_top_0.h2f_lw_bridge_s0' start='0x100000' end='0x180000' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.h2f_lw_bridge_s0' start='0x180000' end='0x190000' datawidth='32' /><slave name='phipps_peak_0.radio_config_0.csr' start='0x190000' end='0x190200' datawidth='32' /><slave name='phipps_peak_0/dxc_ss_top_0.h2f_lw_bridge_s0' start='0x1A0000' end='0x1C0000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 addressWidthSysInfo {21}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 baseAddress {0x00041000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/periph.pb_cpu_0_s0 slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 addressMapSysInfo {<address-map><slave name='dma_subsys.agilex_axi_bridge_for_acp_0.csr' start='0x0' end='0x8' datawidth='32' /><slave name='periph.button_pio.s1' start='0x41060' end='0x41070' datawidth='32' /><slave name='periph.dipsw_pio.s1' start='0x41070' end='0x41080' datawidth='32' /><slave name='periph.led_pio.s1' start='0x41080' end='0x41090' datawidth='32' /><slave name='periph.ILC.avalon_slave' start='0x41100' end='0x41200' datawidth='32' /><slave name='sys_manager.sysid.control_slave' start='0x41208' end='0x41210' datawidth='32' /><slave name='tod_timestamp_96b_0.tod_timestamp_96b_csr' start='0x50000' end='0x50040' datawidth='32' /><slave name='phipps_peak_0/ecpri_oran_top_0.h2f_lw_bridge_s0' start='0x100000' end='0x180000' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.h2f_lw_bridge_s0' start='0x180000' end='0x190000' datawidth='32' /><slave name='phipps_peak_0.radio_config_0.csr' start='0x190000' end='0x190200' datawidth='32' /><slave name='phipps_peak_0/dxc_ss_top_0.h2f_lw_bridge_s0' start='0x1A0000' end='0x1C0000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 addressWidthSysInfo {21}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 baseAddress {0x00100000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/phipps_peak_0.h2f_lw_bridge_s0 slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave addressMapSysInfo {<address-map><slave name='dma_subsys.agilex_axi_bridge_for_acp_0.csr' start='0x0' end='0x8' datawidth='32' /><slave name='periph.button_pio.s1' start='0x41060' end='0x41070' datawidth='32' /><slave name='periph.dipsw_pio.s1' start='0x41070' end='0x41080' datawidth='32' /><slave name='periph.led_pio.s1' start='0x41080' end='0x41090' datawidth='32' /><slave name='periph.ILC.avalon_slave' start='0x41100' end='0x41200' datawidth='32' /><slave name='sys_manager.sysid.control_slave' start='0x41208' end='0x41210' datawidth='32' /><slave name='tod_timestamp_96b_0.tod_timestamp_96b_csr' start='0x50000' end='0x50040' datawidth='32' /><slave name='phipps_peak_0/ecpri_oran_top_0.h2f_lw_bridge_s0' start='0x100000' end='0x180000' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.h2f_lw_bridge_s0' start='0x180000' end='0x190000' datawidth='32' /><slave name='phipps_peak_0.radio_config_0.csr' start='0x190000' end='0x190200' datawidth='32' /><slave name='phipps_peak_0/dxc_ss_top_0.h2f_lw_bridge_s0' start='0x1A0000' end='0x1C0000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave addressWidthSysInfo {21}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave baseAddress {0x00041208}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/sys_manager.sysid_control_slave slaveDataWidthSysInfo {-1}
	add_connection hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr addressMapSysInfo {<address-map><slave name='dma_subsys.agilex_axi_bridge_for_acp_0.csr' start='0x0' end='0x8' datawidth='32' /><slave name='periph.button_pio.s1' start='0x41060' end='0x41070' datawidth='32' /><slave name='periph.dipsw_pio.s1' start='0x41070' end='0x41080' datawidth='32' /><slave name='periph.led_pio.s1' start='0x41080' end='0x41090' datawidth='32' /><slave name='periph.ILC.avalon_slave' start='0x41100' end='0x41200' datawidth='32' /><slave name='sys_manager.sysid.control_slave' start='0x41208' end='0x41210' datawidth='32' /><slave name='tod_timestamp_96b_0.tod_timestamp_96b_csr' start='0x50000' end='0x50040' datawidth='32' /><slave name='phipps_peak_0/ecpri_oran_top_0.h2f_lw_bridge_s0' start='0x100000' end='0x180000' datawidth='32' /><slave name='phipps_peak_0/lphy_ss_top_0.h2f_lw_bridge_s0' start='0x180000' end='0x190000' datawidth='32' /><slave name='phipps_peak_0.radio_config_0.csr' start='0x190000' end='0x190200' datawidth='32' /><slave name='phipps_peak_0/dxc_ss_top_0.h2f_lw_bridge_s0' start='0x1A0000' end='0x1C0000' datawidth='32' /></address-map>}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr addressWidthSysInfo {21}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr arbitrationPriority {1}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr baseAddress {0x00050000}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr defaultConnection {0}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr domainAlias {}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value hps_sub_sys.agilex_hps_h2f_lw_axi_master/tod_timestamp_96b_0.tod_timestamp_96b_csr slaveDataWidthSysInfo {-1}
	add_connection hssi_ss_1.o_p0_clk_pll/clk_ss_0.clk_ftile_402_in_clk
	set_connection_parameter_value hssi_ss_1.o_p0_clk_pll/clk_ss_0.clk_ftile_402_in_clk clockDomainSysInfo {4}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_pll/clk_ss_0.clk_ftile_402_in_clk clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_pll/clk_ss_0.clk_ftile_402_in_clk clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_pll/clk_ss_0.clk_ftile_402_in_clk resetDomainSysInfo {4}
	add_connection hssi_ss_1.o_p0_clk_rec_div64/hssi_ss_1.i_p0_clk_rx_tod
	set_connection_parameter_value hssi_ss_1.o_p0_clk_rec_div64/hssi_ss_1.i_p0_clk_rx_tod clockDomainSysInfo {7}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_rec_div64/hssi_ss_1.i_p0_clk_rx_tod clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_rec_div64/hssi_ss_1.i_p0_clk_rx_tod clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_rec_div64/hssi_ss_1.i_p0_clk_rx_tod resetDomainSysInfo {7}
	add_connection hssi_ss_1.o_p0_clk_rec_div64/tod_slave_subsys.port_8_tod_stack_rx_clk
	set_connection_parameter_value hssi_ss_1.o_p0_clk_rec_div64/tod_slave_subsys.port_8_tod_stack_rx_clk clockDomainSysInfo {7}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_rec_div64/tod_slave_subsys.port_8_tod_stack_rx_clk clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_rec_div64/tod_slave_subsys.port_8_tod_stack_rx_clk clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_rec_div64/tod_slave_subsys.port_8_tod_stack_rx_clk resetDomainSysInfo {7}
	add_connection hssi_ss_1.o_p0_clk_tx_div/hssi_ss_1.i_p0_clk_tx_tod
	set_connection_parameter_value hssi_ss_1.o_p0_clk_tx_div/hssi_ss_1.i_p0_clk_tx_tod clockDomainSysInfo {8}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_tx_div/hssi_ss_1.i_p0_clk_tx_tod clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_tx_div/hssi_ss_1.i_p0_clk_tx_tod clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_tx_div/hssi_ss_1.i_p0_clk_tx_tod resetDomainSysInfo {8}
	add_connection hssi_ss_1.o_p0_clk_tx_div/tod_slave_subsys.port_8_tod_stack_tx_clk
	set_connection_parameter_value hssi_ss_1.o_p0_clk_tx_div/tod_slave_subsys.port_8_tod_stack_tx_clk clockDomainSysInfo {8}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_tx_div/tod_slave_subsys.port_8_tod_stack_tx_clk clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_tx_div/tod_slave_subsys.port_8_tod_stack_tx_clk clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p0_clk_tx_div/tod_slave_subsys.port_8_tod_stack_tx_clk resetDomainSysInfo {8}
	add_connection hssi_ss_1.o_p1_clk_pll/dma_subsys.oclk_pll_port12_in_clk
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/dma_subsys.oclk_pll_port12_in_clk clockDomainSysInfo {9}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/dma_subsys.oclk_pll_port12_in_clk clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/dma_subsys.oclk_pll_port12_in_clk clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/dma_subsys.oclk_pll_port12_in_clk resetDomainSysInfo {9}
	add_connection hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_rx_clk
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_rx_clk clockDomainSysInfo {9}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_rx_clk clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_rx_clk clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_rx_clk resetDomainSysInfo {9}
	add_connection hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_tx_clk
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_tx_clk clockDomainSysInfo {9}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_tx_clk clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_tx_clk clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_pll/hssi_ss_1.p1_axi_st_tx_clk resetDomainSysInfo {9}
	add_connection hssi_ss_1.o_p1_clk_rec_div/hssi_ss_1.i_p1_clk_rx_tod
	set_connection_parameter_value hssi_ss_1.o_p1_clk_rec_div/hssi_ss_1.i_p1_clk_rx_tod clockDomainSysInfo {10}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_rec_div/hssi_ss_1.i_p1_clk_rx_tod clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_rec_div/hssi_ss_1.i_p1_clk_rx_tod clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_rec_div/hssi_ss_1.i_p1_clk_rx_tod resetDomainSysInfo {10}
	add_connection hssi_ss_1.o_p1_clk_rec_div/tod_slave_subsys.port_12_tod_stack_rx_clk
	set_connection_parameter_value hssi_ss_1.o_p1_clk_rec_div/tod_slave_subsys.port_12_tod_stack_rx_clk clockDomainSysInfo {10}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_rec_div/tod_slave_subsys.port_12_tod_stack_rx_clk clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_rec_div/tod_slave_subsys.port_12_tod_stack_rx_clk clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_rec_div/tod_slave_subsys.port_12_tod_stack_rx_clk resetDomainSysInfo {10}
	add_connection hssi_ss_1.o_p1_clk_tx_div/hssi_ss_1.i_p1_clk_tx_tod
	set_connection_parameter_value hssi_ss_1.o_p1_clk_tx_div/hssi_ss_1.i_p1_clk_tx_tod clockDomainSysInfo {11}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_tx_div/hssi_ss_1.i_p1_clk_tx_tod clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_tx_div/hssi_ss_1.i_p1_clk_tx_tod clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_tx_div/hssi_ss_1.i_p1_clk_tx_tod resetDomainSysInfo {11}
	add_connection hssi_ss_1.o_p1_clk_tx_div/tod_slave_subsys.port_12_tod_stack_tx_clk
	set_connection_parameter_value hssi_ss_1.o_p1_clk_tx_div/tod_slave_subsys.port_12_tod_stack_tx_clk clockDomainSysInfo {11}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_tx_div/tod_slave_subsys.port_12_tod_stack_tx_clk clockRateSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_tx_div/tod_slave_subsys.port_12_tod_stack_tx_clk clockResetSysInfo {}
	set_connection_parameter_value hssi_ss_1.o_p1_clk_tx_div/tod_slave_subsys.port_12_tod_stack_tx_clk resetDomainSysInfo {11}
	add_connection hssi_ss_1.p0_axi_st_rx_interface/avst_axist_bridge_0.axist_rx_if
	add_connection hssi_ss_1.p1_axi_st_rx_interface/dma_subsys.dma_subsys_port12_avst_axist_bridge_0_axist_rx_if
	add_connection jtg_mst.fpga_m2ocm_pb_m0/ocm.s1
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 addressMapSysInfo {<address-map><slave name='ocm.s1' start='0x0' end='0x40000' datawidth='128' /></address-map>}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 addressWidthSysInfo {18}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 arbitrationPriority {1}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 baseAddress {0x0000}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 defaultConnection {0}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 domainAlias {}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value jtg_mst.fpga_m2ocm_pb_m0/ocm.s1 slaveDataWidthSysInfo {-1}
	add_connection jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 addressMapSysInfo {<address-map><slave name='ocm.s1' start='0x0' end='0x40000' datawidth='128' /><slave name='periph.button_pio.s1' start='0x41060' end='0x41070' datawidth='32' /><slave name='periph.dipsw_pio.s1' start='0x41070' end='0x41080' datawidth='32' /><slave name='periph.led_pio.s1' start='0x41080' end='0x41090' datawidth='32' /><slave name='periph.ILC.avalon_slave' start='0x41100' end='0x41200' datawidth='32' /><slave name='sys_manager.sysid.control_slave' start='0x41208' end='0x41210' datawidth='32' /></address-map>}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 addressWidthSysInfo {19}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 arbitrationPriority {1}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 baseAddress {0x0000}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 defaultConnection {0}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 domainAlias {}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value jtg_mst.fpga_m_master/jtg_mst.fpga_m2ocm_pb_s0 slaveDataWidthSysInfo {128}
	add_connection jtg_mst.fpga_m_master/periph.pb_cpu_0_s0
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 addressMapSysInfo {<address-map><slave name='ocm.s1' start='0x0' end='0x40000' datawidth='128' /><slave name='periph.button_pio.s1' start='0x41060' end='0x41070' datawidth='32' /><slave name='periph.dipsw_pio.s1' start='0x41070' end='0x41080' datawidth='32' /><slave name='periph.led_pio.s1' start='0x41080' end='0x41090' datawidth='32' /><slave name='periph.ILC.avalon_slave' start='0x41100' end='0x41200' datawidth='32' /><slave name='sys_manager.sysid.control_slave' start='0x41208' end='0x41210' datawidth='32' /></address-map>}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 addressWidthSysInfo {19}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 arbitrationPriority {1}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 baseAddress {0x00041000}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 defaultConnection {0}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 domainAlias {}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value jtg_mst.fpga_m_master/periph.pb_cpu_0_s0 slaveDataWidthSysInfo {-1}
	add_connection jtg_mst.fpga_m_master/sys_manager.sysid_control_slave
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave addressMapSysInfo {<address-map><slave name='ocm.s1' start='0x0' end='0x40000' datawidth='128' /><slave name='periph.button_pio.s1' start='0x41060' end='0x41070' datawidth='32' /><slave name='periph.dipsw_pio.s1' start='0x41070' end='0x41080' datawidth='32' /><slave name='periph.led_pio.s1' start='0x41080' end='0x41090' datawidth='32' /><slave name='periph.ILC.avalon_slave' start='0x41100' end='0x41200' datawidth='32' /><slave name='sys_manager.sysid.control_slave' start='0x41208' end='0x41210' datawidth='32' /></address-map>}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave addressWidthSysInfo {19}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave arbitrationPriority {1}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave baseAddress {0x00041208}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave defaultConnection {0}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave domainAlias {}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.burstAdapterImplementation {PER_BURST_TYPE_CONVERTER}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.maxAdditionalLatency {4}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.syncResets {TRUE}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value jtg_mst.fpga_m_master/sys_manager.sysid_control_slave slaveDataWidthSysInfo {-1}
	add_connection jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave addressMapSysInfo {<address-map><slave name='hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x100000000' datawidth='512' /></address-map>}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave addressWidthSysInfo {32}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave arbitrationPriority {1}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave baseAddress {0x0000}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave defaultConnection {0}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave domainAlias {}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.syncResets {TRUE}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value jtg_mst.hps_m_master/dma_subsys.ext_hps_m_master_windowed_slave slaveDataWidthSysInfo {512}
	add_connection mtod_subsys.mtod_subsys_pps_load_tod_0_time_of_day_96b/tod_slave_subsys.master_tod_split_conduit_end_10
	set_connection_parameter_value mtod_subsys.mtod_subsys_pps_load_tod_0_time_of_day_96b/tod_slave_subsys.master_tod_split_conduit_end_10 endPort {}
	set_connection_parameter_value mtod_subsys.mtod_subsys_pps_load_tod_0_time_of_day_96b/tod_slave_subsys.master_tod_split_conduit_end_10 endPortLSB {0}
	set_connection_parameter_value mtod_subsys.mtod_subsys_pps_load_tod_0_time_of_day_96b/tod_slave_subsys.master_tod_split_conduit_end_10 startPort {}
	set_connection_parameter_value mtod_subsys.mtod_subsys_pps_load_tod_0_time_of_day_96b/tod_slave_subsys.master_tod_split_conduit_end_10 startPortLSB {0}
	set_connection_parameter_value mtod_subsys.mtod_subsys_pps_load_tod_0_time_of_day_96b/tod_slave_subsys.master_tod_split_conduit_end_10 width {0}
	add_connection mtod_subsys.tod_sync_interface_adapter_0_0_tx1_tod_master_data/tod_timestamp_96b_0.eth_tod_master_96b_tx
	set_connection_parameter_value mtod_subsys.tod_sync_interface_adapter_0_0_tx1_tod_master_data/tod_timestamp_96b_0.eth_tod_master_96b_tx endPort {}
	set_connection_parameter_value mtod_subsys.tod_sync_interface_adapter_0_0_tx1_tod_master_data/tod_timestamp_96b_0.eth_tod_master_96b_tx endPortLSB {0}
	set_connection_parameter_value mtod_subsys.tod_sync_interface_adapter_0_0_tx1_tod_master_data/tod_timestamp_96b_0.eth_tod_master_96b_tx startPort {}
	set_connection_parameter_value mtod_subsys.tod_sync_interface_adapter_0_0_tx1_tod_master_data/tod_timestamp_96b_0.eth_tod_master_96b_tx startPortLSB {0}
	set_connection_parameter_value mtod_subsys.tod_sync_interface_adapter_0_0_tx1_tod_master_data/tod_timestamp_96b_0.eth_tod_master_96b_tx width {0}
	add_connection periph.ILC_irq/periph.button_pio_irq
	set_connection_parameter_value periph.ILC_irq/periph.button_pio_irq interruptsUsedSysInfo {3}
	set_connection_parameter_value periph.ILC_irq/periph.button_pio_irq irqNumber {1}
	add_connection periph.ILC_irq/periph.dipsw_pio_irq
	set_connection_parameter_value periph.ILC_irq/periph.dipsw_pio_irq interruptsUsedSysInfo {3}
	set_connection_parameter_value periph.ILC_irq/periph.dipsw_pio_irq irqNumber {0}
	add_connection phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.syncResets {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_ext_source/dma_subsys.dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.syncResets {FALSE}
	set_connection_parameter_value phipps_peak_0.ecpri_oran_top_0_avst_source_ul/avst_axist_bridge_0.avst_tx_if qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection rst_ss_0.rst_csr_out_reset/phipps_peak_0.csr_in_reset
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/phipps_peak_0.csr_in_reset clockDomainSysInfo {29}
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/phipps_peak_0.csr_in_reset clockResetSysInfo {<info><reset name="csr_in_reset" domain="29" /></info>}
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/phipps_peak_0.csr_in_reset resetDomainSysInfo {29}
	add_connection rst_ss_0.rst_csr_out_reset/st_splitter_0.reset
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/st_splitter_0.reset clockDomainSysInfo {29}
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/st_splitter_0.reset clockResetSysInfo {<info><reset name="reset" domain="29" /></info>}
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/st_splitter_0.reset resetDomainSysInfo {29}
	add_connection rst_ss_0.rst_csr_out_reset/tod_timestamp_96b_0.system_reset_n
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/tod_timestamp_96b_0.system_reset_n clockDomainSysInfo {29}
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/tod_timestamp_96b_0.system_reset_n clockResetSysInfo {<info><reset name="system_reset_n" domain="29" /></info>}
	set_connection_parameter_value rst_ss_0.rst_csr_out_reset/tod_timestamp_96b_0.system_reset_n resetDomainSysInfo {29}
	add_connection rst_ss_0.rst_dsp_out_reset/phipps_peak_0.dsp_in_reset
	set_connection_parameter_value rst_ss_0.rst_dsp_out_reset/phipps_peak_0.dsp_in_reset clockDomainSysInfo {30}
	set_connection_parameter_value rst_ss_0.rst_dsp_out_reset/phipps_peak_0.dsp_in_reset clockResetSysInfo {<info><reset name="dsp_in_reset" domain="30" /></info>}
	set_connection_parameter_value rst_ss_0.rst_dsp_out_reset/phipps_peak_0.dsp_in_reset resetDomainSysInfo {30}
	add_connection rst_ss_0.rst_eth_out_reset/avst_axist_bridge_0.i_rx_rst_n
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/avst_axist_bridge_0.i_rx_rst_n clockDomainSysInfo {31}
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/avst_axist_bridge_0.i_rx_rst_n clockResetSysInfo {<info><reset name="i_rx_rst_n" domain="31" /></info>}
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/avst_axist_bridge_0.i_rx_rst_n resetDomainSysInfo {31}
	add_connection rst_ss_0.rst_eth_out_reset/avst_axist_bridge_0.i_tx_rst_n
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/avst_axist_bridge_0.i_tx_rst_n clockDomainSysInfo {31}
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/avst_axist_bridge_0.i_tx_rst_n clockResetSysInfo {<info><reset name="i_tx_rst_n" domain="31" /></info>}
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/avst_axist_bridge_0.i_tx_rst_n resetDomainSysInfo {31}
	add_connection rst_ss_0.rst_eth_out_reset/phipps_peak_0.eth_in_reset
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/phipps_peak_0.eth_in_reset clockDomainSysInfo {31}
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/phipps_peak_0.eth_in_reset clockResetSysInfo {<info><reset name="eth_in_reset" domain="31" /></info>}
	set_connection_parameter_value rst_ss_0.rst_eth_out_reset/phipps_peak_0.eth_in_reset resetDomainSysInfo {31}
	add_connection st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.syncResets {FALSE}
	set_connection_parameter_value st_splitter_0.out0/phipps_peak_0.ecpri_oran_top_0_avst_sink_dl qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection sys_manager.clk_100_out_clk/dma_subsys.dma_clk_100_in_clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/dma_subsys.dma_clk_100_in_clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/dma_subsys.dma_clk_100_in_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/dma_subsys.dma_clk_100_in_clk clockResetSysInfo {<info><clock name="dma_clk_100_in_clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/dma_subsys.dma_clk_100_in_clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/ftile_debug_status_pio_0.clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/ftile_debug_status_pio_0.clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/ftile_debug_status_pio_0.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/ftile_debug_status_pio_0.clk clockResetSysInfo {<info><clock name="clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/ftile_debug_status_pio_0.clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_axi_clock
	set_connection_parameter_value sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_axi_clock clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_axi_clock clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_axi_clock clockResetSysInfo {<info><clock name="agilex_hps_h2f_axi_clock" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_axi_clock resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_lw_axi_clock
	set_connection_parameter_value sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_lw_axi_clock clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_lw_axi_clock clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_lw_axi_clock clockResetSysInfo {<info><clock name="agilex_hps_h2f_lw_axi_clock" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hps_sub_sys.agilex_hps_h2f_lw_axi_clock resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/hssi_ss_1.axi4_lite_clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/hssi_ss_1.axi4_lite_clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hssi_ss_1.axi4_lite_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hssi_ss_1.axi4_lite_clk clockResetSysInfo {<info><clock name="axi4_lite_clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/hssi_ss_1.axi4_lite_clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/jtg_mst.clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/jtg_mst.clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/jtg_mst.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/jtg_mst.clk clockResetSysInfo {<info><clock name="clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/jtg_mst.clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/mtod_subsys.mtod_subsys_clk100_in_clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/mtod_subsys.mtod_subsys_clk100_in_clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/mtod_subsys.mtod_subsys_clk100_in_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/mtod_subsys.mtod_subsys_clk100_in_clk clockResetSysInfo {<info><clock name="mtod_subsys_clk100_in_clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/mtod_subsys.mtod_subsys_clk100_in_clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/ocm.clk1
	set_connection_parameter_value sys_manager.clk_100_out_clk/ocm.clk1 clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/ocm.clk1 clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/ocm.clk1 clockResetSysInfo {<info><clock name="clk1" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/ocm.clk1 resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/periph.clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/periph.clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/periph.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/periph.clk clockResetSysInfo {<info><clock name="clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/periph.clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/qsfpdd_status_pio.clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/qsfpdd_status_pio.clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/qsfpdd_status_pio.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/qsfpdd_status_pio.clk clockResetSysInfo {<info><clock name="clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/qsfpdd_status_pio.clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/sys_ctrl_pio_0.clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_ctrl_pio_0.clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_ctrl_pio_0.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_ctrl_pio_0.clk clockResetSysInfo {<info><clock name="clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_ctrl_pio_0.clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port0_rx_dma_resetn_clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port0_rx_dma_resetn_clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port0_rx_dma_resetn_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port0_rx_dma_resetn_clk clockResetSysInfo {<info><clock name="dma_subsys_port0_rx_dma_resetn_clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port0_rx_dma_resetn_clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port1_rx_dma_resetn_clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port1_rx_dma_resetn_clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port1_rx_dma_resetn_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port1_rx_dma_resetn_clk clockResetSysInfo {<info><clock name="dma_subsys_port1_rx_dma_resetn_clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.dma_subsys_port1_rx_dma_resetn_clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/sys_manager.ftile_iopll_ptp_sampling_refclk
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.ftile_iopll_ptp_sampling_refclk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.ftile_iopll_ptp_sampling_refclk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.ftile_iopll_ptp_sampling_refclk clockResetSysInfo {<info><clock name="ftile_iopll_ptp_sampling_refclk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.ftile_iopll_ptp_sampling_refclk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/sys_manager.rst_in_clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.rst_in_clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.rst_in_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.rst_in_clk clockResetSysInfo {<info><clock name="rst_in_clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.rst_in_clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/sys_manager.sysid_clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.sysid_clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.sysid_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.sysid_clk clockResetSysInfo {<info><clock name="sysid_clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/sys_manager.sysid_clk resetDomainSysInfo {13}
	add_connection sys_manager.clk_100_out_clk/tod_slave_subsys.tod_subsys_clk_100_in_clk
	set_connection_parameter_value sys_manager.clk_100_out_clk/tod_slave_subsys.tod_subsys_clk_100_in_clk clockDomainSysInfo {13}
	set_connection_parameter_value sys_manager.clk_100_out_clk/tod_slave_subsys.tod_subsys_clk_100_in_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value sys_manager.clk_100_out_clk/tod_slave_subsys.tod_subsys_clk_100_in_clk clockResetSysInfo {<info><clock name="tod_subsys_clk_100_in_clk" rate="100000000" domain="13" /></info>}
	set_connection_parameter_value sys_manager.clk_100_out_clk/tod_slave_subsys.tod_subsys_clk_100_in_clk resetDomainSysInfo {13}
	add_connection sys_manager.dma_subsys_port0_rx_dma_resetn_out_reset/dma_subsys.rx_dma_reset_bridge_0_in_reset
	set_connection_parameter_value sys_manager.dma_subsys_port0_rx_dma_resetn_out_reset/dma_subsys.rx_dma_reset_bridge_0_in_reset clockDomainSysInfo {14}
	set_connection_parameter_value sys_manager.dma_subsys_port0_rx_dma_resetn_out_reset/dma_subsys.rx_dma_reset_bridge_0_in_reset clockResetSysInfo {<info><reset name="rx_dma_reset_bridge_0_in_reset" domain="14" /></info>}
	set_connection_parameter_value sys_manager.dma_subsys_port0_rx_dma_resetn_out_reset/dma_subsys.rx_dma_reset_bridge_0_in_reset resetDomainSysInfo {14}
	add_connection sys_manager.dma_subsys_port1_rx_dma_resetn_out_reset/dma_subsys.rx_dma_reset_bridge_1_in_reset
	set_connection_parameter_value sys_manager.dma_subsys_port1_rx_dma_resetn_out_reset/dma_subsys.rx_dma_reset_bridge_1_in_reset clockDomainSysInfo {15}
	set_connection_parameter_value sys_manager.dma_subsys_port1_rx_dma_resetn_out_reset/dma_subsys.rx_dma_reset_bridge_1_in_reset clockResetSysInfo {<info><reset name="rx_dma_reset_bridge_1_in_reset" domain="15" /></info>}
	set_connection_parameter_value sys_manager.dma_subsys_port1_rx_dma_resetn_out_reset/dma_subsys.rx_dma_reset_bridge_1_in_reset resetDomainSysInfo {15}
	add_connection sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p0_clk_ptp_sample
	set_connection_parameter_value sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p0_clk_ptp_sample clockDomainSysInfo {32}
	set_connection_parameter_value sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p0_clk_ptp_sample clockRateSysInfo {114285714.0}
	set_connection_parameter_value sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p0_clk_ptp_sample clockResetSysInfo {<info><clock name="i_p0_clk_ptp_sample" rate="114285714" domain="32" /></info>}
	set_connection_parameter_value sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p0_clk_ptp_sample resetDomainSysInfo {32}
	add_connection sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p1_clk_ptp_sample
	set_connection_parameter_value sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p1_clk_ptp_sample clockDomainSysInfo {32}
	set_connection_parameter_value sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p1_clk_ptp_sample clockRateSysInfo {114285714.0}
	set_connection_parameter_value sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p1_clk_ptp_sample clockResetSysInfo {<info><clock name="i_p1_clk_ptp_sample" rate="114285714" domain="32" /></info>}
	set_connection_parameter_value sys_manager.ftile_iopll_ptp_sampling_outclk0/hssi_ss_1.i_p1_clk_ptp_sample resetDomainSysInfo {32}
	add_connection sys_manager.ftile_iopll_todsync_sampling_locked/tod_slave_subsys.todsync_sample_plllock_split_conduit_end
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_locked/tod_slave_subsys.todsync_sample_plllock_split_conduit_end endPort {}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_locked/tod_slave_subsys.todsync_sample_plllock_split_conduit_end endPortLSB {0}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_locked/tod_slave_subsys.todsync_sample_plllock_split_conduit_end startPort {}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_locked/tod_slave_subsys.todsync_sample_plllock_split_conduit_end startPortLSB {0}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_locked/tod_slave_subsys.todsync_sample_plllock_split_conduit_end width {0}
	add_connection sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsycn_sample_clk_10g
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsycn_sample_clk_10g clockDomainSysInfo {33}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsycn_sample_clk_10g clockRateSysInfo {266927082.0}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsycn_sample_clk_10g clockResetSysInfo {<info><clock name="port_12_tod_stack_todsycn_sample_clk_10g" rate="266927082" domain="33" /></info>}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsycn_sample_clk_10g resetDomainSysInfo {33}
	add_connection sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsync_sample_clk
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsync_sample_clk clockDomainSysInfo {33}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsync_sample_clk clockRateSysInfo {266927082.0}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsync_sample_clk clockResetSysInfo {<info><clock name="port_12_tod_stack_todsync_sample_clk" rate="266927082" domain="33" /></info>}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_12_tod_stack_todsync_sample_clk resetDomainSysInfo {33}
	add_connection sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsycn_sample_clk_10g
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsycn_sample_clk_10g clockDomainSysInfo {33}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsycn_sample_clk_10g clockRateSysInfo {266927082.0}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsycn_sample_clk_10g clockResetSysInfo {<info><clock name="port_8_tod_stack_todsycn_sample_clk_10g" rate="266927082" domain="33" /></info>}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsycn_sample_clk_10g resetDomainSysInfo {33}
	add_connection sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsync_sample_clk
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsync_sample_clk clockDomainSysInfo {33}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsync_sample_clk clockRateSysInfo {266927082.0}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsync_sample_clk clockResetSysInfo {<info><clock name="port_8_tod_stack_todsync_sample_clk" rate="266927082" domain="33" /></info>}
	set_connection_parameter_value sys_manager.ftile_iopll_todsync_sampling_outclk0/tod_slave_subsys.port_8_tod_stack_todsync_sample_clk resetDomainSysInfo {33}
	add_connection sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.master_tod_top_0_i_clk_tod
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.master_tod_top_0_i_clk_tod clockDomainSysInfo {27}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.master_tod_top_0_i_clk_tod clockRateSysInfo {156250000.0}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.master_tod_top_0_i_clk_tod clockResetSysInfo {<info><clock name="master_tod_top_0_i_clk_tod" rate="156250000" domain="27" /></info>}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.master_tod_top_0_i_clk_tod resetDomainSysInfo {27}
	add_connection sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.mtod_subsys_pps_load_tod_0_period_clock
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.mtod_subsys_pps_load_tod_0_period_clock clockDomainSysInfo {27}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.mtod_subsys_pps_load_tod_0_period_clock clockRateSysInfo {156250000.0}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.mtod_subsys_pps_load_tod_0_period_clock clockResetSysInfo {<info><clock name="mtod_subsys_pps_load_tod_0_period_clock" rate="156250000" domain="27" /></info>}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/mtod_subsys.mtod_subsys_pps_load_tod_0_period_clock resetDomainSysInfo {27}
	add_connection sys_manager.qsys_top_master_todclk_0_out_clk/sys_manager.ftile_iopll_todsync_sampling_refclk
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/sys_manager.ftile_iopll_todsync_sampling_refclk clockDomainSysInfo {27}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/sys_manager.ftile_iopll_todsync_sampling_refclk clockRateSysInfo {156250000.0}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/sys_manager.ftile_iopll_todsync_sampling_refclk clockResetSysInfo {<info><clock name="ftile_iopll_todsync_sampling_refclk" rate="156250000" domain="27" /></info>}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/sys_manager.ftile_iopll_todsync_sampling_refclk resetDomainSysInfo {27}
	add_connection sys_manager.qsys_top_master_todclk_0_out_clk/tod_slave_subsys.tod_subsys_mtod_clk_in_clk
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/tod_slave_subsys.tod_subsys_mtod_clk_in_clk clockDomainSysInfo {27}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/tod_slave_subsys.tod_subsys_mtod_clk_in_clk clockRateSysInfo {156250000.0}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/tod_slave_subsys.tod_subsys_mtod_clk_in_clk clockResetSysInfo {<info><clock name="tod_subsys_mtod_clk_in_clk" rate="156250000" domain="27" /></info>}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/tod_slave_subsys.tod_subsys_mtod_clk_in_clk resetDomainSysInfo {27}
	add_connection sys_manager.qsys_top_master_todclk_0_out_clk/tod_timestamp_96b_0.clk_tod
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/tod_timestamp_96b_0.clk_tod clockDomainSysInfo {27}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/tod_timestamp_96b_0.clk_tod clockRateSysInfo {156250000.0}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/tod_timestamp_96b_0.clk_tod clockResetSysInfo {<info><clock name="clk_tod" rate="156250000" domain="27" /></info>}
	set_connection_parameter_value sys_manager.qsys_top_master_todclk_0_out_clk/tod_timestamp_96b_0.clk_tod resetDomainSysInfo {27}
	add_connection sys_manager.rst_in_out_reset/dma_subsys.dma_rst_100_in_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/dma_subsys.dma_rst_100_in_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/dma_subsys.dma_rst_100_in_reset clockResetSysInfo {<info><reset name="dma_rst_100_in_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/dma_subsys.dma_rst_100_in_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/ftile_debug_status_pio_0.reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/ftile_debug_status_pio_0.reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/ftile_debug_status_pio_0.reset clockResetSysInfo {<info><reset name="reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/ftile_debug_status_pio_0.reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/hps_sub_sys.agilex_hps_h2f_axi_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/hps_sub_sys.agilex_hps_h2f_axi_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/hps_sub_sys.agilex_hps_h2f_axi_reset clockResetSysInfo {<info><reset name="agilex_hps_h2f_axi_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/hps_sub_sys.agilex_hps_h2f_axi_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/hps_sub_sys.agilex_hps_h2f_lw_axi_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/hps_sub_sys.agilex_hps_h2f_lw_axi_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/hps_sub_sys.agilex_hps_h2f_lw_axi_reset clockResetSysInfo {<info><reset name="agilex_hps_h2f_lw_axi_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/hps_sub_sys.agilex_hps_h2f_lw_axi_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/hssi_ss_1.axi4_lite_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/hssi_ss_1.axi4_lite_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/hssi_ss_1.axi4_lite_reset clockResetSysInfo {<info><reset name="axi4_lite_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/hssi_ss_1.axi4_lite_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/jtg_mst.reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/jtg_mst.reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/jtg_mst.reset clockResetSysInfo {<info><reset name="reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/jtg_mst.reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/mtod_subsys.master_tod_top_0_i_reconfig_rst_n
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.master_tod_top_0_i_reconfig_rst_n clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.master_tod_top_0_i_reconfig_rst_n clockResetSysInfo {<info><reset name="master_tod_top_0_i_reconfig_rst_n" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.master_tod_top_0_i_reconfig_rst_n resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/mtod_subsys.master_tod_top_0_i_tod_rst_n
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.master_tod_top_0_i_tod_rst_n clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.master_tod_top_0_i_tod_rst_n clockResetSysInfo {<info><reset name="master_tod_top_0_i_tod_rst_n" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.master_tod_top_0_i_tod_rst_n resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_pps_load_tod_0_csr_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_pps_load_tod_0_csr_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_pps_load_tod_0_csr_reset clockResetSysInfo {<info><reset name="mtod_subsys_pps_load_tod_0_csr_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_pps_load_tod_0_csr_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_pps_load_tod_0_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_pps_load_tod_0_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_pps_load_tod_0_reset clockResetSysInfo {<info><reset name="mtod_subsys_pps_load_tod_0_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_pps_load_tod_0_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_rstn_in_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_rstn_in_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_rstn_in_reset clockResetSysInfo {<info><reset name="mtod_subsys_rstn_in_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/mtod_subsys.mtod_subsys_rstn_in_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/ocm.reset1
	set_connection_parameter_value sys_manager.rst_in_out_reset/ocm.reset1 clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/ocm.reset1 clockResetSysInfo {<info><reset name="reset1" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/ocm.reset1 resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/periph.reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/periph.reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/periph.reset clockResetSysInfo {<info><reset name="reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/periph.reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/qsfpdd_status_pio.reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/qsfpdd_status_pio.reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/qsfpdd_status_pio.reset clockResetSysInfo {<info><reset name="reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/qsfpdd_status_pio.reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/sys_ctrl_pio_0.reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_ctrl_pio_0.reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_ctrl_pio_0.reset clockResetSysInfo {<info><reset name="reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_ctrl_pio_0.reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/sys_manager.ftile_iopll_ptp_sampling_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.ftile_iopll_ptp_sampling_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.ftile_iopll_ptp_sampling_reset clockResetSysInfo {<info><reset name="ftile_iopll_ptp_sampling_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.ftile_iopll_ptp_sampling_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/sys_manager.ftile_iopll_todsync_sampling_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.ftile_iopll_todsync_sampling_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.ftile_iopll_todsync_sampling_reset clockResetSysInfo {<info><reset name="ftile_iopll_todsync_sampling_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.ftile_iopll_todsync_sampling_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/sys_manager.sysid_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.sysid_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.sysid_reset clockResetSysInfo {<info><reset name="sysid_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/sys_manager.sysid_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/tod_slave_subsys.tod_subsys_rst_100_in_reset
	set_connection_parameter_value sys_manager.rst_in_out_reset/tod_slave_subsys.tod_subsys_rst_100_in_reset clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/tod_slave_subsys.tod_subsys_rst_100_in_reset clockResetSysInfo {<info><reset name="tod_subsys_rst_100_in_reset" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/tod_slave_subsys.tod_subsys_rst_100_in_reset resetDomainSysInfo {28}
	add_connection sys_manager.rst_in_out_reset/tod_timestamp_96b_0.rst_clk_tod_n
	set_connection_parameter_value sys_manager.rst_in_out_reset/tod_timestamp_96b_0.rst_clk_tod_n clockDomainSysInfo {28}
	set_connection_parameter_value sys_manager.rst_in_out_reset/tod_timestamp_96b_0.rst_clk_tod_n clockResetSysInfo {<info><reset name="rst_clk_tod_n" domain="28" /></info>}
	set_connection_parameter_value sys_manager.rst_in_out_reset/tod_timestamp_96b_0.rst_clk_tod_n resetDomainSysInfo {28}
	add_connection tod_slave_subsys.master_tod_split_conduit_end/mtod_subsys.tod_sync_interface_adapter_0_0_tx0_tod_master_data
	set_connection_parameter_value tod_slave_subsys.master_tod_split_conduit_end/mtod_subsys.tod_sync_interface_adapter_0_0_tx0_tod_master_data endPort {}
	set_connection_parameter_value tod_slave_subsys.master_tod_split_conduit_end/mtod_subsys.tod_sync_interface_adapter_0_0_tx0_tod_master_data endPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.master_tod_split_conduit_end/mtod_subsys.tod_sync_interface_adapter_0_0_tx0_tod_master_data startPort {}
	set_connection_parameter_value tod_slave_subsys.master_tod_split_conduit_end/mtod_subsys.tod_sync_interface_adapter_0_0_tx0_tod_master_data startPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.master_tod_split_conduit_end/mtod_subsys.tod_sync_interface_adapter_0_0_tx0_tod_master_data width {0}
	add_connection tod_slave_subsys.port_12_tod_stack_rx_tod_interface/hssi_ss_1.p1_axi_st_rx_ptp_interface
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_rx_tod_interface/hssi_ss_1.p1_axi_st_rx_ptp_interface endPort {}
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_rx_tod_interface/hssi_ss_1.p1_axi_st_rx_ptp_interface endPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_rx_tod_interface/hssi_ss_1.p1_axi_st_rx_ptp_interface startPort {}
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_rx_tod_interface/hssi_ss_1.p1_axi_st_rx_ptp_interface startPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_rx_tod_interface/hssi_ss_1.p1_axi_st_rx_ptp_interface width {0}
	add_connection tod_slave_subsys.port_12_tod_stack_tx_tod_interface/hssi_ss_1.p1_axi_st_tx_ptp_interface
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_tx_tod_interface/hssi_ss_1.p1_axi_st_tx_ptp_interface endPort {}
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_tx_tod_interface/hssi_ss_1.p1_axi_st_tx_ptp_interface endPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_tx_tod_interface/hssi_ss_1.p1_axi_st_tx_ptp_interface startPort {}
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_tx_tod_interface/hssi_ss_1.p1_axi_st_tx_ptp_interface startPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.port_12_tod_stack_tx_tod_interface/hssi_ss_1.p1_axi_st_tx_ptp_interface width {0}
	add_connection tod_slave_subsys.port_8_tod_stack_rx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_rx_tod_96b_data
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_rx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_rx_tod_96b_data endPort {}
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_rx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_rx_tod_96b_data endPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_rx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_rx_tod_96b_data startPort {}
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_rx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_rx_tod_96b_data startPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_rx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_rx_tod_96b_data width {0}
	add_connection tod_slave_subsys.port_8_tod_stack_tx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_tx_tod_96b_data
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_tx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_tx_tod_96b_data endPort {}
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_tx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_tx_tod_96b_data endPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_tx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_tx_tod_96b_data startPort {}
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_tx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_tx_tod_96b_data startPortLSB {0}
	set_connection_parameter_value tod_slave_subsys.port_8_tod_stack_tx_tod_interface/phipps_peak_0.ecpri_oran_top_0_oran_tx_tod_96b_data width {0}
	add_connection tod_timestamp_96b_0.rfp_sync_pul/phipps_peak_0.radio_config_0_auxn_tx_rfp
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul/phipps_peak_0.radio_config_0_auxn_tx_rfp endPort {}
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul/phipps_peak_0.radio_config_0_auxn_tx_rfp endPortLSB {0}
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul/phipps_peak_0.radio_config_0_auxn_tx_rfp startPort {}
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul/phipps_peak_0.radio_config_0_auxn_tx_rfp startPortLSB {0}
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul/phipps_peak_0.radio_config_0_auxn_tx_rfp width {0}
	add_connection tod_timestamp_96b_0.rfp_sync_pul_dup/phipps_peak_0.dxc_ss_top_0_rfp_pulse
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul_dup/phipps_peak_0.dxc_ss_top_0_rfp_pulse endPort {}
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul_dup/phipps_peak_0.dxc_ss_top_0_rfp_pulse endPortLSB {0}
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul_dup/phipps_peak_0.dxc_ss_top_0_rfp_pulse startPort {}
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul_dup/phipps_peak_0.dxc_ss_top_0_rfp_pulse startPortLSB {0}
	set_connection_parameter_value tod_timestamp_96b_0.rfp_sync_pul_dup/phipps_peak_0.dxc_ss_top_0_rfp_pulse width {0}

	# add the exports
	set_interface_property avst_tx_ptp EXPORT_OF avst_axist_bridge_0.avst_tx_ptp
	set_interface_property avst_rx_ptp EXPORT_OF avst_axist_bridge_0.avst_rx_ptp
	set_interface_property ftile_debug_status_econ EXPORT_OF ftile_debug_status_pio_0.external_connection
	set_interface_property hssi_ss_1_p0_axi_st_tx_reset EXPORT_OF hssi_ss_1.p0_axi_st_tx_reset
	set_interface_property hssi_ss_1_p0_axi_st_tx_tuser_last_seg_interface EXPORT_OF hssi_ss_1.p0_axi_st_tx_tuser_last_seg_interface
	set_interface_property hssi_ss_1_p1_axi_st_tx_reset EXPORT_OF hssi_ss_1.p1_axi_st_tx_reset
	set_interface_property hssi_ss_1_p1_axi_st_tx_interface EXPORT_OF hssi_ss_1.p1_axi_st_tx_interface
	set_interface_property hssi_ss_1_p1_axi_st_tx_tuser_last_seg_interface EXPORT_OF hssi_ss_1.p1_axi_st_tx_tuser_last_seg_interface
	set_interface_property hssi_ss_1_p0_axi_st_rx_reset EXPORT_OF hssi_ss_1.p0_axi_st_rx_reset
	set_interface_property hssi_ss_1_p1_axi_st_rx_reset EXPORT_OF hssi_ss_1.p1_axi_st_rx_reset
	set_interface_property hssi_ss_1_p0_axi_st_tx_egrs0_interface EXPORT_OF hssi_ss_1.p0_axi_st_tx_egrs0_interface
	set_interface_property hssi_ss_1_p0_tx_flow_control_interface EXPORT_OF hssi_ss_1.p0_tx_flow_control_interface
	set_interface_property hssi_ss_1_p1_tx_flow_control_interface EXPORT_OF hssi_ss_1.p1_tx_flow_control_interface
	set_interface_property hssi_ss_1_p0_tx_srl_interface EXPORT_OF hssi_ss_1.p0_tx_srl_interface
	set_interface_property hssi_ss_1_p0_rx_srl_interface EXPORT_OF hssi_ss_1.p0_rx_srl_interface
	set_interface_property hssi_ss_1_p1_tx_srl_interface EXPORT_OF hssi_ss_1.p1_tx_srl_interface
	set_interface_property hssi_ss_1_p1_rx_srl_interface EXPORT_OF hssi_ss_1.p1_rx_srl_interface
	set_interface_property hssi_ss_1_p0_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p0_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p1_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p1_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p2_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p2_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p3_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p3_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p4_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p4_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p5_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p5_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p6_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p6_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p7_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p7_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p8_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p8_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p9_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p9_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p10_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p10_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p11_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p11_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p12_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p12_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p13_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p13_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p14_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p14_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p15_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p15_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p16_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p16_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p17_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p17_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p18_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p18_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p19_qsfp_led_sts_if EXPORT_OF hssi_ss_1.p19_qsfp_led_sts_if
	set_interface_property hssi_ss_1_p0_misc_interface EXPORT_OF hssi_ss_1.p0_misc_interface
	set_interface_property hssi_ss_1_p0_tx_ptp_ready EXPORT_OF hssi_ss_1.p0_tx_ptp_ready
	set_interface_property hssi_ss_1_p0_rx_ptp_ready EXPORT_OF hssi_ss_1.p0_rx_ptp_ready
	set_interface_property hssi_ss_1_p0_ptp_offset_data_valid EXPORT_OF hssi_ss_1.p0_ptp_offset_data_valid
	set_interface_property hssi_ss_1_p1_misc_interface EXPORT_OF hssi_ss_1.p1_misc_interface
	set_interface_property hssi_ss_1_p1_tx_ptp_ready EXPORT_OF hssi_ss_1.p1_tx_ptp_ready
	set_interface_property hssi_ss_1_p1_rx_ptp_ready EXPORT_OF hssi_ss_1.p1_rx_ptp_ready
	set_interface_property hssi_ss_1_p1_ptp_offset_data_valid EXPORT_OF hssi_ss_1.p1_ptp_offset_data_valid
	set_interface_property hssi_ss_1_subsystem_cold_rst_n EXPORT_OF hssi_ss_1.subsystem_cold_rst_n
	set_interface_property hssi_ss_1_subsystem_cold_rst_ack_n EXPORT_OF hssi_ss_1.subsystem_cold_rst_ack_n
	set_interface_property hssi_ss_1_i_p0_tx_rst_n EXPORT_OF hssi_ss_1.i_p0_tx_rst_n
	set_interface_property hssi_ss_1_i_p0_rx_rst_n EXPORT_OF hssi_ss_1.i_p0_rx_rst_n
	set_interface_property hssi_ss_1_o_p0_rx_rst_ack_n EXPORT_OF hssi_ss_1.o_p0_rx_rst_ack_n
	set_interface_property hssi_ss_1_o_p0_tx_rst_ack_n EXPORT_OF hssi_ss_1.o_p0_tx_rst_ack_n
	set_interface_property hssi_ss_1_i_p1_tx_rst_n EXPORT_OF hssi_ss_1.i_p1_tx_rst_n
	set_interface_property hssi_ss_1_i_p1_rx_rst_n EXPORT_OF hssi_ss_1.i_p1_rx_rst_n
	set_interface_property hssi_ss_1_o_p1_rx_rst_ack_n EXPORT_OF hssi_ss_1.o_p1_rx_rst_ack_n
	set_interface_property hssi_ss_1_o_p1_tx_rst_ack_n EXPORT_OF hssi_ss_1.o_p1_tx_rst_ack_n
	set_interface_property hssi_ss_1_i_clk_ref EXPORT_OF hssi_ss_1.i_clk_ref
	set_interface_property hssi_ss_1_o_p0_clk_rec_div EXPORT_OF hssi_ss_1.o_p0_clk_rec_div
	set_interface_property qsfpdd_status_pio_external_connection EXPORT_OF qsfpdd_status_pio.external_connection
	set_interface_property hssi_avst_rx_if EXPORT_OF st_splitter_0.out1
	set_interface_property qsfpdd_ctrl_pio_0_econ EXPORT_OF sys_ctrl_pio_0.external_connection
	set_interface_property tod_timestamp_96b_0_pps_in EXPORT_OF tod_timestamp_96b_0.pps_in
	set_interface_property clk_csr_in_clk EXPORT_OF clk_ss_0.clk_csr_in_clk
	set_interface_property clk_dsp_in_clk EXPORT_OF clk_ss_0.clk_dsp_in_clk
	set_interface_property clk_eth_in_clk EXPORT_OF clk_ss_0.clk_eth_in_clk
	set_interface_property dma_subsys_dma_subsys_port12_avst_axist_bridge_0_avst_tx_ptp EXPORT_OF dma_subsys.dma_subsys_port12_avst_axist_bridge_0_avst_tx_ptp
	set_interface_property dma_subsys_dma_subsys_port12_avst_axist_bridge_0_axit_tx_if EXPORT_OF dma_subsys.dma_subsys_port12_avst_axist_bridge_0_axit_tx_if
	set_interface_property dma_subsys_dma_subsys_port12_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req EXPORT_OF dma_subsys.dma_subsys_port12_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req
	set_interface_property port12_eth_link_down EXPORT_OF dma_subsys.dma_subsys_port12_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_eth_link_down
	set_interface_property dma_subsys_dma_subsys_port8_avst_axist_bridge_0_avst_tx_ptp EXPORT_OF dma_subsys.dma_subsys_port8_avst_axist_bridge_0_avst_tx_ptp
	set_interface_property dma_subsys_dma_subsys_port8_avst_axist_bridge_0_axit_tx_if EXPORT_OF dma_subsys.dma_subsys_port8_avst_axist_bridge_0_axit_tx_if
	set_interface_property dma_subsys_dma_subsys_port8_avst_axist_bridge_0_axist_rx_if EXPORT_OF dma_subsys.dma_subsys_port8_avst_axist_bridge_0_axist_rx_if
	set_interface_property dma_subsys_port8_hssi_ets_ts_adapter_0_egrs_ts_hssi EXPORT_OF dma_subsys.dma_subsys_port8_hssi_ets_ts_adapter_0_egrs_ts_hssi
	set_interface_property dma_subsys_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts EXPORT_OF dma_subsys.ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts
	set_interface_property dma_subsys_dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req EXPORT_OF dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req
	set_interface_property port8_eth_link_down EXPORT_OF dma_subsys.dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_eth_link_down
	set_interface_property dma_subsys_ninit_done EXPORT_OF dma_subsys.ninit_done
	set_interface_property agilex_hps_f2h_stm_hw_events EXPORT_OF hps_sub_sys.agilex_hps_f2h_stm_hw_events
	set_interface_property agilex_hps_h2f_cs EXPORT_OF hps_sub_sys.agilex_hps_h2f_cs
	set_interface_property hps_io EXPORT_OF hps_sub_sys.agilex_hps_hps_io
	set_interface_property agilex_hps_h2f_reset EXPORT_OF hps_sub_sys.agilex_hps_h2f_reset
	set_interface_property f2h_irq1 EXPORT_OF hps_sub_sys.agilex_hps_f2h_irq1
	set_interface_property emif_hps_pll_ref_clk EXPORT_OF hps_sub_sys.emif_hps_pll_ref_clk
	set_interface_property emif_hps_oct EXPORT_OF hps_sub_sys.emif_hps_oct
	set_interface_property emif_hps_mem EXPORT_OF hps_sub_sys.emif_hps_mem
	set_interface_property master_tod_top_0_pulse_per_second EXPORT_OF mtod_subsys.master_tod_top_0_pulse_per_second
	set_interface_property mtod_subsys_master_tod_top_0_i_upstr_pll EXPORT_OF mtod_subsys.master_tod_top_0_i_upstr_pll
	set_interface_property mtod_subsys_pps_in EXPORT_OF mtod_subsys.mtod_subsys_pps_load_tod_0_pps_interface
	set_interface_property button_pio_external_connection EXPORT_OF periph.button_pio_external_connection
	set_interface_property dipsw_pio_external_connection EXPORT_OF periph.dipsw_pio_external_connection
	set_interface_property led_pio_external_connection EXPORT_OF periph.led_pio_external_connection
	set_interface_property ddc_avst_sink EXPORT_OF phipps_peak_0.ddc_avst_sink
	set_interface_property duc_avst_source EXPORT_OF phipps_peak_0.duc_avst_source
	set_interface_property ptp_tod_concat_out EXPORT_OF phipps_peak_0.ptp_tod_concat_out
	set_interface_property phipps_peak_0_rx_pcs_ready EXPORT_OF phipps_peak_0.rx_pcs_ready
	set_interface_property phipps_peak_0_tx_lanes_stable EXPORT_OF phipps_peak_0.tx_lanes_stable
	set_interface_property rst_csr_in_reset EXPORT_OF rst_ss_0.rst_csr_in_reset
	set_interface_property rst_dsp_in_reset EXPORT_OF rst_ss_0.rst_dsp_in_reset
	set_interface_property rst_eth_in_reset EXPORT_OF rst_ss_0.rst_eth_in_reset
	set_interface_property clk_100 EXPORT_OF sys_manager.clk_100_in_clk
	set_interface_property dma_subsys_port0_rx_dma_resetn_reset_n EXPORT_OF sys_manager.dma_subsys_port0_rx_dma_resetn_in_reset
	set_interface_port_property dma_subsys_port0_rx_dma_resetn_reset_n dma_subsys_port0_rx_dma_resetn_reset_n_reset_n NAME dma_subsys_port0_rx_dma_resetn_reset_n
	set_interface_property dma_subsys_port1_rx_dma_resetn_reset_n EXPORT_OF sys_manager.dma_subsys_port1_rx_dma_resetn_in_reset
	set_interface_port_property dma_subsys_port1_rx_dma_resetn_reset_n dma_subsys_port1_rx_dma_resetn_reset_n_reset_n NAME dma_subsys_port1_rx_dma_resetn_reset_n
	set_interface_property qsys_top_master_todclk_0_in_clk EXPORT_OF sys_manager.qsys_top_master_todclk_0_in_clk
	set_interface_property reset EXPORT_OF sys_manager.rst_in_in_reset
	set_interface_property ninit_done EXPORT_OF sys_manager.user_rst_clkgate_0_ninit_done
	set_interface_property tod_slave_subsys_port_12_tod_stack_tx_pll_locked EXPORT_OF tod_slave_subsys.port_12_tod_stack_tx_pll_locked
	set_interface_property tod_slave_subsys_port_12_tod_stack_todsync_sel EXPORT_OF tod_slave_subsys.port_12_tod_stack_todsync_sel
	set_interface_property tod_slave_subsys_port_8_tod_stack_tx_pll_locked EXPORT_OF tod_slave_subsys.port_8_tod_stack_tx_pll_locked
	set_interface_property tod_slave_subsys_port_8_tod_stack_todsync_sel EXPORT_OF tod_slave_subsys.port_8_tod_stack_todsync_sel

	# set values for exposed HDL parameters
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.syncResets TRUE
	set_domain_assignment dma_subsys.agilex_axi_bridge_for_acp_0_m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.burstAdapterImplementation PER_BURST_TYPE_CONVERTER
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.clockCrossingAdapter AUTO
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.enableAllPipelines FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.enableEccProtection FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.enableInstrumentation FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.interconnectType STANDARD
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.maxAdditionalLatency 4
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.syncResets TRUE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_axi_master qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.burstAdapterImplementation PER_BURST_TYPE_CONVERTER
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.clockCrossingAdapter AUTO
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.enableAllPipelines FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.enableEccProtection FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.enableInstrumentation FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.interconnectType STANDARD
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.maxAdditionalLatency 4
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.syncResets TRUE
	set_domain_assignment hps_sub_sys.agilex_hps_h2f_lw_axi_master qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.enableAllPipelines FALSE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.enableEccProtection FALSE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.enableInstrumentation FALSE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.interconnectType STANDARD
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.maxAdditionalLatency 1
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.syncResets TRUE
	set_domain_assignment jtg_mst.hps_m_master qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
	set_postadaptation_assignment mm_interconnect_0|cmd_demux.src0/crosser.in qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|cmd_demux.src1/crosser_001.in qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|crosser_003.out/rsp_mux.sink1 qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_agent.cp/router_001.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_limiter.rsp_src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_agent.cp/router_002.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_rx_dma_ch1_write_master_agent.cp/router_003.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_agent.cp/router_004.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_limiter.rsp_src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_agent.cp/router_005.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_tx_dma_ch1_read_master_agent.cp/router_006.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|ftile_25gbe_1588_tx_dma_ch1_read_master_limiter.rsp_src/ftile_25gbe_1588_tx_dma_ch1_read_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|router_001.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_limiter.cmd_sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|router_002.src/cmd_demux_002.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|router_003.src/cmd_demux_003.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|router_004.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_limiter.cmd_sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|router_005.src/cmd_demux_005.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|router_006.src/ftile_25gbe_1588_tx_dma_ch1_read_master_limiter.cmd_sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|rsp_mux.src/ext_hps_m_master_expanded_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|rsp_mux_002.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|rsp_mux_003.src/ftile_25gbe_1588_rx_dma_ch1_write_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_0|rsp_mux_005.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_agent.rp qsys_mm.postTransform.pipelineCount 1

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="avst_axist_bridge_0">
  <datum __value="_sortIndex" value="16" type="int" />
 </element>
 <element __value="clk_ss_0">
  <datum __value="_sortIndex" value="14" type="int" />
 </element>
 <element __value="dma_subsys">
  <datum __value="_sortIndex" value="7" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="ftile_debug_status_pio_0">
  <datum __value="_sortIndex" value="10" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="ftile_debug_status_pio_0.irq">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="hps_sub_sys">
  <datum __value="_sortIndex" value="6" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="hssi_ss_1">
  <datum __value="_sortIndex" value="12" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="jtg_mst">
  <datum __value="_sortIndex" value="3" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="mtod_subsys">
  <datum __value="_sortIndex" value="4" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="niosv">
  <datum __value="_sortIndex" value="2" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="ocm">
  <datum __value="_sortIndex" value="1" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="ocm.s1">
  <datum __value="baseAddress" value="0" type="String" />
 </element>
 <element __value="periph">
  <datum __value="_sortIndex" value="8" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="periph.pb_cpu_0_s0">
  <datum __value="baseAddress" value="266240" type="String" />
 </element>
 <element __value="phipps_peak_0">
  <datum __value="_sortIndex" value="13" type="int" />
 </element>
 <element __value="phipps_peak_0.h2f_bridge_s0">
  <datum __value="baseAddress" value="83886080" type="String" />
 </element>
 <element __value="phipps_peak_0.h2f_lw_bridge_s0">
  <datum __value="baseAddress" value="1048576" type="String" />
 </element>
 <element __value="qsfpdd_status_pio">
  <datum __value="_sortIndex" value="9" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="qsfpdd_status_pio.irq">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="rst_ss_0">
  <datum __value="_sortIndex" value="15" type="int" />
 </element>
 <element __value="st_splitter_0">
  <datum __value="_sortIndex" value="17" type="int" />
 </element>
 <element __value="sysA_0">
  <datum __value="_sortIndex" value="14" type="int" />
 </element>
 <element __value="sys_ctrl_pio_0">
  <datum __value="_sortIndex" value="11" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="sys_manager">
  <datum __value="_sortIndex" value="0" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="tod_slave_subsys">
  <datum __value="_sortIndex" value="5" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="tod_timestamp_96b_0">
  <datum __value="_sortIndex" value="18" type="int" />
 </element>
 <element __value="tod_timestamp_96b_0.tod_timestamp_96b_csr">
  <datum __value="baseAddress" value="327680" type="String" />
 </element>
</bonusData>
}
	set_module_property FILE {qsys_top.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {qsys_top}

	# save the system
	sync_sysinfo_parameters
	save_system qsys_top
}

# create the system "clk_ss"
proc do_create_clk_ss {} {
	# create the system
	create_system clk_ss
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component clk_csr ip/clk_ss/clk_csr.ip altera_clock_bridge clk_csr 19.2.0
	load_component clk_csr
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clk_dsp ip/clk_ss/clk_dsp.ip altera_clock_bridge clk_dsp 19.2.0
	load_component clk_dsp
	set_component_parameter_value EXPLICIT_CLOCK_RATE {50000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {50000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {50000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clk_eth ip/clk_ss/clk_eth.ip altera_clock_bridge clk_eth 19.2.0
	load_component clk_eth
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_eth
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clk_ftile_402 ip/clk_ss/clk_ftile_402.ip altera_clock_bridge clk_ftile_402 19.2.0
	load_component clk_ftile_402
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_ftile_402
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the exports
	set_interface_property clk_csr_in_clk EXPORT_OF clk_csr.in_clk
	set_interface_property clk_csr_out_clk EXPORT_OF clk_csr.out_clk
	set_interface_property clk_dsp_in_clk EXPORT_OF clk_dsp.in_clk
	set_interface_property clk_dsp_out_clk EXPORT_OF clk_dsp.out_clk
	set_interface_property clk_eth_in_clk EXPORT_OF clk_eth.in_clk
	set_interface_property clk_eth_out_clk EXPORT_OF clk_eth.out_clk
	set_interface_property clk_ftile_402_in_clk EXPORT_OF clk_ftile_402.in_clk
	set_interface_property clk_ftile_402_out_clk EXPORT_OF clk_ftile_402.out_clk

	# set values for exposed HDL parameters

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="clk_csr">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="clk_dsp">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="clk_eth">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="clk_ftile_402">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {clk_ss.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {clk_ss}

	# save the system
	sync_sysinfo_parameters
	save_system clk_ss
}

# create the system "dma_subsystem"
proc do_create_dma_subsystem {} {
	# create the system
	create_system dma_subsystem
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component agilex_axi_bridge_for_acp_0 ip/dma_subsystem/dma_subsystem_agilex_axi_bridge_for_acp_0.ip agilex_axi_bridge_for_acp agilex_axi_bridge_for_acp_0 19.2.0
	load_component agilex_axi_bridge_for_acp_0
	set_component_parameter_value ADDR_WIDTH {34}
	set_component_parameter_value ARBAR_OVERRIDE {0}
	set_component_parameter_value ARCACHE_OVERRIDE {2}
	set_component_parameter_value ARDOMAIN_OVERRIDE {0}
	set_component_parameter_value ARSNOOP_OVERRIDE {0}
	set_component_parameter_value AWBAR_OVERRIDE {0}
	set_component_parameter_value AWCACHE_OVERRIDE {2}
	set_component_parameter_value AWDOMAIN_OVERRIDE {0}
	set_component_parameter_value AWSNOOP_OVERRIDE {0}
	set_component_parameter_value AxPROT_OVERRIDE {1}
	set_component_parameter_value AxUSER_OVERRIDE {224}
	set_component_parameter_value CSR_EN {1}
	set_component_parameter_value DATA_WIDTH {512}
	set_component_parameter_value GPIO_EN {0}
	set_component_parameter_value RSB_SID_OVERRIDE {0}
	set_component_parameter_value RSB_SSD_OVERRIDE {0}
	set_component_parameter_value WSB_SID_OVERRIDE {0}
	set_component_parameter_value WSB_SSD_OVERRIDE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation agilex_axi_bridge_for_acp_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clock}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface csr_clock clock INPUT
	set_instantiation_interface_parameter_value csr_clock clockRate {0}
	set_instantiation_interface_parameter_value csr_clock externallyDriven {false}
	set_instantiation_interface_parameter_value csr_clock ptfSchematicName {}
	add_instantiation_interface_port csr_clock csr_clk clk 1 STD_LOGIC Input
	add_instantiation_interface csr_reset reset INPUT
	set_instantiation_interface_parameter_value csr_reset associatedClock {csr_clock}
	set_instantiation_interface_parameter_value csr_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port csr_reset csr_reset reset 1 STD_LOGIC Input
	add_instantiation_interface csr avalon INPUT
	set_instantiation_interface_parameter_value csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value csr addressGroup {0}
	set_instantiation_interface_parameter_value csr addressSpan {8}
	set_instantiation_interface_parameter_value csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value csr associatedClock {csr_clock}
	set_instantiation_interface_parameter_value csr associatedReset {csr_reset}
	set_instantiation_interface_parameter_value csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value csr bridgesToMaster {}
	set_instantiation_interface_parameter_value csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value csr dfhGroupId {0}
	set_instantiation_interface_parameter_value csr dfhParameterData {}
	set_instantiation_interface_parameter_value csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value csr dfhParameterId {}
	set_instantiation_interface_parameter_value csr dfhParameterName {}
	set_instantiation_interface_parameter_value csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value csr holdTime {0}
	set_instantiation_interface_parameter_value csr interleaveBursts {false}
	set_instantiation_interface_parameter_value csr isBigEndian {false}
	set_instantiation_interface_parameter_value csr isFlash {false}
	set_instantiation_interface_parameter_value csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value csr linewrapBursts {false}
	set_instantiation_interface_parameter_value csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value csr prSafe {false}
	set_instantiation_interface_parameter_value csr printableDevice {false}
	set_instantiation_interface_parameter_value csr readLatency {2}
	set_instantiation_interface_parameter_value csr readWaitStates {0}
	set_instantiation_interface_parameter_value csr readWaitTime {0}
	set_instantiation_interface_parameter_value csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value csr setupTime {0}
	set_instantiation_interface_parameter_value csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value csr transparentBridge {false}
	set_instantiation_interface_parameter_value csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value csr writeLatency {0}
	set_instantiation_interface_parameter_value csr writeWaitStates {0}
	set_instantiation_interface_parameter_value csr writeWaitTime {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value csr address_map {<address-map><slave name='csr' start='0x0' end='0x8' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value csr address_width {3}
	set_instantiation_interface_sysinfo_parameter_value csr max_slave_data_width {32}
	add_instantiation_interface_port csr addr address 1 STD_LOGIC Input
	add_instantiation_interface_port csr read read 1 STD_LOGIC Input
	add_instantiation_interface_port csr write write 1 STD_LOGIC Input
	add_instantiation_interface_port csr writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port csr readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface m0 acelite OUTPUT
	set_instantiation_interface_parameter_value m0 associatedClock {clock}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 combinedIssuingCapability {16}
	set_instantiation_interface_parameter_value m0 issuesFIXEDBursts {true}
	set_instantiation_interface_parameter_value m0 issuesINCRBursts {true}
	set_instantiation_interface_parameter_value m0 issuesWRAPBursts {true}
	set_instantiation_interface_parameter_value m0 maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value m0 maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value m0 maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value m0 poison {false}
	set_instantiation_interface_parameter_value m0 readIssuingCapability {8}
	set_instantiation_interface_parameter_value m0 traceSignals {false}
	set_instantiation_interface_parameter_value m0 trustzoneAware {true}
	set_instantiation_interface_parameter_value m0 uniqueIdSupport {false}
	set_instantiation_interface_parameter_value m0 wakeupSignals {false}
	set_instantiation_interface_parameter_value m0 writeIssuingCapability {8}
	add_instantiation_interface_port m0 axm_m0_araddr araddr 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arburst arburst 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arcache arcache 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arid arid 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arlen arlen 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arlock arlock 1 STD_LOGIC Output
	add_instantiation_interface_port m0 axm_m0_arprot arprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arqos arqos 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arready arready 1 STD_LOGIC Input
	add_instantiation_interface_port m0 axm_m0_arsize arsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arvalid arvalid 1 STD_LOGIC Output
	add_instantiation_interface_port m0 axm_m0_arsnoop arsnoop 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_ardomain ardomain 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_arbar arbar 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_aruser aruser 23 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awaddr awaddr 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awburst awburst 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awcache awcache 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awid awid 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awlen awlen 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awlock awlock 1 STD_LOGIC Output
	add_instantiation_interface_port m0 axm_m0_awprot awprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awready awready 1 STD_LOGIC Input
	add_instantiation_interface_port m0 axm_m0_awsize awsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awvalid awvalid 1 STD_LOGIC Output
	add_instantiation_interface_port m0 axm_m0_awqos awqos 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_bid bid 5 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 axm_m0_bready bready 1 STD_LOGIC Output
	add_instantiation_interface_port m0 axm_m0_bresp bresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 axm_m0_bvalid bvalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 axm_m0_rdata rdata 512 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 axm_m0_rid rid 5 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 axm_m0_rlast rlast 1 STD_LOGIC Input
	add_instantiation_interface_port m0 axm_m0_rready rready 1 STD_LOGIC Output
	add_instantiation_interface_port m0 axm_m0_rresp rresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 axm_m0_rvalid rvalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 axm_m0_wdata wdata 512 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_wlast wlast 1 STD_LOGIC Output
	add_instantiation_interface_port m0 axm_m0_wready wready 1 STD_LOGIC Input
	add_instantiation_interface_port m0 axm_m0_wstrb wstrb 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_wvalid wvalid 1 STD_LOGIC Output
	add_instantiation_interface_port m0 axm_m0_awsnoop awsnoop 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awdomain awdomain 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awbar awbar 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 axm_m0_awuser awuser 23 STD_LOGIC_VECTOR Output
	add_instantiation_interface s0 axi4 INPUT
	set_instantiation_interface_parameter_value s0 associatedClock {clock}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 combinedAcceptanceCapability {16}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value s0 maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value s0 maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value s0 poison {false}
	set_instantiation_interface_parameter_value s0 readAcceptanceCapability {8}
	set_instantiation_interface_parameter_value s0 readDataReorderingDepth {8}
	set_instantiation_interface_parameter_value s0 traceSignals {false}
	set_instantiation_interface_parameter_value s0 trustzoneAware {true}
	set_instantiation_interface_parameter_value s0 uniqueIdSupport {false}
	set_instantiation_interface_parameter_value s0 wakeupSignals {false}
	set_instantiation_interface_parameter_value s0 writeAcceptanceCapability {8}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 axs_s0_araddr araddr 34 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_arburst arburst 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_arcache arcache 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_arid arid 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_arlen arlen 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_arlock arlock 1 STD_LOGIC Input
	add_instantiation_interface_port s0 axs_s0_arprot arprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_arready arready 1 STD_LOGIC Output
	add_instantiation_interface_port s0 axs_s0_arsize arsize 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_arvalid arvalid 1 STD_LOGIC Input
	add_instantiation_interface_port s0 axs_s0_awaddr awaddr 34 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_awburst awburst 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_awcache awcache 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_awid awid 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_awlen awlen 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_awlock awlock 1 STD_LOGIC Input
	add_instantiation_interface_port s0 axs_s0_awprot awprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_awready awready 1 STD_LOGIC Output
	add_instantiation_interface_port s0 axs_s0_awsize awsize 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_awvalid awvalid 1 STD_LOGIC Input
	add_instantiation_interface_port s0 axs_s0_bid bid 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 axs_s0_bready bready 1 STD_LOGIC Input
	add_instantiation_interface_port s0 axs_s0_bresp bresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 axs_s0_bvalid bvalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 axs_s0_rdata rdata 512 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 axs_s0_rid rid 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 axs_s0_rlast rlast 1 STD_LOGIC Output
	add_instantiation_interface_port s0 axs_s0_rready rready 1 STD_LOGIC Input
	add_instantiation_interface_port s0 axs_s0_rresp rresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 axs_s0_rvalid rvalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 axs_s0_wdata wdata 512 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_wlast wlast 1 STD_LOGIC Input
	add_instantiation_interface_port s0 axs_s0_wready wready 1 STD_LOGIC Output
	add_instantiation_interface_port s0 axs_s0_wstrb wstrb 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 axs_s0_wvalid wvalid 1 STD_LOGIC Input
	save_instantiation
	add_component dma_clk_100 ip/dma_subsystem/dma_clk_100.ip altera_clock_bridge dma_clk_100 19.2.0
	load_component dma_clk_100
	set_component_parameter_value EXPLICIT_CLOCK_RATE {100000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation dma_clk_100
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {100000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {100000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component dma_clk_out_bridge_0 ip/dma_subsystem/dma_clk_out_bridge_0.ip altera_clock_bridge dma_clk_out_bridge_0 19.2.0
	load_component dma_clk_out_bridge_0
	set_component_parameter_value EXPLICIT_CLOCK_RATE {207519531.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation dma_clk_out_bridge_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {207519531}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {207519531}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component dma_rst_100 ip/dma_subsystem/dma_rst_100.ip altera_reset_bridge dma_rst_100 19.2.0
	load_component dma_rst_100
	set_component_parameter_value ACTIVE_LOW_RESET {0}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation dma_rst_100
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset reset 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset reset 1 STD_LOGIC Output
	save_instantiation
	add_component dma_ss_master ip/dma_subsystem/dma_ss_master.ip altera_avalon_mm_bridge dma_ss_master 20.0.1
	load_component dma_ss_master
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {34}
	set_component_parameter_value DATA_WIDTH {512}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {16}
	set_component_parameter_value MAX_PENDING_RESPONSES {32}
	set_component_parameter_value MAX_PENDING_WRITES {32}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {0}
	set_component_parameter_value USE_RESPONSE {1}
	set_component_parameter_value USE_WRITERESPONSE {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation dma_ss_master
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {17179869184}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {32}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {32}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 512 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_response response 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 5 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 512 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 34 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_writeresponsevalid writeresponsevalid 1 STD_LOGIC Output
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 512 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_response response 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 512 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_writeresponsevalid writeresponsevalid 1 STD_LOGIC Input
	save_instantiation
	add_instance dma_subsys_port12 subsys_ftile_25gbe_1588
	add_instance dma_subsys_port8 subsys_ftile_25gbe_1588
	add_component ext_hps_m_master ip/qsys_top/ext_hps_m_master.ip altera_address_span_extender altera_address_span_extender_inst 19.2.0
	load_component ext_hps_m_master
	set_component_parameter_value BURSTCOUNT_WIDTH {1}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value ENABLE_SLAVE_PORT {0}
	set_component_parameter_value MASTER_ADDRESS_DEF {0}
	set_component_parameter_value MASTER_ADDRESS_WIDTH {34}
	set_component_parameter_value MAX_PENDING_READS {1}
	set_component_parameter_value SLAVE_ADDRESS_WIDTH {30}
	set_component_parameter_value SUB_WINDOW_COUNT {1}
	set_component_parameter_value SYNC_RESET {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ext_hps_m_master
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BURSTCOUNT_WIDTH {1}
	set_instantiation_assignment_value embeddedsw.CMacro.BYTEENABLE_WIDTH {4}
	set_instantiation_assignment_value embeddedsw.CMacro.CNTL_ADDRESS_WIDTH {1}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.MASTER_ADDRESS_WIDTH {34}
	set_instantiation_assignment_value embeddedsw.CMacro.MAX_BURST_BYTES {4}
	set_instantiation_assignment_value embeddedsw.CMacro.MAX_BURST_WORDS {1}
	set_instantiation_assignment_value embeddedsw.CMacro.SLAVE_ADDRESS_SHIFT {2}
	set_instantiation_assignment_value embeddedsw.CMacro.SLAVE_ADDRESS_WIDTH {30}
	set_instantiation_assignment_value embeddedsw.CMacro.SUB_WINDOW_COUNT {1}
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clock}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface windowed_slave avalon INPUT
	set_instantiation_interface_parameter_value windowed_slave addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value windowed_slave addressGroup {0}
	set_instantiation_interface_parameter_value windowed_slave addressSpan {4294967296}
	set_instantiation_interface_parameter_value windowed_slave addressUnits {WORDS}
	set_instantiation_interface_parameter_value windowed_slave alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value windowed_slave associatedClock {clock}
	set_instantiation_interface_parameter_value windowed_slave associatedReset {reset}
	set_instantiation_interface_parameter_value windowed_slave bitsPerSymbol {8}
	set_instantiation_interface_parameter_value windowed_slave bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value windowed_slave bridgesToMaster {expanded_master}
	set_instantiation_interface_parameter_value windowed_slave burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value windowed_slave burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value windowed_slave constantBurstBehavior {false}
	set_instantiation_interface_parameter_value windowed_slave dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value windowed_slave dfhFeatureId {35}
	set_instantiation_interface_parameter_value windowed_slave dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value windowed_slave dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value windowed_slave dfhGroupId {0}
	set_instantiation_interface_parameter_value windowed_slave dfhParameterData {}
	set_instantiation_interface_parameter_value windowed_slave dfhParameterDataLength {}
	set_instantiation_interface_parameter_value windowed_slave dfhParameterId {}
	set_instantiation_interface_parameter_value windowed_slave dfhParameterName {}
	set_instantiation_interface_parameter_value windowed_slave dfhParameterVersion {}
	set_instantiation_interface_parameter_value windowed_slave explicitAddressSpan {0}
	set_instantiation_interface_parameter_value windowed_slave holdTime {0}
	set_instantiation_interface_parameter_value windowed_slave interleaveBursts {false}
	set_instantiation_interface_parameter_value windowed_slave isBigEndian {false}
	set_instantiation_interface_parameter_value windowed_slave isFlash {false}
	set_instantiation_interface_parameter_value windowed_slave isMemoryDevice {false}
	set_instantiation_interface_parameter_value windowed_slave isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value windowed_slave linewrapBursts {false}
	set_instantiation_interface_parameter_value windowed_slave maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value windowed_slave maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value windowed_slave minimumReadLatency {1}
	set_instantiation_interface_parameter_value windowed_slave minimumResponseLatency {1}
	set_instantiation_interface_parameter_value windowed_slave minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value windowed_slave prSafe {false}
	set_instantiation_interface_parameter_value windowed_slave printableDevice {false}
	set_instantiation_interface_parameter_value windowed_slave readLatency {0}
	set_instantiation_interface_parameter_value windowed_slave readWaitStates {1}
	set_instantiation_interface_parameter_value windowed_slave readWaitTime {1}
	set_instantiation_interface_parameter_value windowed_slave registerIncomingSignals {false}
	set_instantiation_interface_parameter_value windowed_slave registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value windowed_slave setupTime {0}
	set_instantiation_interface_parameter_value windowed_slave timingUnits {Cycles}
	set_instantiation_interface_parameter_value windowed_slave transparentBridge {false}
	set_instantiation_interface_parameter_value windowed_slave waitrequestAllowance {0}
	set_instantiation_interface_parameter_value windowed_slave wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value windowed_slave writeLatency {0}
	set_instantiation_interface_parameter_value windowed_slave writeWaitStates {0}
	set_instantiation_interface_parameter_value windowed_slave writeWaitTime {0}
	set_instantiation_interface_assignment_value windowed_slave embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value windowed_slave embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value windowed_slave embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value windowed_slave embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value windowed_slave address_map {<address-map><slave name='windowed_slave' start='0x0' end='0x40000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value windowed_slave address_width {18}
	set_instantiation_interface_sysinfo_parameter_value windowed_slave max_slave_data_width {32}
	add_instantiation_interface_port windowed_slave avs_s0_address address 30 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port windowed_slave avs_s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port windowed_slave avs_s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port windowed_slave avs_s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port windowed_slave avs_s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port windowed_slave avs_s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port windowed_slave avs_s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port windowed_slave avs_s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port windowed_slave avs_s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface expanded_master avalon OUTPUT
	set_instantiation_interface_parameter_value expanded_master adaptsTo {}
	set_instantiation_interface_parameter_value expanded_master addressGroup {0}
	set_instantiation_interface_parameter_value expanded_master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value expanded_master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value expanded_master associatedClock {clock}
	set_instantiation_interface_parameter_value expanded_master associatedReset {reset}
	set_instantiation_interface_parameter_value expanded_master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value expanded_master burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value expanded_master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value expanded_master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value expanded_master dBSBigEndian {false}
	set_instantiation_interface_parameter_value expanded_master doStreamReads {false}
	set_instantiation_interface_parameter_value expanded_master doStreamWrites {false}
	set_instantiation_interface_parameter_value expanded_master holdTime {0}
	set_instantiation_interface_parameter_value expanded_master interleaveBursts {false}
	set_instantiation_interface_parameter_value expanded_master isAsynchronous {false}
	set_instantiation_interface_parameter_value expanded_master isBigEndian {false}
	set_instantiation_interface_parameter_value expanded_master isReadable {false}
	set_instantiation_interface_parameter_value expanded_master isWriteable {false}
	set_instantiation_interface_parameter_value expanded_master linewrapBursts {false}
	set_instantiation_interface_parameter_value expanded_master maxAddressWidth {32}
	set_instantiation_interface_parameter_value expanded_master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value expanded_master maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value expanded_master minimumReadLatency {1}
	set_instantiation_interface_parameter_value expanded_master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value expanded_master prSafe {false}
	set_instantiation_interface_parameter_value expanded_master readLatency {0}
	set_instantiation_interface_parameter_value expanded_master readWaitTime {1}
	set_instantiation_interface_parameter_value expanded_master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value expanded_master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value expanded_master setupTime {0}
	set_instantiation_interface_parameter_value expanded_master timingUnits {Cycles}
	set_instantiation_interface_parameter_value expanded_master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value expanded_master writeWaitTime {0}
	add_instantiation_interface_port expanded_master avm_m0_address address 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port expanded_master avm_m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port expanded_master avm_m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port expanded_master avm_m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port expanded_master avm_m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port expanded_master avm_m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port expanded_master avm_m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port expanded_master avm_m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port expanded_master avm_m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component iopll_clk_avst_div2 ip/subsys_ftile_25gbe_1588/iopll_clk_avst_div2.ip altera_iopll altera_iopll_inst 19.3.1
	load_component iopll_clk_avst_div2
	set_component_parameter_value gui_active_clk {0}
	set_component_parameter_value gui_c_cnt_in_src0 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src1 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src2 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src3 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src4 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src5 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src6 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src7 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src8 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_cal_code_hex_file {iossm.hex}
	set_component_parameter_value gui_cal_converge {0}
	set_component_parameter_value gui_cal_error {cal_clean}
	set_component_parameter_value gui_cascade_counter0 {0}
	set_component_parameter_value gui_cascade_counter1 {0}
	set_component_parameter_value gui_cascade_counter10 {0}
	set_component_parameter_value gui_cascade_counter11 {0}
	set_component_parameter_value gui_cascade_counter12 {0}
	set_component_parameter_value gui_cascade_counter13 {0}
	set_component_parameter_value gui_cascade_counter14 {0}
	set_component_parameter_value gui_cascade_counter15 {0}
	set_component_parameter_value gui_cascade_counter16 {0}
	set_component_parameter_value gui_cascade_counter17 {0}
	set_component_parameter_value gui_cascade_counter2 {0}
	set_component_parameter_value gui_cascade_counter3 {0}
	set_component_parameter_value gui_cascade_counter4 {0}
	set_component_parameter_value gui_cascade_counter5 {0}
	set_component_parameter_value gui_cascade_counter6 {0}
	set_component_parameter_value gui_cascade_counter7 {0}
	set_component_parameter_value gui_cascade_counter8 {0}
	set_component_parameter_value gui_cascade_counter9 {0}
	set_component_parameter_value gui_cascade_outclk_index {0}
	set_component_parameter_value gui_clk_bad {0}
	set_component_parameter_value gui_clock_name_global {0}
	set_component_parameter_value gui_clock_name_string0 {outclk0}
	set_component_parameter_value gui_clock_name_string1 {outclk1}
	set_component_parameter_value gui_clock_name_string10 {outclk10}
	set_component_parameter_value gui_clock_name_string11 {outclk11}
	set_component_parameter_value gui_clock_name_string12 {outclk12}
	set_component_parameter_value gui_clock_name_string13 {outclk13}
	set_component_parameter_value gui_clock_name_string14 {outclk14}
	set_component_parameter_value gui_clock_name_string15 {outclk15}
	set_component_parameter_value gui_clock_name_string16 {outclk16}
	set_component_parameter_value gui_clock_name_string17 {outclk17}
	set_component_parameter_value gui_clock_name_string2 {outclk2}
	set_component_parameter_value gui_clock_name_string3 {outclk3}
	set_component_parameter_value gui_clock_name_string4 {outclk4}
	set_component_parameter_value gui_clock_name_string5 {outclk5}
	set_component_parameter_value gui_clock_name_string6 {outclk6}
	set_component_parameter_value gui_clock_name_string7 {outclk7}
	set_component_parameter_value gui_clock_name_string8 {outclk8}
	set_component_parameter_value gui_clock_name_string9 {outclk9}
	set_component_parameter_value gui_clock_to_compensate {0}
	set_component_parameter_value gui_debug_mode {0}
	set_component_parameter_value gui_divide_factor_c0 {4}
	set_component_parameter_value gui_divide_factor_c1 {6}
	set_component_parameter_value gui_divide_factor_c10 {6}
	set_component_parameter_value gui_divide_factor_c11 {6}
	set_component_parameter_value gui_divide_factor_c12 {6}
	set_component_parameter_value gui_divide_factor_c13 {6}
	set_component_parameter_value gui_divide_factor_c14 {6}
	set_component_parameter_value gui_divide_factor_c15 {6}
	set_component_parameter_value gui_divide_factor_c16 {6}
	set_component_parameter_value gui_divide_factor_c17 {6}
	set_component_parameter_value gui_divide_factor_c2 {6}
	set_component_parameter_value gui_divide_factor_c3 {6}
	set_component_parameter_value gui_divide_factor_c4 {6}
	set_component_parameter_value gui_divide_factor_c5 {6}
	set_component_parameter_value gui_divide_factor_c6 {6}
	set_component_parameter_value gui_divide_factor_c7 {6}
	set_component_parameter_value gui_divide_factor_c8 {6}
	set_component_parameter_value gui_divide_factor_c9 {6}
	set_component_parameter_value gui_divide_factor_n {2}
	set_component_parameter_value gui_dps_cntr {C0}
	set_component_parameter_value gui_dps_dir {Positive}
	set_component_parameter_value gui_dps_num {1}
	set_component_parameter_value gui_dsm_out_sel {1st_order}
	set_component_parameter_value gui_duty_cycle0 {50.0}
	set_component_parameter_value gui_duty_cycle1 {50.0}
	set_component_parameter_value gui_duty_cycle10 {50.0}
	set_component_parameter_value gui_duty_cycle11 {50.0}
	set_component_parameter_value gui_duty_cycle12 {50.0}
	set_component_parameter_value gui_duty_cycle13 {50.0}
	set_component_parameter_value gui_duty_cycle14 {50.0}
	set_component_parameter_value gui_duty_cycle15 {50.0}
	set_component_parameter_value gui_duty_cycle16 {50.0}
	set_component_parameter_value gui_duty_cycle17 {50.0}
	set_component_parameter_value gui_duty_cycle2 {50.0}
	set_component_parameter_value gui_duty_cycle3 {50.0}
	set_component_parameter_value gui_duty_cycle4 {50.0}
	set_component_parameter_value gui_duty_cycle5 {50.0}
	set_component_parameter_value gui_duty_cycle6 {50.0}
	set_component_parameter_value gui_duty_cycle7 {50.0}
	set_component_parameter_value gui_duty_cycle8 {50.0}
	set_component_parameter_value gui_duty_cycle9 {50.0}
	set_component_parameter_value gui_en_adv_params {1}
	set_component_parameter_value gui_en_dps_ports {0}
	set_component_parameter_value gui_en_extclkout_ports {0}
	set_component_parameter_value gui_en_iossm_reconf {0}
	set_component_parameter_value gui_en_lvds_ports {Disabled}
	set_component_parameter_value gui_en_periphery_ports {0}
	set_component_parameter_value gui_en_phout_ports {0}
	set_component_parameter_value gui_en_reconf {0}
	set_component_parameter_value gui_enable_cascade_in {0}
	set_component_parameter_value gui_enable_cascade_out {0}
	set_component_parameter_value gui_enable_mif_dps {0}
	set_component_parameter_value gui_enable_output_counter_cascading {0}
	set_component_parameter_value gui_enable_permit_cal {0}
	set_component_parameter_value gui_enable_upstream_out_clk {0}
	set_component_parameter_value gui_existing_mif_file_path {~/pll.mif}
	set_component_parameter_value gui_extclkout_0_source {C0}
	set_component_parameter_value gui_extclkout_1_source {C0}
	set_component_parameter_value gui_extclkout_source {C0}
	set_component_parameter_value gui_feedback_clock {Global Clock}
	set_component_parameter_value gui_fix_vco_frequency {0}
	set_component_parameter_value gui_fixed_vco_frequency {600.0}
	set_component_parameter_value gui_fixed_vco_frequency_ps {1667.0}
	set_component_parameter_value gui_frac_multiply_factor {1.0}
	set_component_parameter_value gui_fractional_cout {32}
	set_component_parameter_value gui_include_iossm {0}
	set_component_parameter_value gui_is_downstream_via_core {0}
	set_component_parameter_value gui_location_type {Fabric-Feeding}
	set_component_parameter_value gui_lock_setting {Low Lock Time}
	set_component_parameter_value gui_mif_config_name {unnamed}
	set_component_parameter_value gui_mif_gen_options {Generate New MIF File}
	set_component_parameter_value gui_multiply_factor {4}
	set_component_parameter_value gui_new_mif_file_path {~/pll.mif}
	set_component_parameter_value gui_number_of_clocks {1}
	set_component_parameter_value gui_operation_mode {direct}
	set_component_parameter_value gui_output_clock_frequency0 {100.0}
	set_component_parameter_value gui_output_clock_frequency1 {100.0}
	set_component_parameter_value gui_output_clock_frequency10 {100.0}
	set_component_parameter_value gui_output_clock_frequency11 {100.0}
	set_component_parameter_value gui_output_clock_frequency12 {100.0}
	set_component_parameter_value gui_output_clock_frequency13 {100.0}
	set_component_parameter_value gui_output_clock_frequency14 {100.0}
	set_component_parameter_value gui_output_clock_frequency15 {100.0}
	set_component_parameter_value gui_output_clock_frequency16 {100.0}
	set_component_parameter_value gui_output_clock_frequency17 {100.0}
	set_component_parameter_value gui_output_clock_frequency2 {100.0}
	set_component_parameter_value gui_output_clock_frequency3 {100.0}
	set_component_parameter_value gui_output_clock_frequency4 {100.0}
	set_component_parameter_value gui_output_clock_frequency5 {100.0}
	set_component_parameter_value gui_output_clock_frequency6 {100.0}
	set_component_parameter_value gui_output_clock_frequency7 {100.0}
	set_component_parameter_value gui_output_clock_frequency8 {100.0}
	set_component_parameter_value gui_output_clock_frequency9 {100.0}
	set_component_parameter_value gui_output_clock_frequency_ps0 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps1 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps10 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps11 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps12 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps13 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps14 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps15 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps16 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps17 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps2 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps3 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps4 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps5 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps6 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps7 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps8 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps9 {10000.0}
	set_component_parameter_value gui_parameter_table_hex_file {seq_params_sim.hex}
	set_component_parameter_value gui_phase_shift0 {0.0}
	set_component_parameter_value gui_phase_shift1 {0.0}
	set_component_parameter_value gui_phase_shift10 {0.0}
	set_component_parameter_value gui_phase_shift11 {0.0}
	set_component_parameter_value gui_phase_shift12 {0.0}
	set_component_parameter_value gui_phase_shift13 {0.0}
	set_component_parameter_value gui_phase_shift14 {0.0}
	set_component_parameter_value gui_phase_shift15 {0.0}
	set_component_parameter_value gui_phase_shift16 {0.0}
	set_component_parameter_value gui_phase_shift17 {0.0}
	set_component_parameter_value gui_phase_shift2 {0.0}
	set_component_parameter_value gui_phase_shift3 {0.0}
	set_component_parameter_value gui_phase_shift4 {0.0}
	set_component_parameter_value gui_phase_shift5 {0.0}
	set_component_parameter_value gui_phase_shift6 {0.0}
	set_component_parameter_value gui_phase_shift7 {0.0}
	set_component_parameter_value gui_phase_shift8 {0.0}
	set_component_parameter_value gui_phase_shift9 {0.0}
	set_component_parameter_value gui_phase_shift_deg0 {0.0}
	set_component_parameter_value gui_phase_shift_deg1 {0.0}
	set_component_parameter_value gui_phase_shift_deg10 {0.0}
	set_component_parameter_value gui_phase_shift_deg11 {0.0}
	set_component_parameter_value gui_phase_shift_deg12 {0.0}
	set_component_parameter_value gui_phase_shift_deg13 {0.0}
	set_component_parameter_value gui_phase_shift_deg14 {0.0}
	set_component_parameter_value gui_phase_shift_deg15 {0.0}
	set_component_parameter_value gui_phase_shift_deg16 {0.0}
	set_component_parameter_value gui_phase_shift_deg17 {0.0}
	set_component_parameter_value gui_phase_shift_deg2 {0.0}
	set_component_parameter_value gui_phase_shift_deg3 {0.0}
	set_component_parameter_value gui_phase_shift_deg4 {0.0}
	set_component_parameter_value gui_phase_shift_deg5 {0.0}
	set_component_parameter_value gui_phase_shift_deg6 {0.0}
	set_component_parameter_value gui_phase_shift_deg7 {0.0}
	set_component_parameter_value gui_phase_shift_deg8 {0.0}
	set_component_parameter_value gui_phase_shift_deg9 {0.0}
	set_component_parameter_value gui_phout_division {1}
	set_component_parameter_value gui_pll_auto_reset {0}
	set_component_parameter_value gui_pll_bandwidth_preset {Medium}
	set_component_parameter_value gui_pll_cal_done {0}
	set_component_parameter_value gui_pll_cascading_mode {adjpllin}
	set_component_parameter_value gui_pll_freqcal_en {1}
	set_component_parameter_value gui_pll_freqcal_req_flag {1}
	set_component_parameter_value gui_pll_m_cnt_in_src {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_pll_mode {Integer-N PLL}
	set_component_parameter_value gui_pll_tclk_mux_en {0}
	set_component_parameter_value gui_pll_tclk_sel {pll_tclk_m_src}
	set_component_parameter_value gui_pll_type {S10_Simple}
	set_component_parameter_value gui_pll_vco_freq_band_0 {pll_freq_clk0_band18}
	set_component_parameter_value gui_pll_vco_freq_band_1 {pll_freq_clk1_band18}
	set_component_parameter_value gui_prot_mode {UNUSED}
	set_component_parameter_value gui_ps_units0 {ps}
	set_component_parameter_value gui_ps_units1 {ps}
	set_component_parameter_value gui_ps_units10 {ps}
	set_component_parameter_value gui_ps_units11 {ps}
	set_component_parameter_value gui_ps_units12 {ps}
	set_component_parameter_value gui_ps_units13 {ps}
	set_component_parameter_value gui_ps_units14 {ps}
	set_component_parameter_value gui_ps_units15 {ps}
	set_component_parameter_value gui_ps_units16 {ps}
	set_component_parameter_value gui_ps_units17 {ps}
	set_component_parameter_value gui_ps_units2 {ps}
	set_component_parameter_value gui_ps_units3 {ps}
	set_component_parameter_value gui_ps_units4 {ps}
	set_component_parameter_value gui_ps_units5 {ps}
	set_component_parameter_value gui_ps_units6 {ps}
	set_component_parameter_value gui_ps_units7 {ps}
	set_component_parameter_value gui_ps_units8 {ps}
	set_component_parameter_value gui_ps_units9 {ps}
	set_component_parameter_value gui_refclk1_frequency {100.0}
	set_component_parameter_value gui_refclk_might_change {0}
	set_component_parameter_value gui_refclk_switch {0}
	set_component_parameter_value gui_reference_clock_frequency {415.039062}
	set_component_parameter_value gui_reference_clock_frequency_ps {2409.412}
	set_component_parameter_value gui_simulation_type {0}
	set_component_parameter_value gui_skip_sdc_generation {0}
	set_component_parameter_value gui_switchover_delay {0}
	set_component_parameter_value gui_switchover_mode {Automatic Switchover}
	set_component_parameter_value gui_use_NDFB_modes {0}
	set_component_parameter_value gui_use_coreclk {1}
	set_component_parameter_value gui_use_locked {1}
	set_component_parameter_value gui_use_logical {0}
	set_component_parameter_value gui_user_base_address {0}
	set_component_parameter_value gui_usr_device_speed_grade {1}
	set_component_parameter_value gui_vco_frequency {830.078124}
	set_component_parameter_value hp_qsys_scripting_mode {0}
	set_component_parameter_value system_info_device_iobank_rev {}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation iopll_clk_avst_div2
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pll}
	set_instantiation_assignment_value embeddedsw.dts.group {clock}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {}
	set_instantiation_interface_parameter_value reset synchronousEdges {NONE}
	set_instantiation_interface_assignment_value reset ui.blockdiagram.direction {input}
	add_instantiation_interface_port reset rst reset 1 STD_LOGIC Input
	add_instantiation_interface refclk clock INPUT
	set_instantiation_interface_parameter_value refclk clockRate {415039062}
	set_instantiation_interface_parameter_value refclk externallyDriven {false}
	set_instantiation_interface_parameter_value refclk ptfSchematicName {}
	set_instantiation_interface_assignment_value refclk ui.blockdiagram.direction {input}
	add_instantiation_interface_port refclk refclk clk 1 STD_LOGIC Input
	add_instantiation_interface locked conduit INPUT
	set_instantiation_interface_parameter_value locked associatedClock {}
	set_instantiation_interface_parameter_value locked associatedReset {}
	set_instantiation_interface_parameter_value locked prSafe {false}
	set_instantiation_interface_assignment_value locked ui.blockdiagram.direction {output}
	add_instantiation_interface_port locked locked export 1 STD_LOGIC Output
	add_instantiation_interface outclk0 clock OUTPUT
	set_instantiation_interface_parameter_value outclk0 associatedDirectClock {}
	set_instantiation_interface_parameter_value outclk0 clockRate {207519531}
	set_instantiation_interface_parameter_value outclk0 clockRateKnown {true}
	set_instantiation_interface_parameter_value outclk0 externallyDriven {false}
	set_instantiation_interface_parameter_value outclk0 ptfSchematicName {}
	set_instantiation_interface_assignment_value outclk0 ui.blockdiagram.direction {output}
	set_instantiation_interface_sysinfo_parameter_value outclk0 clock_rate {207519531}
	add_instantiation_interface_port outclk0 outclk_0 clk 1 STD_LOGIC Output
	save_instantiation
	add_component oclk_pll_port12 ip/dma_subsystem/oclk_pll_port1.ip altera_clock_bridge oclk_pll_port1 19.2.0
	load_component oclk_pll_port12
	set_component_parameter_value EXPLICIT_CLOCK_RATE {415039062.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation oclk_pll_port12
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {415039062}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {415039062}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component oclk_pll_port8 ip/dma_subsystem/oclk_pll_clock_bridge_0.ip altera_clock_bridge oclk_pll_clock_bridge_0 19.2.0
	load_component oclk_pll_port8
	set_component_parameter_value EXPLICIT_CLOCK_RATE {415039062.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation oclk_pll_port8
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {415039062}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {415039062}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_reset_bridge_0 ip/dma_subsystem/rx_dma_reset_bridge_0.ip altera_reset_bridge rx_dma_reset_bridge_0 19.2.0
	load_component rx_dma_reset_bridge_0
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_reset_bridge_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_reset_bridge_1 ip/dma_subsystem/rx_dma_reset_bridge_1.ip altera_reset_bridge rx_dma_reset_bridge_1 19.2.0
	load_component rx_dma_reset_bridge_1
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_reset_bridge_1
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component subsys_ftile_25gbe_1588_dmaclkout_reset ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_dmaclkout_reset.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component subsys_ftile_25gbe_1588_dmaclkout_reset
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation subsys_ftile_25gbe_1588_dmaclkout_reset
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component subsys_ftile_25gbe_1588_ninitdone_reset ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_ninitdone_reset.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component subsys_ftile_25gbe_1588_ninitdone_reset
	set_component_parameter_value ACTIVE_LOW_RESET {0}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {none}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation subsys_ftile_25gbe_1588_ninitdone_reset
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {NONE}
	add_instantiation_interface_port in_reset in_reset reset 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {NONE}
	add_instantiation_interface_port out_reset out_reset reset 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection dma_clk_100.out_clk/agilex_axi_bridge_for_acp_0.csr_clock
	set_connection_parameter_value dma_clk_100.out_clk/agilex_axi_bridge_for_acp_0.csr_clock clockDomainSysInfo {1}
	set_connection_parameter_value dma_clk_100.out_clk/agilex_axi_bridge_for_acp_0.csr_clock clockRateSysInfo {100000000.0}
	set_connection_parameter_value dma_clk_100.out_clk/agilex_axi_bridge_for_acp_0.csr_clock clockResetSysInfo {}
	set_connection_parameter_value dma_clk_100.out_clk/agilex_axi_bridge_for_acp_0.csr_clock resetDomainSysInfo {1}
	add_connection dma_clk_100.out_clk/dma_rst_100.clk
	set_connection_parameter_value dma_clk_100.out_clk/dma_rst_100.clk clockDomainSysInfo {1}
	set_connection_parameter_value dma_clk_100.out_clk/dma_rst_100.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value dma_clk_100.out_clk/dma_rst_100.clk clockResetSysInfo {}
	set_connection_parameter_value dma_clk_100.out_clk/dma_rst_100.clk resetDomainSysInfo {1}
	add_connection dma_clk_100.out_clk/dma_subsys_port12.clk
	set_connection_parameter_value dma_clk_100.out_clk/dma_subsys_port12.clk clockDomainSysInfo {1}
	set_connection_parameter_value dma_clk_100.out_clk/dma_subsys_port12.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value dma_clk_100.out_clk/dma_subsys_port12.clk clockResetSysInfo {}
	set_connection_parameter_value dma_clk_100.out_clk/dma_subsys_port12.clk resetDomainSysInfo {1}
	add_connection dma_clk_100.out_clk/dma_subsys_port8.clk
	set_connection_parameter_value dma_clk_100.out_clk/dma_subsys_port8.clk clockDomainSysInfo {1}
	set_connection_parameter_value dma_clk_100.out_clk/dma_subsys_port8.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value dma_clk_100.out_clk/dma_subsys_port8.clk clockResetSysInfo {}
	set_connection_parameter_value dma_clk_100.out_clk/dma_subsys_port8.clk resetDomainSysInfo {1}
	add_connection dma_clk_100.out_clk/ext_hps_m_master.clock
	set_connection_parameter_value dma_clk_100.out_clk/ext_hps_m_master.clock clockDomainSysInfo {1}
	set_connection_parameter_value dma_clk_100.out_clk/ext_hps_m_master.clock clockRateSysInfo {100000000.0}
	set_connection_parameter_value dma_clk_100.out_clk/ext_hps_m_master.clock clockResetSysInfo {}
	set_connection_parameter_value dma_clk_100.out_clk/ext_hps_m_master.clock resetDomainSysInfo {1}
	add_connection dma_clk_100.out_clk/rx_dma_reset_bridge_0.clk
	set_connection_parameter_value dma_clk_100.out_clk/rx_dma_reset_bridge_0.clk clockDomainSysInfo {1}
	set_connection_parameter_value dma_clk_100.out_clk/rx_dma_reset_bridge_0.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value dma_clk_100.out_clk/rx_dma_reset_bridge_0.clk clockResetSysInfo {}
	set_connection_parameter_value dma_clk_100.out_clk/rx_dma_reset_bridge_0.clk resetDomainSysInfo {1}
	add_connection dma_clk_100.out_clk/rx_dma_reset_bridge_1.clk
	set_connection_parameter_value dma_clk_100.out_clk/rx_dma_reset_bridge_1.clk clockDomainSysInfo {1}
	set_connection_parameter_value dma_clk_100.out_clk/rx_dma_reset_bridge_1.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value dma_clk_100.out_clk/rx_dma_reset_bridge_1.clk clockResetSysInfo {}
	set_connection_parameter_value dma_clk_100.out_clk/rx_dma_reset_bridge_1.clk resetDomainSysInfo {1}
	add_connection dma_rst_100.out_reset/agilex_axi_bridge_for_acp_0.csr_reset
	set_connection_parameter_value dma_rst_100.out_reset/agilex_axi_bridge_for_acp_0.csr_reset clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/agilex_axi_bridge_for_acp_0.csr_reset clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/agilex_axi_bridge_for_acp_0.csr_reset resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/agilex_axi_bridge_for_acp_0.reset
	set_connection_parameter_value dma_rst_100.out_reset/agilex_axi_bridge_for_acp_0.reset clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/agilex_axi_bridge_for_acp_0.reset clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/agilex_axi_bridge_for_acp_0.reset resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/dma_ss_master.reset
	set_connection_parameter_value dma_rst_100.out_reset/dma_ss_master.reset clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/dma_ss_master.reset clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/dma_ss_master.reset resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/dma_subsys_port12.avst_axist_bridge_0_i_rx_rst_n
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.avst_axist_bridge_0_i_rx_rst_n clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.avst_axist_bridge_0_i_rx_rst_n clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.avst_axist_bridge_0_i_rx_rst_n resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/dma_subsys_port12.avst_axist_bridge_0_i_tx_rst_n
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.avst_axist_bridge_0_i_tx_rst_n clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.avst_axist_bridge_0_i_tx_rst_n clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.avst_axist_bridge_0_i_tx_rst_n resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/dma_subsys_port12.reset
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.reset clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.reset clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port12.reset resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/dma_subsys_port8.avst_axist_bridge_0_i_rx_rst_n
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.avst_axist_bridge_0_i_rx_rst_n clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.avst_axist_bridge_0_i_rx_rst_n clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.avst_axist_bridge_0_i_rx_rst_n resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/dma_subsys_port8.avst_axist_bridge_0_i_tx_rst_n
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.avst_axist_bridge_0_i_tx_rst_n clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.avst_axist_bridge_0_i_tx_rst_n clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.avst_axist_bridge_0_i_tx_rst_n resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/dma_subsys_port8.reset
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.reset clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.reset clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/dma_subsys_port8.reset resetDomainSysInfo {2}
	add_connection dma_rst_100.out_reset/ext_hps_m_master.reset
	set_connection_parameter_value dma_rst_100.out_reset/ext_hps_m_master.reset clockDomainSysInfo {2}
	set_connection_parameter_value dma_rst_100.out_reset/ext_hps_m_master.reset clockResetSysInfo {}
	set_connection_parameter_value dma_rst_100.out_reset/ext_hps_m_master.reset resetDomainSysInfo {2}
	add_connection dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 defaultConnection {0}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 domainAlias {}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_ss_master.m0/agilex_axi_bridge_for_acp_0.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.rx_dma_ch1_write_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port12.tx_dma_ch1_read_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.rx_dma_ch1_write_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_read_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_prefetcher_write_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 addressWidthSysInfo {34}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 arbitrationPriority {1}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 baseAddress {0x0000}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 defaultConnection {0}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 domainAlias {}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dma_subsys_port8.tx_dma_ch1_read_master/dma_ss_master.s0 slaveDataWidthSysInfo {-1}
	add_connection ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 addressMapSysInfo {<address-map><slave name='agilex_axi_bridge_for_acp_0.s0' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 addressWidthSysInfo {34}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 arbitrationPriority {1}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 baseAddress {0x0000}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 defaultConnection {0}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 domainAlias {}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value ext_hps_m_master.expanded_master/agilex_axi_bridge_for_acp_0.s0 slaveDataWidthSysInfo {-1}
	add_connection iopll_clk_avst_div2.outclk0/agilex_axi_bridge_for_acp_0.clock
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/agilex_axi_bridge_for_acp_0.clock clockDomainSysInfo {10}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/agilex_axi_bridge_for_acp_0.clock clockRateSysInfo {207519531.0}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/agilex_axi_bridge_for_acp_0.clock clockResetSysInfo {}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/agilex_axi_bridge_for_acp_0.clock resetDomainSysInfo {10}
	add_connection iopll_clk_avst_div2.outclk0/dma_clk_out_bridge_0.in_clk
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_clk_out_bridge_0.in_clk clockDomainSysInfo {10}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_clk_out_bridge_0.in_clk clockRateSysInfo {207519531.0}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_clk_out_bridge_0.in_clk clockResetSysInfo {}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_clk_out_bridge_0.in_clk resetDomainSysInfo {10}
	add_connection iopll_clk_avst_div2.outclk0/dma_ss_master.clk
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_ss_master.clk clockDomainSysInfo {10}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_ss_master.clk clockRateSysInfo {207519531.0}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_ss_master.clk clockResetSysInfo {}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_ss_master.clk resetDomainSysInfo {10}
	add_connection iopll_clk_avst_div2.outclk0/dma_subsys_port12.subsys_ftile_25gbe_1588_dmaclkout_in_clk
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_subsys_port12.subsys_ftile_25gbe_1588_dmaclkout_in_clk clockDomainSysInfo {10}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_subsys_port12.subsys_ftile_25gbe_1588_dmaclkout_in_clk clockRateSysInfo {207519531.0}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_subsys_port12.subsys_ftile_25gbe_1588_dmaclkout_in_clk clockResetSysInfo {}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_subsys_port12.subsys_ftile_25gbe_1588_dmaclkout_in_clk resetDomainSysInfo {10}
	add_connection iopll_clk_avst_div2.outclk0/dma_subsys_port8.subsys_ftile_25gbe_1588_dmaclkout_in_clk
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_subsys_port8.subsys_ftile_25gbe_1588_dmaclkout_in_clk clockDomainSysInfo {10}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_subsys_port8.subsys_ftile_25gbe_1588_dmaclkout_in_clk clockRateSysInfo {207519531.0}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_subsys_port8.subsys_ftile_25gbe_1588_dmaclkout_in_clk clockResetSysInfo {}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/dma_subsys_port8.subsys_ftile_25gbe_1588_dmaclkout_in_clk resetDomainSysInfo {10}
	add_connection iopll_clk_avst_div2.outclk0/subsys_ftile_25gbe_1588_dmaclkout_reset.clk
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/subsys_ftile_25gbe_1588_dmaclkout_reset.clk clockDomainSysInfo {10}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/subsys_ftile_25gbe_1588_dmaclkout_reset.clk clockRateSysInfo {207519531.0}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/subsys_ftile_25gbe_1588_dmaclkout_reset.clk clockResetSysInfo {}
	set_connection_parameter_value iopll_clk_avst_div2.outclk0/subsys_ftile_25gbe_1588_dmaclkout_reset.clk resetDomainSysInfo {10}
	add_connection oclk_pll_port12.out_clk/dma_subsys_port12.subsys_ftile_25gbe_1588_o_pll_clk_in_clk
	set_connection_parameter_value oclk_pll_port12.out_clk/dma_subsys_port12.subsys_ftile_25gbe_1588_o_pll_clk_in_clk clockDomainSysInfo {5}
	set_connection_parameter_value oclk_pll_port12.out_clk/dma_subsys_port12.subsys_ftile_25gbe_1588_o_pll_clk_in_clk clockRateSysInfo {415039062.0}
	set_connection_parameter_value oclk_pll_port12.out_clk/dma_subsys_port12.subsys_ftile_25gbe_1588_o_pll_clk_in_clk clockResetSysInfo {}
	set_connection_parameter_value oclk_pll_port12.out_clk/dma_subsys_port12.subsys_ftile_25gbe_1588_o_pll_clk_in_clk resetDomainSysInfo {5}
	add_connection oclk_pll_port8.out_clk/dma_subsys_port8.subsys_ftile_25gbe_1588_o_pll_clk_in_clk
	set_connection_parameter_value oclk_pll_port8.out_clk/dma_subsys_port8.subsys_ftile_25gbe_1588_o_pll_clk_in_clk clockDomainSysInfo {6}
	set_connection_parameter_value oclk_pll_port8.out_clk/dma_subsys_port8.subsys_ftile_25gbe_1588_o_pll_clk_in_clk clockRateSysInfo {415039062.0}
	set_connection_parameter_value oclk_pll_port8.out_clk/dma_subsys_port8.subsys_ftile_25gbe_1588_o_pll_clk_in_clk clockResetSysInfo {}
	set_connection_parameter_value oclk_pll_port8.out_clk/dma_subsys_port8.subsys_ftile_25gbe_1588_o_pll_clk_in_clk resetDomainSysInfo {6}
	add_connection oclk_pll_port8.out_clk/iopll_clk_avst_div2.refclk
	set_connection_parameter_value oclk_pll_port8.out_clk/iopll_clk_avst_div2.refclk clockDomainSysInfo {6}
	set_connection_parameter_value oclk_pll_port8.out_clk/iopll_clk_avst_div2.refclk clockRateSysInfo {415039062.0}
	set_connection_parameter_value oclk_pll_port8.out_clk/iopll_clk_avst_div2.refclk clockResetSysInfo {}
	set_connection_parameter_value oclk_pll_port8.out_clk/iopll_clk_avst_div2.refclk resetDomainSysInfo {6}
	add_connection rx_dma_reset_bridge_0.out_reset/dma_subsys_port8.rx_dma_resetn
	set_connection_parameter_value rx_dma_reset_bridge_0.out_reset/dma_subsys_port8.rx_dma_resetn clockDomainSysInfo {7}
	set_connection_parameter_value rx_dma_reset_bridge_0.out_reset/dma_subsys_port8.rx_dma_resetn clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset_bridge_0.out_reset/dma_subsys_port8.rx_dma_resetn resetDomainSysInfo {7}
	add_connection rx_dma_reset_bridge_1.out_reset/dma_subsys_port12.rx_dma_resetn
	set_connection_parameter_value rx_dma_reset_bridge_1.out_reset/dma_subsys_port12.rx_dma_resetn clockDomainSysInfo {8}
	set_connection_parameter_value rx_dma_reset_bridge_1.out_reset/dma_subsys_port12.rx_dma_resetn clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset_bridge_1.out_reset/dma_subsys_port12.rx_dma_resetn resetDomainSysInfo {8}
	add_connection subsys_ftile_25gbe_1588_ninitdone_reset.out_reset/iopll_clk_avst_div2.reset
	set_connection_parameter_value subsys_ftile_25gbe_1588_ninitdone_reset.out_reset/iopll_clk_avst_div2.reset clockDomainSysInfo {4}
	set_connection_parameter_value subsys_ftile_25gbe_1588_ninitdone_reset.out_reset/iopll_clk_avst_div2.reset clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_ninitdone_reset.out_reset/iopll_clk_avst_div2.reset resetDomainSysInfo {4}
	add_connection subsys_ftile_25gbe_1588_ninitdone_reset.out_reset/subsys_ftile_25gbe_1588_dmaclkout_reset.in_reset
	set_connection_parameter_value subsys_ftile_25gbe_1588_ninitdone_reset.out_reset/subsys_ftile_25gbe_1588_dmaclkout_reset.in_reset clockDomainSysInfo {4}
	set_connection_parameter_value subsys_ftile_25gbe_1588_ninitdone_reset.out_reset/subsys_ftile_25gbe_1588_dmaclkout_reset.in_reset clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_ninitdone_reset.out_reset/subsys_ftile_25gbe_1588_dmaclkout_reset.in_reset resetDomainSysInfo {4}

	# add the exports
	set_interface_property agilex_axi_bridge_for_acp_0_csr EXPORT_OF agilex_axi_bridge_for_acp_0.csr
	set_interface_property agilex_axi_bridge_for_acp_0_m0 EXPORT_OF agilex_axi_bridge_for_acp_0.m0
	set_interface_property dma_clk_100_in_clk EXPORT_OF dma_clk_100.in_clk
	set_interface_property dma_clk_out_bridge_0_out_clk EXPORT_OF dma_clk_out_bridge_0.out_clk
	set_interface_property dma_rst_100_in_reset EXPORT_OF dma_rst_100.in_reset
	set_interface_property ext_hps_m_master_windowed_slave EXPORT_OF ext_hps_m_master.windowed_slave
	set_interface_property oclk_pll_port12_in_clk EXPORT_OF oclk_pll_port12.in_clk
	set_interface_property oclk_pll_port8_in_clk EXPORT_OF oclk_pll_port8.in_clk
	set_interface_property rx_dma_reset_bridge_0_in_reset EXPORT_OF rx_dma_reset_bridge_0.in_reset
	set_interface_property rx_dma_reset_bridge_1_in_reset EXPORT_OF rx_dma_reset_bridge_1.in_reset
	set_interface_property subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset EXPORT_OF subsys_ftile_25gbe_1588_dmaclkout_reset.out_reset
	set_interface_property ninit_done EXPORT_OF subsys_ftile_25gbe_1588_ninitdone_reset.in_reset
	set_interface_property dma_subsys_port12_avst_axist_bridge_0_avst_tx_ptp EXPORT_OF dma_subsys_port12.avst_axist_bridge_0_avst_tx_ptp
	set_interface_property dma_subsys_port12_avst_axist_bridge_0_axit_tx_if EXPORT_OF dma_subsys_port12.avst_axist_bridge_0_axit_tx_if
	set_interface_property dma_subsys_port12_avst_axist_bridge_0_axist_rx_if EXPORT_OF dma_subsys_port12.avst_axist_bridge_0_axist_rx_if
	set_interface_property dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp EXPORT_OF dma_subsys_port12.avst_axist_bridge_0_p0_tx_tuser_ptp
	set_interface_property dma_subsys_port12_avst_axist_bridge_0_p0_tx_tuser_ptp_extended EXPORT_OF dma_subsys_port12.avst_axist_bridge_0_p0_tx_tuser_ptp_extended
	set_interface_property dma_subsys_port12_avst_axist_bridge_0_p0_rx_tuser_sts EXPORT_OF dma_subsys_port12.avst_axist_bridge_0_p0_rx_tuser_sts
	set_interface_property dma_subsys_port12_avst_axist_bridge_0_p0_rx_ingrts0_interface EXPORT_OF dma_subsys_port12.avst_axist_bridge_0_p0_rx_ingrts0_interface
	set_interface_property dma_subsys_port12_hssi_ets_ts_adapter_0_egrs_ts_hssi EXPORT_OF dma_subsys_port12.hssi_ets_ts_adapter_0_egrs_ts_hssi
	set_interface_property dma_subsys_port12_csr EXPORT_OF dma_subsys_port12.csr
	set_interface_property dma_subsys_port12_rx_dma_ch1_irq EXPORT_OF dma_subsys_port12.rx_dma_ch1_irq
	set_interface_property dma_subsys_port12_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req EXPORT_OF dma_subsys_port12.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req
	set_interface_property dma_subsys_port12_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_eth_link_down EXPORT_OF dma_subsys_port12.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_eth_link_down
	set_interface_property dma_subsys_port12_tx_dma_ch1_irq EXPORT_OF dma_subsys_port12.tx_dma_ch1_irq
	set_interface_property dma_subsys_port8_avst_axist_bridge_0_avst_tx_ptp EXPORT_OF dma_subsys_port8.avst_axist_bridge_0_avst_tx_ptp
	set_interface_property dma_subsys_port8_avst_axist_bridge_0_axit_tx_if EXPORT_OF dma_subsys_port8.avst_axist_bridge_0_axit_tx_if
	set_interface_property dma_subsys_port8_avst_axist_bridge_0_axist_rx_if EXPORT_OF dma_subsys_port8.avst_axist_bridge_0_axist_rx_if
	set_interface_property dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp EXPORT_OF dma_subsys_port8.avst_axist_bridge_0_p0_tx_tuser_ptp
	set_interface_property dma_subsys_port8_avst_axist_bridge_0_p0_tx_tuser_ptp_extended EXPORT_OF dma_subsys_port8.avst_axist_bridge_0_p0_tx_tuser_ptp_extended
	set_interface_property dma_subsys_port8_avst_axist_bridge_0_p0_rx_tuser_sts EXPORT_OF dma_subsys_port8.avst_axist_bridge_0_p0_rx_tuser_sts
	set_interface_property dma_subsys_port8_avst_axist_bridge_0_p0_rx_ingrts0_interface EXPORT_OF dma_subsys_port8.avst_axist_bridge_0_p0_rx_ingrts0_interface
	set_interface_property dma_subsys_port8_hssi_ets_ts_adapter_0_egrs_ts_hssi EXPORT_OF dma_subsys_port8.hssi_ets_ts_adapter_0_egrs_ts_hssi
	set_interface_property dma_subsys_port8_csr EXPORT_OF dma_subsys_port8.csr
	set_interface_property dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin EXPORT_OF dma_subsys_port8.ftile_25gbe_rx_dma_ch1_pktin
	set_interface_property ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts EXPORT_OF dma_subsys_port8.ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts
	set_interface_property dma_subsys_port8_rx_dma_ch1_irq EXPORT_OF dma_subsys_port8.rx_dma_ch1_irq
	set_interface_property dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st EXPORT_OF dma_subsys_port8.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st
	set_interface_property dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req EXPORT_OF dma_subsys_port8.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req
	set_interface_property dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_eth_link_down EXPORT_OF dma_subsys_port8.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_eth_link_down
	set_interface_property dma_subsys_port8_tx_dma_ch1_irq EXPORT_OF dma_subsys_port8.tx_dma_ch1_irq

	# set values for exposed HDL parameters
	set_domain_assignment dma_ss_master.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment dma_ss_master.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment dma_ss_master.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment dma_ss_master.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment dma_ss_master.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment dma_ss_master.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment dma_ss_master.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment dma_ss_master.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment dma_ss_master.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment dma_ss_master.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment dma_ss_master.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment dma_ss_master.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment dma_ss_master.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment dma_ss_master.m0 qsys_mm.syncResets TRUE
	set_domain_assignment dma_ss_master.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.enableAllPipelines FALSE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.enableEccProtection FALSE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.enableInstrumentation FALSE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.interconnectType STANDARD
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.maxAdditionalLatency 1
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.syncResets TRUE
	set_domain_assignment dma_subsys_port12.rx_dma_ch1_prefetcher_read_master qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="agilex_axi_bridge_for_acp_0">
  <datum __value="_sortIndex" value="11" type="int" />
 </element>
 <element __value="dma_clk_100">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="dma_clk_out_bridge_0">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
 <element __value="dma_rst_100">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="dma_ss_master">
  <datum __value="_sortIndex" value="12" type="int" />
 </element>
 <element __value="dma_subsys_port12">
  <datum __value="_sortIndex" value="14" type="int" />
 </element>
 <element __value="dma_subsys_port8">
  <datum __value="_sortIndex" value="13" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="ext_hps_m_master">
  <datum __value="_sortIndex" value="10" type="int" />
 </element>
 <element __value="iopll_clk_avst_div2">
  <datum __value="_sortIndex" value="5" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="oclk_pll_port12">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="oclk_pll_port8">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="rx_dma_reset_bridge_0">
  <datum __value="_sortIndex" value="8" type="int" />
 </element>
 <element __value="rx_dma_reset_bridge_1">
  <datum __value="_sortIndex" value="9" type="int" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_dmaclkout_reset">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_dmaclkout_reset.clk">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_dmaclkout_reset.in_reset">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_ninitdone_reset">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {dma_subsystem.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {dma_subsystem}

	# save the system
	sync_sysinfo_parameters
	save_system dma_subsystem
}

# create the system "hps_sub_sys"
proc do_create_hps_sub_sys {} {
	# create the system
	create_system hps_sub_sys
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component agilex_hps ip/qsys_top/agilex_hps.ip intel_agilex_hps hps 24.0.0
	load_component agilex_hps
	set_component_parameter_value CLK_MAIN_PLL_SOURCE2 {0}
	set_component_parameter_value CLK_PERI_PLL_SOURCE2 {0}
	set_component_parameter_value CM_Mode {N/A}
	set_component_parameter_value CM_PinMuxing {Unused}
	set_component_parameter_value CONFIG_HPS_DIV_GPIO {1}
	set_component_parameter_value CTI_Enable {0}
	set_component_parameter_value CUSTOM_MPU_CLK {800.0}
	set_component_parameter_value DDR_ATB_Enable {0}
	set_component_parameter_value DEBUG_APB_Enable {0}
	set_component_parameter_value DISABLE_PERI_PLL {0}
	set_component_parameter_value DMA_Enable {No No No No No No No No}
	set_component_parameter_value EMAC0_CLK {250}
	set_component_parameter_value EMAC0_Mode {N/A}
	set_component_parameter_value EMAC0_PTP {0}
	set_component_parameter_value EMAC0_PinMuxing {Unused}
	set_component_parameter_value EMAC0_SWITCH_Enable {0}
	set_component_parameter_value EMAC1_CLK {250}
	set_component_parameter_value EMAC1_Mode {RGMII_with_MDIO}
	set_component_parameter_value EMAC1_PTP {0}
	set_component_parameter_value EMAC1_PinMuxing {IO}
	set_component_parameter_value EMAC1_SWITCH_Enable {0}
	set_component_parameter_value EMAC2_CLK {250}
	set_component_parameter_value EMAC2_Mode {N/A}
	set_component_parameter_value EMAC2_PTP {0}
	set_component_parameter_value EMAC2_PinMuxing {Unused}
	set_component_parameter_value EMAC2_SWITCH_Enable {0}
	set_component_parameter_value EMAC_PTP_REF_CLK {100}
	set_component_parameter_value EMIF_CONDUIT_Enable {1}
	set_component_parameter_value EMIF_DDR_WIDTH {64}
	set_component_parameter_value F2H_FREE_CLK_Enable {0}
	set_component_parameter_value F2H_FREE_CLK_FREQ {200}
	set_component_parameter_value F2SINTERRUPT_Enable {1}
	set_component_parameter_value F2S_ADDRESS_WIDTH {34}
	set_component_parameter_value F2S_Route_config {2}
	set_component_parameter_value F2S_Width {5}
	set_component_parameter_value F2S_mode {1}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK {2.5}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK {2.5}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK {2.5}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT {125}
	set_component_parameter_value FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT {125}
	set_component_parameter_value FP_EMIF_CONDUIT_Enable {1}
	set_component_parameter_value FP_F2S_Width {0}
	set_component_parameter_value GP_Enable {0}
	set_component_parameter_value H2F_COLD_RST_Enable {0}
	set_component_parameter_value H2F_PENDING_RST_Enable {0}
	set_component_parameter_value H2F_USER0_CLK_Enable {1}
	set_component_parameter_value H2F_USER0_CLK_FREQ {50}
	set_component_parameter_value H2F_USER1_CLK_Enable {1}
	set_component_parameter_value H2F_USER1_CLK_FREQ {250}
	set_component_parameter_value HNOC_Interface_Mode {0}
	set_component_parameter_value HPS_DIV_GPIO_FREQ2 {100}
	set_component_parameter_value HPS_IOA_10_open_drain_en {0}
	set_component_parameter_value HPS_IOA_11_open_drain_en {0}
	set_component_parameter_value HPS_IOA_12_open_drain_en {0}
	set_component_parameter_value HPS_IOA_13_open_drain_en {0}
	set_component_parameter_value HPS_IOA_14_open_drain_en {0}
	set_component_parameter_value HPS_IOA_15_open_drain_en {0}
	set_component_parameter_value HPS_IOA_16_open_drain_en {0}
	set_component_parameter_value HPS_IOA_17_open_drain_en {0}
	set_component_parameter_value HPS_IOA_18_open_drain_en {0}
	set_component_parameter_value HPS_IOA_19_open_drain_en {0}
	set_component_parameter_value HPS_IOA_1_open_drain_en {0}
	set_component_parameter_value HPS_IOA_20_open_drain_en {0}
	set_component_parameter_value HPS_IOA_21_open_drain_en {0}
	set_component_parameter_value HPS_IOA_22_open_drain_en {0}
	set_component_parameter_value HPS_IOA_23_open_drain_en {0}
	set_component_parameter_value HPS_IOA_24_open_drain_en {0}
	set_component_parameter_value HPS_IOA_2_open_drain_en {0}
	set_component_parameter_value HPS_IOA_3_open_drain_en {0}
	set_component_parameter_value HPS_IOA_4_open_drain_en {0}
	set_component_parameter_value HPS_IOA_5_open_drain_en {0}
	set_component_parameter_value HPS_IOA_6_open_drain_en {0}
	set_component_parameter_value HPS_IOA_7_open_drain_en {0}
	set_component_parameter_value HPS_IOA_8_open_drain_en {0}
	set_component_parameter_value HPS_IOA_9_open_drain_en {0}
	set_component_parameter_value HPS_IOB_10_open_drain_en {0}
	set_component_parameter_value HPS_IOB_11_open_drain_en {0}
	set_component_parameter_value HPS_IOB_12_open_drain_en {0}
	set_component_parameter_value HPS_IOB_13_open_drain_en {0}
	set_component_parameter_value HPS_IOB_14_open_drain_en {0}
	set_component_parameter_value HPS_IOB_15_open_drain_en {0}
	set_component_parameter_value HPS_IOB_16_open_drain_en {0}
	set_component_parameter_value HPS_IOB_17_open_drain_en {0}
	set_component_parameter_value HPS_IOB_18_open_drain_en {0}
	set_component_parameter_value HPS_IOB_19_open_drain_en {0}
	set_component_parameter_value HPS_IOB_1_open_drain_en {0}
	set_component_parameter_value HPS_IOB_20_open_drain_en {0}
	set_component_parameter_value HPS_IOB_21_open_drain_en {0}
	set_component_parameter_value HPS_IOB_22_open_drain_en {0}
	set_component_parameter_value HPS_IOB_23_open_drain_en {0}
	set_component_parameter_value HPS_IOB_24_open_drain_en {0}
	set_component_parameter_value HPS_IOB_2_open_drain_en {0}
	set_component_parameter_value HPS_IOB_3_open_drain_en {0}
	set_component_parameter_value HPS_IOB_4_open_drain_en {0}
	set_component_parameter_value HPS_IOB_5_open_drain_en {0}
	set_component_parameter_value HPS_IOB_6_open_drain_en {0}
	set_component_parameter_value HPS_IOB_7_open_drain_en {0}
	set_component_parameter_value HPS_IOB_8_open_drain_en {0}
	set_component_parameter_value HPS_IOB_9_open_drain_en {0}
	set_component_parameter_value HPS_IO_Enable {SDMMC:CCLK SDMMC:CMD SDMMC:D0 SDMMC:D1 SDMMC:D2 SDMMC:D3 SDMMC:D4 SDMMC:D5 SDMMC:D6 SDMMC:D7 HPS_OSC_CLK GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO SPIM1:SS1_N SPIM1:CLK SPIM1:MOSI SPIM1:MISO SPIM1:SS0_N EMAC1:TX_CLK EMAC1:TX_CTL EMAC1:RX_CLK EMAC1:RX_CTL EMAC1:TXD0 EMAC1:TXD1 EMAC1:RXD0 EMAC1:RXD1 EMAC1:TXD2 EMAC1:TXD3 EMAC1:RXD2 EMAC1:RXD3 I2C1:SDA I2C1:SCL UART1:TX UART1:RX GPIO GPIO MDIO1:MDIO MDIO1:MDC SPIM0:CLK SPIM0:MOSI SPIM0:MISO SPIM0:SS0_N}
	set_component_parameter_value I2C0_Mode {N/A}
	set_component_parameter_value I2C0_PinMuxing {Unused}
	set_component_parameter_value I2C1_Mode {default}
	set_component_parameter_value I2C1_PinMuxing {IO}
	set_component_parameter_value I2CEMAC0_Mode {N/A}
	set_component_parameter_value I2CEMAC0_PinMuxing {Unused}
	set_component_parameter_value I2CEMAC1_Mode {N/A}
	set_component_parameter_value I2CEMAC1_PinMuxing {Unused}
	set_component_parameter_value I2CEMAC2_Mode {N/A}
	set_component_parameter_value I2CEMAC2_PinMuxing {Unused}
	set_component_parameter_value INTERNAL_OSCILLATOR_ENABLE {60}
	set_component_parameter_value IO_INPUT_DELAY0 {0}
	set_component_parameter_value IO_INPUT_DELAY1 {0}
	set_component_parameter_value IO_INPUT_DELAY10 {0}
	set_component_parameter_value IO_INPUT_DELAY11 {0}
	set_component_parameter_value IO_INPUT_DELAY12 {0}
	set_component_parameter_value IO_INPUT_DELAY13 {0}
	set_component_parameter_value IO_INPUT_DELAY14 {0}
	set_component_parameter_value IO_INPUT_DELAY15 {0}
	set_component_parameter_value IO_INPUT_DELAY16 {0}
	set_component_parameter_value IO_INPUT_DELAY17 {0}
	set_component_parameter_value IO_INPUT_DELAY18 {0}
	set_component_parameter_value IO_INPUT_DELAY19 {0}
	set_component_parameter_value IO_INPUT_DELAY2 {0}
	set_component_parameter_value IO_INPUT_DELAY20 {0}
	set_component_parameter_value IO_INPUT_DELAY21 {0}
	set_component_parameter_value IO_INPUT_DELAY22 {0}
	set_component_parameter_value IO_INPUT_DELAY23 {0}
	set_component_parameter_value IO_INPUT_DELAY24 {0}
	set_component_parameter_value IO_INPUT_DELAY25 {0}
	set_component_parameter_value IO_INPUT_DELAY26 {0}
	set_component_parameter_value IO_INPUT_DELAY27 {0}
	set_component_parameter_value IO_INPUT_DELAY28 {0}
	set_component_parameter_value IO_INPUT_DELAY29 {0}
	set_component_parameter_value IO_INPUT_DELAY3 {0}
	set_component_parameter_value IO_INPUT_DELAY30 {0}
	set_component_parameter_value IO_INPUT_DELAY31 {0}
	set_component_parameter_value IO_INPUT_DELAY32 {0}
	set_component_parameter_value IO_INPUT_DELAY33 {0}
	set_component_parameter_value IO_INPUT_DELAY34 {0}
	set_component_parameter_value IO_INPUT_DELAY35 {0}
	set_component_parameter_value IO_INPUT_DELAY36 {0}
	set_component_parameter_value IO_INPUT_DELAY37 {0}
	set_component_parameter_value IO_INPUT_DELAY38 {0}
	set_component_parameter_value IO_INPUT_DELAY39 {0}
	set_component_parameter_value IO_INPUT_DELAY4 {0}
	set_component_parameter_value IO_INPUT_DELAY40 {0}
	set_component_parameter_value IO_INPUT_DELAY41 {0}
	set_component_parameter_value IO_INPUT_DELAY42 {0}
	set_component_parameter_value IO_INPUT_DELAY43 {0}
	set_component_parameter_value IO_INPUT_DELAY44 {0}
	set_component_parameter_value IO_INPUT_DELAY45 {0}
	set_component_parameter_value IO_INPUT_DELAY46 {0}
	set_component_parameter_value IO_INPUT_DELAY47 {0}
	set_component_parameter_value IO_INPUT_DELAY5 {0}
	set_component_parameter_value IO_INPUT_DELAY6 {0}
	set_component_parameter_value IO_INPUT_DELAY7 {0}
	set_component_parameter_value IO_INPUT_DELAY8 {0}
	set_component_parameter_value IO_INPUT_DELAY9 {0}
	set_component_parameter_value IO_OUTPUT_DELAY0 {0}
	set_component_parameter_value IO_OUTPUT_DELAY1 {0}
	set_component_parameter_value IO_OUTPUT_DELAY10 {0}
	set_component_parameter_value IO_OUTPUT_DELAY11 {0}
	set_component_parameter_value IO_OUTPUT_DELAY12 {0}
	set_component_parameter_value IO_OUTPUT_DELAY13 {0}
	set_component_parameter_value IO_OUTPUT_DELAY14 {0}
	set_component_parameter_value IO_OUTPUT_DELAY15 {0}
	set_component_parameter_value IO_OUTPUT_DELAY16 {0}
	set_component_parameter_value IO_OUTPUT_DELAY17 {0}
	set_component_parameter_value IO_OUTPUT_DELAY18 {0}
	set_component_parameter_value IO_OUTPUT_DELAY19 {0}
	set_component_parameter_value IO_OUTPUT_DELAY2 {0}
	set_component_parameter_value IO_OUTPUT_DELAY20 {0}
	set_component_parameter_value IO_OUTPUT_DELAY21 {0}
	set_component_parameter_value IO_OUTPUT_DELAY22 {0}
	set_component_parameter_value IO_OUTPUT_DELAY23 {0}
	set_component_parameter_value IO_OUTPUT_DELAY24 {0}
	set_component_parameter_value IO_OUTPUT_DELAY25 {0}
	set_component_parameter_value IO_OUTPUT_DELAY26 {0}
	set_component_parameter_value IO_OUTPUT_DELAY27 {0}
	set_component_parameter_value IO_OUTPUT_DELAY28 {0}
	set_component_parameter_value IO_OUTPUT_DELAY29 {0}
	set_component_parameter_value IO_OUTPUT_DELAY3 {0}
	set_component_parameter_value IO_OUTPUT_DELAY30 {0}
	set_component_parameter_value IO_OUTPUT_DELAY31 {0}
	set_component_parameter_value IO_OUTPUT_DELAY32 {0}
	set_component_parameter_value IO_OUTPUT_DELAY33 {0}
	set_component_parameter_value IO_OUTPUT_DELAY34 {0}
	set_component_parameter_value IO_OUTPUT_DELAY35 {0}
	set_component_parameter_value IO_OUTPUT_DELAY36 {0}
	set_component_parameter_value IO_OUTPUT_DELAY37 {0}
	set_component_parameter_value IO_OUTPUT_DELAY38 {0}
	set_component_parameter_value IO_OUTPUT_DELAY39 {0}
	set_component_parameter_value IO_OUTPUT_DELAY4 {0}
	set_component_parameter_value IO_OUTPUT_DELAY40 {0}
	set_component_parameter_value IO_OUTPUT_DELAY41 {0}
	set_component_parameter_value IO_OUTPUT_DELAY42 {0}
	set_component_parameter_value IO_OUTPUT_DELAY43 {0}
	set_component_parameter_value IO_OUTPUT_DELAY44 {0}
	set_component_parameter_value IO_OUTPUT_DELAY45 {0}
	set_component_parameter_value IO_OUTPUT_DELAY46 {0}
	set_component_parameter_value IO_OUTPUT_DELAY47 {0}
	set_component_parameter_value IO_OUTPUT_DELAY5 {0}
	set_component_parameter_value IO_OUTPUT_DELAY6 {0}
	set_component_parameter_value IO_OUTPUT_DELAY7 {0}
	set_component_parameter_value IO_OUTPUT_DELAY8 {0}
	set_component_parameter_value IO_OUTPUT_DELAY9 {0}
	set_component_parameter_value IPXACT_Enable {0}
	set_component_parameter_value L3_MAIN_FREE_CLK {400}
	set_component_parameter_value L4_SYS_FREE_CLK {2}
	set_component_parameter_value LWH2F_ADDRESS_WIDTH {21}
	set_component_parameter_value LWH2F_Enable {1}
	set_component_parameter_value MAINPLL_FDIV_EN {0}
	set_component_parameter_value MANUAL_CLK_EMACA_SOURCE {0}
	set_component_parameter_value MANUAL_CLK_EMACB_SOURCE {1}
	set_component_parameter_value MANUAL_CLK_EMAC_PTP_SOURCE {1}
	set_component_parameter_value MANUAL_CLK_GPIO_SOURCE {1}
	set_component_parameter_value MANUAL_CLK_MPU_SOURCE {0}
	set_component_parameter_value MANUAL_CLK_NOC_SOURCE {1}
	set_component_parameter_value MANUAL_CLK_PSI_SOURCE {0}
	set_component_parameter_value MANUAL_CLK_S2F_USER0_SOURCE {0}
	set_component_parameter_value MANUAL_CLK_S2F_USER1_SOURCE {0}
	set_component_parameter_value MANUAL_CLK_SDMMC_SOURCE {1}
	set_component_parameter_value MANUAL_CLK_SRC_EN {0}
	set_component_parameter_value MANUAL_MAINPLL_C0 {1000.0}
	set_component_parameter_value MANUAL_MAINPLL_C2 {500.0}
	set_component_parameter_value MANUAL_MAINPLL_C3 {200.0}
	set_component_parameter_value MANUAL_MAINPLL_CFREQ_EN {0}
	set_component_parameter_value MANUAL_PERPLL_C0 {1200.0}
	set_component_parameter_value MANUAL_PERPLL_C2 {480.0}
	set_component_parameter_value MANUAL_PERPLL_C3 {200.0}
	set_component_parameter_value MANUAL_PERPLL_CFREQ_EN {0}
	set_component_parameter_value MPU_EVENTS_Enable {1}
	set_component_parameter_value Mem_Interleave_Enable {0}
	set_component_parameter_value NAND_Mode {N/A}
	set_component_parameter_value NAND_PinMuxing {Unused}
	set_component_parameter_value NOCDIV_CS_ATCLK {0}
	set_component_parameter_value NOCDIV_CS_PDBGCLK {2}
	set_component_parameter_value NOCDIV_CS_TRACECLK {0}
	set_component_parameter_value NOCDIV_L4MAINCLK {0}
	set_component_parameter_value NOCDIV_L4MPCLK {1}
	set_component_parameter_value NOCDIV_L4SPCLK {2}
	set_component_parameter_value OVERIDE_PERI_PLL {0}
	set_component_parameter_value PERI_PLL_MANUAL_VCO_FREQ {2000}
	set_component_parameter_value PERPLL_FDIV_EN {0}
	set_component_parameter_value PLL_CLK0 {Unused}
	set_component_parameter_value PLL_CLK1 {Unused}
	set_component_parameter_value PLL_CLK2 {Unused}
	set_component_parameter_value PLL_CLK3 {Unused}
	set_component_parameter_value PLL_CLK4 {Unused}
	set_component_parameter_value PSI_CLK_FREQ {500}
	set_component_parameter_value RUN_INTERNAL_BUILD_CHECKS {0}
	set_component_parameter_value S2FINTERRUPT_CLOCKPERIPHERAL_Enable {0}
	set_component_parameter_value S2FINTERRUPT_DMA_Enable {0}
	set_component_parameter_value S2FINTERRUPT_EMAC0_Enable {0}
	set_component_parameter_value S2FINTERRUPT_EMAC1_Enable {0}
	set_component_parameter_value S2FINTERRUPT_EMAC2_Enable {0}
	set_component_parameter_value S2FINTERRUPT_GPIO_Enable {0}
	set_component_parameter_value S2FINTERRUPT_I2C0_Enable {0}
	set_component_parameter_value S2FINTERRUPT_I2C1_Enable {0}
	set_component_parameter_value S2FINTERRUPT_I2CEMAC0_Enable {0}
	set_component_parameter_value S2FINTERRUPT_I2CEMAC1_Enable {0}
	set_component_parameter_value S2FINTERRUPT_I2CEMAC2_Enable {0}
	set_component_parameter_value S2FINTERRUPT_L4TIMER_Enable {0}
	set_component_parameter_value S2FINTERRUPT_NAND_Enable {0}
	set_component_parameter_value S2FINTERRUPT_SDMMC_Enable {0}
	set_component_parameter_value S2FINTERRUPT_SPIM0_Enable {0}
	set_component_parameter_value S2FINTERRUPT_SPIM1_Enable {0}
	set_component_parameter_value S2FINTERRUPT_SPIS0_Enable {0}
	set_component_parameter_value S2FINTERRUPT_SPIS1_Enable {0}
	set_component_parameter_value S2FINTERRUPT_SYSTEMMANAGER_Enable {0}
	set_component_parameter_value S2FINTERRUPT_SYSTIMER_Enable {0}
	set_component_parameter_value S2FINTERRUPT_UART0_Enable {0}
	set_component_parameter_value S2FINTERRUPT_UART1_Enable {0}
	set_component_parameter_value S2FINTERRUPT_USB0_Enable {0}
	set_component_parameter_value S2FINTERRUPT_USB1_Enable {0}
	set_component_parameter_value S2FINTERRUPT_WATCHDOG_Enable {0}
	set_component_parameter_value S2F_ADDRESS_WIDTH {32}
	set_component_parameter_value S2F_Width {3}
	set_component_parameter_value SDMMC_Mode {8-bit}
	set_component_parameter_value SDMMC_PinMuxing {IO}
	set_component_parameter_value SDMMC_REF_CLK {200}
	set_component_parameter_value SMMU_rsb_sid_const {0}
	set_component_parameter_value SMMU_rsb_ssd_const {0}
	set_component_parameter_value SMMU_sid_config {0}
	set_component_parameter_value SMMU_ssd_config {0}
	set_component_parameter_value SMMU_wsb_sid_const {0}
	set_component_parameter_value SMMU_wsb_ssd_const {0}
	set_component_parameter_value SPIM0_Mode {Single_slave_selects}
	set_component_parameter_value SPIM0_PinMuxing {IO}
	set_component_parameter_value SPIM1_Mode {Dual_slave_selects}
	set_component_parameter_value SPIM1_PinMuxing {IO}
	set_component_parameter_value SPIS0_Mode {N/A}
	set_component_parameter_value SPIS0_PinMuxing {Unused}
	set_component_parameter_value SPIS1_Mode {N/A}
	set_component_parameter_value SPIS1_PinMuxing {Unused}
	set_component_parameter_value STM_Enable {1}
	set_component_parameter_value TESTIOCTRL_DEBUGCLKSEL {16}
	set_component_parameter_value TESTIOCTRL_MAINCLKSEL {8}
	set_component_parameter_value TESTIOCTRL_PERICLKSEL {8}
	set_component_parameter_value TEST_Enable {0}
	set_component_parameter_value TPIU_Select {HPS Clock Manager}
	set_component_parameter_value TRACE_Mode {N/A}
	set_component_parameter_value TRACE_PinMuxing {Unused}
	set_component_parameter_value UART0_Mode {N/A}
	set_component_parameter_value UART0_PinMuxing {Unused}
	set_component_parameter_value UART1_Mode {No_flow_control}
	set_component_parameter_value UART1_PinMuxing {IO}
	set_component_parameter_value USB0_Mode {N/A}
	set_component_parameter_value USB0_PinMuxing {Unused}
	set_component_parameter_value USB1_Mode {N/A}
	set_component_parameter_value USB1_PinMuxing {Unused}
	set_component_parameter_value USE_DEFAULT_MPU_CLK {0}
	set_component_parameter_value W_RESET_ACTION {0}
	set_component_parameter_value eosc1_clk_mhz {25.0}
	set_component_parameter_value watchdog_reset {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation agilex_hps
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface h2f_user0_clock clock OUTPUT
	set_instantiation_interface_parameter_value h2f_user0_clock associatedDirectClock {}
	set_instantiation_interface_parameter_value h2f_user0_clock clockRate {50000000}
	set_instantiation_interface_parameter_value h2f_user0_clock clockRateKnown {true}
	set_instantiation_interface_parameter_value h2f_user0_clock externallyDriven {false}
	set_instantiation_interface_parameter_value h2f_user0_clock ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value h2f_user0_clock clock_rate {50000000}
	add_instantiation_interface_port h2f_user0_clock s2f_user_clk0_hio clk 1 STD_LOGIC Output
	add_instantiation_interface h2f_user1_clock clock OUTPUT
	set_instantiation_interface_parameter_value h2f_user1_clock associatedDirectClock {}
	set_instantiation_interface_parameter_value h2f_user1_clock clockRate {250000000}
	set_instantiation_interface_parameter_value h2f_user1_clock clockRateKnown {true}
	set_instantiation_interface_parameter_value h2f_user1_clock externallyDriven {false}
	set_instantiation_interface_parameter_value h2f_user1_clock ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value h2f_user1_clock clock_rate {250000000}
	add_instantiation_interface_port h2f_user1_clock s2f_user_clk1_hio clk 1 STD_LOGIC Output
	add_instantiation_interface h2f_mpu_events conduit INPUT
	set_instantiation_interface_parameter_value h2f_mpu_events associatedClock {}
	set_instantiation_interface_parameter_value h2f_mpu_events associatedReset {}
	set_instantiation_interface_parameter_value h2f_mpu_events prSafe {false}
	add_instantiation_interface_port h2f_mpu_events h2f_mpu_fpga_eventi fpga_eventi 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_mpu_events h2f_mpu_fpga_evento fpga_evento 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_mpu_events h2f_mpu_fpga_standbywfe fpga_standbywfe 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_mpu_events h2f_mpu_fpga_standbywfi fpga_standbywfi 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface f2h_stm_hw_events conduit INPUT
	set_instantiation_interface_parameter_value f2h_stm_hw_events associatedClock {}
	set_instantiation_interface_parameter_value f2h_stm_hw_events associatedReset {}
	set_instantiation_interface_parameter_value f2h_stm_hw_events prSafe {false}
	add_instantiation_interface_port f2h_stm_hw_events f2h_stm_hwevents stm_hwevents 44 STD_LOGIC_VECTOR Input
	add_instantiation_interface h2f_cs conduit INPUT
	set_instantiation_interface_parameter_value h2f_cs associatedClock {}
	set_instantiation_interface_parameter_value h2f_cs associatedReset {}
	set_instantiation_interface_parameter_value h2f_cs prSafe {false}
	add_instantiation_interface_port h2f_cs h2f_cs_ntrst ntrst 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_cs h2f_cs_tck tck 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_cs h2f_cs_tdi tdi 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_cs h2f_cs_tdo tdo 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_cs h2f_cs_tdoen tdoen 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_cs h2f_cs_tms tms 1 STD_LOGIC Input
	add_instantiation_interface hps_emif conduit INPUT
	set_instantiation_interface_parameter_value hps_emif associatedClock {}
	set_instantiation_interface_parameter_value hps_emif associatedReset {}
	set_instantiation_interface_parameter_value hps_emif prSafe {false}
	add_instantiation_interface_port hps_emif hps_emif_emif_to_hps emif_to_hps 4096 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port hps_emif hps_emif_hps_to_emif hps_to_emif 4096 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port hps_emif hps_emif_emif_to_gp emif_to_gp 1 STD_LOGIC Input
	add_instantiation_interface_port hps_emif hps_emif_gp_to_emif gp_to_emif 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface hps_io conduit INPUT
	set_instantiation_interface_parameter_value hps_io associatedClock {}
	set_instantiation_interface_parameter_value hps_io associatedReset {}
	set_instantiation_interface_parameter_value hps_io prSafe {false}
	add_instantiation_interface_port hps_io EMAC1_TX_CLK EMAC1_TX_CLK 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io EMAC1_TXD0 EMAC1_TXD0 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io EMAC1_TXD1 EMAC1_TXD1 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io EMAC1_TXD2 EMAC1_TXD2 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io EMAC1_TXD3 EMAC1_TXD3 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io EMAC1_RX_CTL EMAC1_RX_CTL 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io EMAC1_TX_CTL EMAC1_TX_CTL 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io EMAC1_RX_CLK EMAC1_RX_CLK 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io EMAC1_RXD0 EMAC1_RXD0 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io EMAC1_RXD1 EMAC1_RXD1 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io EMAC1_RXD2 EMAC1_RXD2 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io EMAC1_RXD3 EMAC1_RXD3 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io EMAC1_MDIO EMAC1_MDIO 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io EMAC1_MDC EMAC1_MDC 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io SDMMC_CMD SDMMC_CMD 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_D0 SDMMC_D0 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_D1 SDMMC_D1 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_D2 SDMMC_D2 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_D3 SDMMC_D3 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_D4 SDMMC_D4 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_D5 SDMMC_D5 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_D6 SDMMC_D6 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_D7 SDMMC_D7 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io SDMMC_CCLK SDMMC_CCLK 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io SPIM0_CLK SPIM0_CLK 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io SPIM0_MOSI SPIM0_MOSI 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io SPIM0_MISO SPIM0_MISO 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io SPIM0_SS0_N SPIM0_SS0_N 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io SPIM1_CLK SPIM1_CLK 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io SPIM1_MOSI SPIM1_MOSI 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io SPIM1_MISO SPIM1_MISO 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io SPIM1_SS0_N SPIM1_SS0_N 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io SPIM1_SS1_N SPIM1_SS1_N 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io UART1_RX UART1_RX 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io UART1_TX UART1_TX 1 STD_LOGIC Output
	add_instantiation_interface_port hps_io I2C1_SDA I2C1_SDA 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io I2C1_SCL I2C1_SCL 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io hps_osc_clk hps_osc_clk 1 STD_LOGIC Input
	add_instantiation_interface_port hps_io gpio0_io11 gpio0_io11 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio0_io12 gpio0_io12 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio0_io13 gpio0_io13 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio0_io14 gpio0_io14 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio0_io15 gpio0_io15 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio0_io16 gpio0_io16 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio0_io17 gpio0_io17 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio0_io18 gpio0_io18 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio1_io16 gpio1_io16 1 STD_LOGIC Bidir
	add_instantiation_interface_port hps_io gpio1_io17 gpio1_io17 1 STD_LOGIC Bidir
	add_instantiation_interface h2f_reset reset OUTPUT
	set_instantiation_interface_parameter_value h2f_reset associatedClock {}
	set_instantiation_interface_parameter_value h2f_reset associatedDirectReset {}
	set_instantiation_interface_parameter_value h2f_reset associatedResetSinks {none}
	set_instantiation_interface_parameter_value h2f_reset synchronousEdges {NONE}
	add_instantiation_interface_port h2f_reset h2f_rst reset 1 STD_LOGIC Output
	add_instantiation_interface h2f_axi_clock clock INPUT
	set_instantiation_interface_parameter_value h2f_axi_clock clockRate {0}
	set_instantiation_interface_parameter_value h2f_axi_clock externallyDriven {false}
	set_instantiation_interface_parameter_value h2f_axi_clock ptfSchematicName {}
	add_instantiation_interface_port h2f_axi_clock h2f_axi_clk clk 1 STD_LOGIC Input
	add_instantiation_interface h2f_axi_reset reset INPUT
	set_instantiation_interface_parameter_value h2f_axi_reset associatedClock {h2f_axi_clock}
	set_instantiation_interface_parameter_value h2f_axi_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port h2f_axi_reset h2f_axi_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface h2f_axi_master axi4 OUTPUT
	set_instantiation_interface_parameter_value h2f_axi_master associatedClock {h2f_axi_clock}
	set_instantiation_interface_parameter_value h2f_axi_master associatedReset {h2f_axi_reset}
	set_instantiation_interface_parameter_value h2f_axi_master combinedIssuingCapability {16}
	set_instantiation_interface_parameter_value h2f_axi_master issuesFIXEDBursts {true}
	set_instantiation_interface_parameter_value h2f_axi_master issuesINCRBursts {true}
	set_instantiation_interface_parameter_value h2f_axi_master issuesWRAPBursts {true}
	set_instantiation_interface_parameter_value h2f_axi_master maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value h2f_axi_master maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value h2f_axi_master maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value h2f_axi_master poison {false}
	set_instantiation_interface_parameter_value h2f_axi_master readIssuingCapability {16}
	set_instantiation_interface_parameter_value h2f_axi_master traceSignals {false}
	set_instantiation_interface_parameter_value h2f_axi_master trustzoneAware {true}
	set_instantiation_interface_parameter_value h2f_axi_master uniqueIdSupport {false}
	set_instantiation_interface_parameter_value h2f_axi_master wakeupSignals {false}
	set_instantiation_interface_parameter_value h2f_axi_master writeIssuingCapability {16}
	add_instantiation_interface_port h2f_axi_master h2f_AWID awid 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_AWADDR awaddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_AWLEN awlen 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_AWSIZE awsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_AWBURST awburst 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_AWLOCK awlock 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_axi_master h2f_AWCACHE awcache 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_AWPROT awprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_AWVALID awvalid 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_axi_master h2f_AWREADY awready 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_axi_master h2f_WDATA wdata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_WSTRB wstrb 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_WLAST wlast 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_axi_master h2f_WVALID wvalid 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_axi_master h2f_WREADY wready 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_axi_master h2f_BID bid 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_axi_master h2f_BRESP bresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_axi_master h2f_BVALID bvalid 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_axi_master h2f_BREADY bready 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_axi_master h2f_ARID arid 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_ARADDR araddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_ARLEN arlen 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_ARSIZE arsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_ARBURST arburst 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_ARLOCK arlock 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_axi_master h2f_ARCACHE arcache 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_ARPROT arprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_axi_master h2f_ARVALID arvalid 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_axi_master h2f_ARREADY arready 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_axi_master h2f_RID rid 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_axi_master h2f_RDATA rdata 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_axi_master h2f_RRESP rresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_axi_master h2f_RLAST rlast 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_axi_master h2f_RVALID rvalid 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_axi_master h2f_RREADY rready 1 STD_LOGIC Output
	add_instantiation_interface h2f_lw_axi_clock clock INPUT
	set_instantiation_interface_parameter_value h2f_lw_axi_clock clockRate {0}
	set_instantiation_interface_parameter_value h2f_lw_axi_clock externallyDriven {false}
	set_instantiation_interface_parameter_value h2f_lw_axi_clock ptfSchematicName {}
	add_instantiation_interface_port h2f_lw_axi_clock h2f_lw_axi_clk clk 1 STD_LOGIC Input
	add_instantiation_interface h2f_lw_axi_reset reset INPUT
	set_instantiation_interface_parameter_value h2f_lw_axi_reset associatedClock {h2f_lw_axi_clock}
	set_instantiation_interface_parameter_value h2f_lw_axi_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port h2f_lw_axi_reset h2f_lw_axi_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface h2f_lw_axi_master axi4 OUTPUT
	set_instantiation_interface_parameter_value h2f_lw_axi_master associatedClock {h2f_lw_axi_clock}
	set_instantiation_interface_parameter_value h2f_lw_axi_master associatedReset {h2f_lw_axi_reset}
	set_instantiation_interface_parameter_value h2f_lw_axi_master combinedIssuingCapability {16}
	set_instantiation_interface_parameter_value h2f_lw_axi_master issuesFIXEDBursts {true}
	set_instantiation_interface_parameter_value h2f_lw_axi_master issuesINCRBursts {true}
	set_instantiation_interface_parameter_value h2f_lw_axi_master issuesWRAPBursts {true}
	set_instantiation_interface_parameter_value h2f_lw_axi_master maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value h2f_lw_axi_master maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value h2f_lw_axi_master maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value h2f_lw_axi_master poison {false}
	set_instantiation_interface_parameter_value h2f_lw_axi_master readIssuingCapability {16}
	set_instantiation_interface_parameter_value h2f_lw_axi_master traceSignals {false}
	set_instantiation_interface_parameter_value h2f_lw_axi_master trustzoneAware {true}
	set_instantiation_interface_parameter_value h2f_lw_axi_master uniqueIdSupport {false}
	set_instantiation_interface_parameter_value h2f_lw_axi_master wakeupSignals {false}
	set_instantiation_interface_parameter_value h2f_lw_axi_master writeIssuingCapability {16}
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWID awid 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWADDR awaddr 21 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWLEN awlen 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWSIZE awsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWBURST awburst 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWLOCK awlock 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWCACHE awcache 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWPROT awprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWVALID awvalid 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_AWREADY awready 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_WDATA wdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_WSTRB wstrb 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_WLAST wlast 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_WVALID wvalid 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_WREADY wready 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_BID bid 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_BRESP bresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_BVALID bvalid 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_BREADY bready 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARID arid 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARADDR araddr 21 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARLEN arlen 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARSIZE arsize 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARBURST arburst 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARLOCK arlock 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARCACHE arcache 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARPROT arprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARVALID arvalid 1 STD_LOGIC Output
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_ARREADY arready 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_RID rid 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_RDATA rdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_RRESP rresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_RLAST rlast 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_RVALID rvalid 1 STD_LOGIC Input
	add_instantiation_interface_port h2f_lw_axi_master h2f_lw_RREADY rready 1 STD_LOGIC Output
	add_instantiation_interface f2h_axi_clock clock INPUT
	set_instantiation_interface_parameter_value f2h_axi_clock clockRate {0}
	set_instantiation_interface_parameter_value f2h_axi_clock externallyDriven {false}
	set_instantiation_interface_parameter_value f2h_axi_clock ptfSchematicName {}
	add_instantiation_interface_port f2h_axi_clock f2h_axi_clk clk 1 STD_LOGIC Input
	add_instantiation_interface f2h_axi_reset reset INPUT
	set_instantiation_interface_parameter_value f2h_axi_reset associatedClock {f2h_axi_clock}
	set_instantiation_interface_parameter_value f2h_axi_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port f2h_axi_reset f2h_axi_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface f2h_axi_slave acelite INPUT
	set_instantiation_interface_parameter_value f2h_axi_slave associatedClock {f2h_axi_clock}
	set_instantiation_interface_parameter_value f2h_axi_slave associatedReset {f2h_axi_reset}
	set_instantiation_interface_parameter_value f2h_axi_slave bridgesToMaster {}
	set_instantiation_interface_parameter_value f2h_axi_slave combinedAcceptanceCapability {16}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhFeatureId {35}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhGroupId {0}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhParameterData {}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhParameterDataLength {}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhParameterId {}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhParameterName {}
	set_instantiation_interface_parameter_value f2h_axi_slave dfhParameterVersion {}
	set_instantiation_interface_parameter_value f2h_axi_slave maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value f2h_axi_slave maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value f2h_axi_slave maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value f2h_axi_slave poison {false}
	set_instantiation_interface_parameter_value f2h_axi_slave readAcceptanceCapability {8}
	set_instantiation_interface_parameter_value f2h_axi_slave readDataReorderingDepth {8}
	set_instantiation_interface_parameter_value f2h_axi_slave traceSignals {false}
	set_instantiation_interface_parameter_value f2h_axi_slave trustzoneAware {true}
	set_instantiation_interface_parameter_value f2h_axi_slave uniqueIdSupport {false}
	set_instantiation_interface_parameter_value f2h_axi_slave wakeupSignals {false}
	set_instantiation_interface_parameter_value f2h_axi_slave writeAcceptanceCapability {8}
	add_instantiation_interface_port f2h_axi_slave f2h_AWID awid 5 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWADDR awaddr 34 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWLEN awlen 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWSIZE awsize 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWBURST awburst 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWLOCK awlock 1 STD_LOGIC Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWCACHE awcache 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWPROT awprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWVALID awvalid 1 STD_LOGIC Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWREADY awready 1 STD_LOGIC Output
	add_instantiation_interface_port f2h_axi_slave f2h_AWQOS awqos 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_WDATA wdata 512 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_WSTRB wstrb 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_WLAST wlast 1 STD_LOGIC Input
	add_instantiation_interface_port f2h_axi_slave f2h_WVALID wvalid 1 STD_LOGIC Input
	add_instantiation_interface_port f2h_axi_slave f2h_WREADY wready 1 STD_LOGIC Output
	add_instantiation_interface_port f2h_axi_slave f2h_BID bid 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port f2h_axi_slave f2h_BRESP bresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port f2h_axi_slave f2h_BVALID bvalid 1 STD_LOGIC Output
	add_instantiation_interface_port f2h_axi_slave f2h_BREADY bready 1 STD_LOGIC Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARID arid 5 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARADDR araddr 34 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARLEN arlen 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARSIZE arsize 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARBURST arburst 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARLOCK arlock 1 STD_LOGIC Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARCACHE arcache 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARPROT arprot 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARVALID arvalid 1 STD_LOGIC Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARREADY arready 1 STD_LOGIC Output
	add_instantiation_interface_port f2h_axi_slave f2h_ARQOS arqos 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_RID rid 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port f2h_axi_slave f2h_RDATA rdata 512 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port f2h_axi_slave f2h_RRESP rresp 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port f2h_axi_slave f2h_RLAST rlast 1 STD_LOGIC Output
	add_instantiation_interface_port f2h_axi_slave f2h_RVALID rvalid 1 STD_LOGIC Output
	add_instantiation_interface_port f2h_axi_slave f2h_RREADY rready 1 STD_LOGIC Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWDOMAIN awdomain 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWBAR awbar 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARDOMAIN ardomain 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARBAR arbar 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARSNOOP arsnoop 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWSNOOP awsnoop 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_ARUSER aruser 23 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port f2h_axi_slave f2h_AWUSER awuser 23 STD_LOGIC_VECTOR Input
	add_instantiation_interface f2h_irq0 interrupt OUTPUT
	set_instantiation_interface_parameter_value f2h_irq0 associatedAddressablePoint {}
	set_instantiation_interface_parameter_value f2h_irq0 associatedClock {}
	set_instantiation_interface_parameter_value f2h_irq0 associatedReset {}
	set_instantiation_interface_parameter_value f2h_irq0 irqMap {}
	set_instantiation_interface_parameter_value f2h_irq0 irqScheme {INDIVIDUAL_REQUESTS}
	set_instantiation_interface_assignment_value f2h_irq0 embeddedsw.dts.irq.rx_offset {19}
	set_instantiation_interface_assignment_value f2h_irq0 embeddedsw.dts.irq.rx_type {arm_gic_spi}
	add_instantiation_interface_port f2h_irq0 f2h_irq_p0 irq 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface f2h_irq1 interrupt OUTPUT
	set_instantiation_interface_parameter_value f2h_irq1 associatedAddressablePoint {}
	set_instantiation_interface_parameter_value f2h_irq1 associatedClock {}
	set_instantiation_interface_parameter_value f2h_irq1 associatedReset {}
	set_instantiation_interface_parameter_value f2h_irq1 irqMap {}
	set_instantiation_interface_parameter_value f2h_irq1 irqScheme {INDIVIDUAL_REQUESTS}
	set_instantiation_interface_assignment_value f2h_irq1 embeddedsw.dts.irq.rx_offset {51}
	set_instantiation_interface_assignment_value f2h_irq1 embeddedsw.dts.irq.rx_type {arm_gic_spi}
	add_instantiation_interface_port f2h_irq1 f2h_irq_p1 irq 32 STD_LOGIC_VECTOR Input
	save_instantiation
	add_component emif_calbus_0 ip/qsys_top/emif_calbus_0.ip altera_emif_cal altera_emif_cal_inst 2.7.2
	load_component emif_calbus_0
	set_component_parameter_value AXM_ID_NUM {0}
	set_component_parameter_value DIAG_ENABLE_JTAG_UART {0}
	set_component_parameter_value DIAG_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_EXPORT_VJI {0}
	set_component_parameter_value DIAG_EXTRA_CONFIGS {}
	set_component_parameter_value DIAG_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_SIM_VERBOSE {0}
	set_component_parameter_value DIAG_SYNTH_FOR_SIM {0}
	set_component_parameter_value ENABLE_DDRT {0}
	set_component_parameter_value NUM_CALBUS_INTERFACE {1}
	set_component_parameter_value PHY_DDRT_EXPORT_CLK_STP_IF {0}
	set_component_parameter_value SHORT_QSYS_INTERFACE_NAMES {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation emif_calbus_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface emif_calbus_0 conduit INPUT
	set_instantiation_interface_parameter_value emif_calbus_0 associatedClock {emif_calbus_clk}
	set_instantiation_interface_parameter_value emif_calbus_0 associatedReset {}
	set_instantiation_interface_parameter_value emif_calbus_0 prSafe {false}
	add_instantiation_interface_port emif_calbus_0 calbus_read_0 calbus_read 1 STD_LOGIC Output
	add_instantiation_interface_port emif_calbus_0 calbus_write_0 calbus_write 1 STD_LOGIC Output
	add_instantiation_interface_port emif_calbus_0 calbus_address_0 calbus_address 20 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port emif_calbus_0 calbus_wdata_0 calbus_wdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port emif_calbus_0 calbus_rdata_0 calbus_rdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port emif_calbus_0 calbus_seq_param_tbl_0 calbus_seq_param_tbl 4096 STD_LOGIC_VECTOR Input
	add_instantiation_interface emif_calbus_clk clock OUTPUT
	set_instantiation_interface_parameter_value emif_calbus_clk associatedDirectClock {}
	set_instantiation_interface_parameter_value emif_calbus_clk clockRate {0}
	set_instantiation_interface_parameter_value emif_calbus_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value emif_calbus_clk externallyDriven {false}
	set_instantiation_interface_parameter_value emif_calbus_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value emif_calbus_clk clock_rate {0}
	add_instantiation_interface_port emif_calbus_clk calbus_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component emif_hps ip/qsys_top/emif_hps.ip altera_emif_fm_hps emif_fm_hps 2.7.2
	load_component emif_hps
	set_component_parameter_value BOARD_DDR3_AC_TO_CK_SKEW_NS {0.0}
	set_component_parameter_value BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDR3_DQS_TO_CK_SKEW_NS {0.02}
	set_component_parameter_value BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED {1}
	set_component_parameter_value BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED {0}
	set_component_parameter_value BOARD_DDR3_MAX_CK_DELAY_NS {0.6}
	set_component_parameter_value BOARD_DDR3_MAX_DQS_DELAY_NS {0.6}
	set_component_parameter_value BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS {0.05}
	set_component_parameter_value BOARD_DDR3_SKEW_BETWEEN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDR3_USER_AC_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR3_USER_AC_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_DDR3_USER_CK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_DDR3_USER_RCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR3_USER_RCLK_SLEW_RATE {5.0}
	set_component_parameter_value BOARD_DDR3_USER_RDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR3_USER_RDATA_SLEW_RATE {2.5}
	set_component_parameter_value BOARD_DDR3_USER_WCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR3_USER_WCLK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_DDR3_USER_WDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR3_USER_WDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_DDR3_USE_DEFAULT_ISI_VALUES {1}
	set_component_parameter_value BOARD_DDR3_USE_DEFAULT_SLEW_RATES {1}
	set_component_parameter_value BOARD_DDR4_AC_TO_CK_SKEW_NS {0.0}
	set_component_parameter_value BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDR4_DQS_TO_CK_SKEW_NS {0.02}
	set_component_parameter_value BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED {0}
	set_component_parameter_value BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED {1}
	set_component_parameter_value BOARD_DDR4_MAX_CK_DELAY_NS {0.6}
	set_component_parameter_value BOARD_DDR4_MAX_DQS_DELAY_NS {0.6}
	set_component_parameter_value BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS {0.05}
	set_component_parameter_value BOARD_DDR4_SKEW_BETWEEN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDR4_USER_AC_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR4_USER_AC_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_DDR4_USER_CK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_DDR4_USER_RCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR4_USER_RCLK_SLEW_RATE {8.0}
	set_component_parameter_value BOARD_DDR4_USER_RDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR4_USER_RDATA_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_DDR4_USER_WCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR4_USER_WCLK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_DDR4_USER_WDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDR4_USER_WDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_DDR4_USE_DEFAULT_ISI_VALUES {1}
	set_component_parameter_value BOARD_DDR4_USE_DEFAULT_SLEW_RATES {1}
	set_component_parameter_value BOARD_DDRT_AC_TO_CK_SKEW_NS {0.0}
	set_component_parameter_value BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDRT_DQS_TO_CK_SKEW_NS {0.02}
	set_component_parameter_value BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED {0}
	set_component_parameter_value BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED {1}
	set_component_parameter_value BOARD_DDRT_MAX_CK_DELAY_NS {0.6}
	set_component_parameter_value BOARD_DDRT_MAX_DQS_DELAY_NS {0.6}
	set_component_parameter_value BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS {0.05}
	set_component_parameter_value BOARD_DDRT_SKEW_BETWEEN_DQS_NS {0.02}
	set_component_parameter_value BOARD_DDRT_USER_AC_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDRT_USER_AC_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_DDRT_USER_CK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_DDRT_USER_RCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDRT_USER_RCLK_SLEW_RATE {8.0}
	set_component_parameter_value BOARD_DDRT_USER_RDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDRT_USER_RDATA_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_DDRT_USER_WCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDRT_USER_WCLK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_DDRT_USER_WDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_DDRT_USER_WDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_DDRT_USE_DEFAULT_ISI_VALUES {1}
	set_component_parameter_value BOARD_DDRT_USE_DEFAULT_SLEW_RATES {1}
	set_component_parameter_value BOARD_LPDDR3_AC_TO_CK_SKEW_NS {0.0}
	set_component_parameter_value BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS {0.02}
	set_component_parameter_value BOARD_LPDDR3_DQS_TO_CK_SKEW_NS {0.02}
	set_component_parameter_value BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED {1}
	set_component_parameter_value BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED {0}
	set_component_parameter_value BOARD_LPDDR3_MAX_CK_DELAY_NS {0.6}
	set_component_parameter_value BOARD_LPDDR3_MAX_DQS_DELAY_NS {0.6}
	set_component_parameter_value BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS {0.02}
	set_component_parameter_value BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS {0.05}
	set_component_parameter_value BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS {0.02}
	set_component_parameter_value BOARD_LPDDR3_USER_AC_ISI_NS {0.0}
	set_component_parameter_value BOARD_LPDDR3_USER_AC_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_LPDDR3_USER_CK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_LPDDR3_USER_RCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_LPDDR3_USER_RCLK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_LPDDR3_USER_RDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_LPDDR3_USER_RDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_LPDDR3_USER_WCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_LPDDR3_USER_WCLK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_LPDDR3_USER_WDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_LPDDR3_USER_WDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES {1}
	set_component_parameter_value BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES {1}
	set_component_parameter_value BOARD_QDR2_AC_TO_K_SKEW_NS {0.0}
	set_component_parameter_value BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_QDR2_BRD_SKEW_WITHIN_D_NS {0.02}
	set_component_parameter_value BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS {0.02}
	set_component_parameter_value BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED {1}
	set_component_parameter_value BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED {0}
	set_component_parameter_value BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED {0}
	set_component_parameter_value BOARD_QDR2_MAX_K_DELAY_NS {0.6}
	set_component_parameter_value BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS {0.02}
	set_component_parameter_value BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS {0.02}
	set_component_parameter_value BOARD_QDR2_USER_AC_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR2_USER_AC_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_QDR2_USER_K_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_QDR2_USER_RCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR2_USER_RCLK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_QDR2_USER_RDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR2_USER_RDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_QDR2_USER_WCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR2_USER_WDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR2_USER_WDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_QDR2_USE_DEFAULT_ISI_VALUES {1}
	set_component_parameter_value BOARD_QDR2_USE_DEFAULT_SLEW_RATES {1}
	set_component_parameter_value BOARD_QDR4_AC_TO_CK_SKEW_NS {0.0}
	set_component_parameter_value BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS {0.02}
	set_component_parameter_value BOARD_QDR4_DK_TO_CK_SKEW_NS {-0.02}
	set_component_parameter_value BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED {1}
	set_component_parameter_value BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED {1}
	set_component_parameter_value BOARD_QDR4_MAX_CK_DELAY_NS {0.6}
	set_component_parameter_value BOARD_QDR4_MAX_DK_DELAY_NS {0.6}
	set_component_parameter_value BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS {0.02}
	set_component_parameter_value BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS {0.05}
	set_component_parameter_value BOARD_QDR4_SKEW_BETWEEN_DK_NS {0.02}
	set_component_parameter_value BOARD_QDR4_USER_AC_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR4_USER_AC_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_QDR4_USER_CK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_QDR4_USER_RCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR4_USER_RCLK_SLEW_RATE {5.0}
	set_component_parameter_value BOARD_QDR4_USER_RDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR4_USER_RDATA_SLEW_RATE {2.5}
	set_component_parameter_value BOARD_QDR4_USER_WCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR4_USER_WCLK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_QDR4_USER_WDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_QDR4_USER_WDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_QDR4_USE_DEFAULT_ISI_VALUES {1}
	set_component_parameter_value BOARD_QDR4_USE_DEFAULT_SLEW_RATES {1}
	set_component_parameter_value BOARD_RLD3_AC_TO_CK_SKEW_NS {0.0}
	set_component_parameter_value BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS {0.02}
	set_component_parameter_value BOARD_RLD3_DK_TO_CK_SKEW_NS {-0.02}
	set_component_parameter_value BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED {1}
	set_component_parameter_value BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED {0}
	set_component_parameter_value BOARD_RLD3_MAX_CK_DELAY_NS {0.6}
	set_component_parameter_value BOARD_RLD3_MAX_DK_DELAY_NS {0.6}
	set_component_parameter_value BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS {0.02}
	set_component_parameter_value BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS {0.02}
	set_component_parameter_value BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS {0.05}
	set_component_parameter_value BOARD_RLD3_SKEW_BETWEEN_DK_NS {0.02}
	set_component_parameter_value BOARD_RLD3_USER_AC_ISI_NS {0.0}
	set_component_parameter_value BOARD_RLD3_USER_AC_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_RLD3_USER_CK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_RLD3_USER_RCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_RLD3_USER_RCLK_SLEW_RATE {7.0}
	set_component_parameter_value BOARD_RLD3_USER_RDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_RLD3_USER_RDATA_SLEW_RATE {3.5}
	set_component_parameter_value BOARD_RLD3_USER_WCLK_ISI_NS {0.0}
	set_component_parameter_value BOARD_RLD3_USER_WCLK_SLEW_RATE {4.0}
	set_component_parameter_value BOARD_RLD3_USER_WDATA_ISI_NS {0.0}
	set_component_parameter_value BOARD_RLD3_USER_WDATA_SLEW_RATE {2.0}
	set_component_parameter_value BOARD_RLD3_USE_DEFAULT_ISI_VALUES {1}
	set_component_parameter_value BOARD_RLD3_USE_DEFAULT_SLEW_RATES {1}
	set_component_parameter_value CTRL_DDR3_ADDR_ORDER_ENUM {DDR3_CTRL_ADDR_ORDER_CS_R_B_C}
	set_component_parameter_value CTRL_DDR3_AUTO_POWER_DOWN_CYCS {32}
	set_component_parameter_value CTRL_DDR3_AUTO_POWER_DOWN_EN {0}
	set_component_parameter_value CTRL_DDR3_AUTO_PRECHARGE_EN {0}
	set_component_parameter_value CTRL_DDR3_AVL_PROTOCOL_ENUM {CTRL_AVL_PROTOCOL_MM}
	set_component_parameter_value CTRL_DDR3_ECC_AUTO_CORRECTION_EN {0}
	set_component_parameter_value CTRL_DDR3_ECC_EN {0}
	set_component_parameter_value CTRL_DDR3_ECC_READDATAERROR_EN {1}
	set_component_parameter_value CTRL_DDR3_ECC_STATUS_EN {0}
	set_component_parameter_value CTRL_DDR3_MMR_EN {0}
	set_component_parameter_value CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR3_REORDER_EN {1}
	set_component_parameter_value CTRL_DDR3_SELF_REFRESH_EN {0}
	set_component_parameter_value CTRL_DDR3_STARVE_LIMIT {10}
	set_component_parameter_value CTRL_DDR3_USER_PRIORITY_EN {0}
	set_component_parameter_value CTRL_DDR3_USER_REFRESH_EN {0}
	set_component_parameter_value CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR4_ADDR_ORDER_ENUM {DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG}
	set_component_parameter_value CTRL_DDR4_AUTO_POWER_DOWN_CYCS {32}
	set_component_parameter_value CTRL_DDR4_AUTO_POWER_DOWN_EN {0}
	set_component_parameter_value CTRL_DDR4_AUTO_PRECHARGE_EN {0}
	set_component_parameter_value CTRL_DDR4_AVL_PROTOCOL_ENUM {CTRL_AVL_PROTOCOL_ST}
	set_component_parameter_value CTRL_DDR4_ECC_AUTO_CORRECTION_EN {0}
	set_component_parameter_value CTRL_DDR4_ECC_EN {1}
	set_component_parameter_value CTRL_DDR4_ECC_READDATAERROR_EN {0}
	set_component_parameter_value CTRL_DDR4_ECC_STATUS_EN {0}
	set_component_parameter_value CTRL_DDR4_MAJOR_MODE_EN {0}
	set_component_parameter_value CTRL_DDR4_MMR_EN {0}
	set_component_parameter_value CTRL_DDR4_POST_REFRESH_EN {0}
	set_component_parameter_value CTRL_DDR4_POST_REFRESH_LOWER_LIMIT {0}
	set_component_parameter_value CTRL_DDR4_POST_REFRESH_UPPER_LIMIT {2}
	set_component_parameter_value CTRL_DDR4_PRE_REFRESH_EN {0}
	set_component_parameter_value CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT {1}
	set_component_parameter_value CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR4_REORDER_EN {1}
	set_component_parameter_value CTRL_DDR4_SELF_REFRESH_EN {0}
	set_component_parameter_value CTRL_DDR4_STARVE_LIMIT {10}
	set_component_parameter_value CTRL_DDR4_USER_PRIORITY_EN {0}
	set_component_parameter_value CTRL_DDR4_USER_REFRESH_EN {0}
	set_component_parameter_value CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_ADDR_INTERLEAVING {COARSE}
	set_component_parameter_value CTRL_DDRT_ADDR_ORDER_ENUM {DDRT_CTRL_ADDR_ORDER_CS_R_B_C_BG}
	set_component_parameter_value CTRL_DDRT_AUTO_POWER_DOWN_CYCS {32}
	set_component_parameter_value CTRL_DDRT_AUTO_POWER_DOWN_EN {0}
	set_component_parameter_value CTRL_DDRT_AUTO_PRECHARGE_EN {0}
	set_component_parameter_value CTRL_DDRT_AVL_PROTOCOL_ENUM {CTRL_AVL_PROTOCOL_MM}
	set_component_parameter_value CTRL_DDRT_DIMM_DENSITY {128}
	set_component_parameter_value CTRL_DDRT_DIMM_VIRAL_FLOW_EN {0}
	set_component_parameter_value CTRL_DDRT_ECC_AUTO_CORRECTION_EN {0}
	set_component_parameter_value CTRL_DDRT_ECC_EN {0}
	set_component_parameter_value CTRL_DDRT_ECC_READDATAERROR_EN {1}
	set_component_parameter_value CTRL_DDRT_ECC_STATUS_EN {1}
	set_component_parameter_value CTRL_DDRT_ERR_INJECT_EN {0}
	set_component_parameter_value CTRL_DDRT_ERR_REPLAY_EN {0}
	set_component_parameter_value CTRL_DDRT_EXT_ERR_INJECT_EN {0}
	set_component_parameter_value CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS {1}
	set_component_parameter_value CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS {1}
	set_component_parameter_value CTRL_DDRT_HOST_VIRAL_FLOW_EN {0}
	set_component_parameter_value CTRL_DDRT_MMR_EN {0}
	set_component_parameter_value CTRL_DDRT_NUM_OF_AXIS_ID {1}
	set_component_parameter_value CTRL_DDRT_PARITY_CMD_EN {0}
	set_component_parameter_value CTRL_DDRT_PMM_ADR_FLOW_EN {0}
	set_component_parameter_value CTRL_DDRT_PMM_WPQ_FLUSH_EN {0}
	set_component_parameter_value CTRL_DDRT_POISON_DETECTION_EN {0}
	set_component_parameter_value CTRL_DDRT_PORT_AFI_C_WIDTH {2}
	set_component_parameter_value CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_REORDER_EN {1}
	set_component_parameter_value CTRL_DDRT_SELF_REFRESH_EN {0}
	set_component_parameter_value CTRL_DDRT_STARVE_LIMIT {10}
	set_component_parameter_value CTRL_DDRT_UPI_EN {0}
	set_component_parameter_value CTRL_DDRT_UPI_ID_WIDTH {8}
	set_component_parameter_value CTRL_DDRT_USER_PRIORITY_EN {0}
	set_component_parameter_value CTRL_DDRT_USER_REFRESH_EN {0}
	set_component_parameter_value CTRL_DDRT_WR_ACK_POLICY {POSTED}
	set_component_parameter_value CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_DDRT_ZQ_INTERVAL_MS {3}
	set_component_parameter_value CTRL_LPDDR3_ADDR_ORDER_ENUM {LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C}
	set_component_parameter_value CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS {32}
	set_component_parameter_value CTRL_LPDDR3_AUTO_POWER_DOWN_EN {0}
	set_component_parameter_value CTRL_LPDDR3_AUTO_PRECHARGE_EN {0}
	set_component_parameter_value CTRL_LPDDR3_AVL_PROTOCOL_ENUM {CTRL_AVL_PROTOCOL_MM}
	set_component_parameter_value CTRL_LPDDR3_MMR_EN {0}
	set_component_parameter_value CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_LPDDR3_REORDER_EN {1}
	set_component_parameter_value CTRL_LPDDR3_SELF_REFRESH_EN {0}
	set_component_parameter_value CTRL_LPDDR3_STARVE_LIMIT {10}
	set_component_parameter_value CTRL_LPDDR3_USER_PRIORITY_EN {0}
	set_component_parameter_value CTRL_LPDDR3_USER_REFRESH_EN {0}
	set_component_parameter_value CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS {0}
	set_component_parameter_value CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS {0}
	set_component_parameter_value CTRL_QDR2_AVL_MAX_BURST_COUNT {4}
	set_component_parameter_value CTRL_QDR2_AVL_PROTOCOL_ENUM {CTRL_AVL_PROTOCOL_MM}
	set_component_parameter_value CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC {0}
	set_component_parameter_value CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC {0}
	set_component_parameter_value CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS {0}
	set_component_parameter_value CTRL_QDR4_AVL_MAX_BURST_COUNT {4}
	set_component_parameter_value CTRL_QDR4_AVL_PROTOCOL_ENUM {CTRL_AVL_PROTOCOL_MM}
	set_component_parameter_value CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC {4}
	set_component_parameter_value CTRL_RLD2_AVL_PROTOCOL_ENUM {CTRL_AVL_PROTOCOL_MM}
	set_component_parameter_value CTRL_RLD3_ADDR_ORDER_ENUM {RLD3_CTRL_ADDR_ORDER_CS_R_B_C}
	set_component_parameter_value CTRL_RLD3_AVL_PROTOCOL_ENUM {CTRL_AVL_PROTOCOL_MM}
	set_component_parameter_value DIAG_ADD_READY_PIPELINE {1}
	set_component_parameter_value DIAG_BOARD_DELAY_CONFIG_STR {}
	set_component_parameter_value DIAG_DB_RESET_AUTO_RELEASE {avl_release}
	set_component_parameter_value DIAG_DDR3_ABSTRACT_PHY {0}
	set_component_parameter_value DIAG_DDR3_AC_PARITY_ERR {0}
	set_component_parameter_value DIAG_DDR3_CAL_ADDR0 {0}
	set_component_parameter_value DIAG_DDR3_CAL_ADDR1 {8}
	set_component_parameter_value DIAG_DDR3_CAL_ENABLE_MICRON_AP {0}
	set_component_parameter_value DIAG_DDR3_CAL_ENABLE_NON_DES {0}
	set_component_parameter_value DIAG_DDR3_CAL_FULL_CAL_ON_RESET {1}
	set_component_parameter_value DIAG_DDR3_CA_DESKEW_EN {1}
	set_component_parameter_value DIAG_DDR3_CA_LEVEL_EN {1}
	set_component_parameter_value DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS {0}
	set_component_parameter_value DIAG_DDR3_EFFICIENCY_MONITOR {EFFMON_MODE_DISABLED}
	set_component_parameter_value DIAG_DDR3_ENABLE_DEFAULT_MODE {0}
	set_component_parameter_value DIAG_DDR3_ENABLE_USER_MODE {1}
	set_component_parameter_value DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN {1}
	set_component_parameter_value DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER {0}
	set_component_parameter_value DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_DDR3_EXPORT_TG_CFG_AVALON_SLAVE {TG_CFG_AMM_EXPORT_MODE_JTAG}
	set_component_parameter_value DIAG_DDR3_EX_DESIGN_ISSP_EN {0}
	set_component_parameter_value DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES {1}
	set_component_parameter_value DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS {1}
	set_component_parameter_value DIAG_DDR3_INTERFACE_ID {0}
	set_component_parameter_value DIAG_DDR3_SEPARATE_READ_WRITE_ITFS {0}
	set_component_parameter_value DIAG_DDR3_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_DDR3_SIM_VERBOSE {1}
	set_component_parameter_value DIAG_DDR3_TG2_TEST_DURATION {SHORT}
	set_component_parameter_value DIAG_DDR3_USER_SIM_MEMORY_PRELOAD {0}
	set_component_parameter_value DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE {EMIF_PRI_PRELOAD.txt}
	set_component_parameter_value DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE {EMIF_SEC_PRELOAD.txt}
	set_component_parameter_value DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG {1}
	set_component_parameter_value DIAG_DDR3_USE_NEW_EFFMON_S10 {0}
	set_component_parameter_value DIAG_DDR3_USE_TG_AVL_2 {0}
	set_component_parameter_value DIAG_DDR3_USE_TG_HBM {0}
	set_component_parameter_value DIAG_DDR4_ABSTRACT_PHY {0}
	set_component_parameter_value DIAG_DDR4_AC_PARITY_ERR {0}
	set_component_parameter_value DIAG_DDR4_CAL_ADDR0 {0}
	set_component_parameter_value DIAG_DDR4_CAL_ADDR1 {8}
	set_component_parameter_value DIAG_DDR4_CAL_ENABLE_NON_DES {0}
	set_component_parameter_value DIAG_DDR4_CAL_FULL_CAL_ON_RESET {1}
	set_component_parameter_value DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS {0}
	set_component_parameter_value DIAG_DDR4_EFFICIENCY_MONITOR {EFFMON_MODE_DISABLED}
	set_component_parameter_value DIAG_DDR4_ENABLE_DEFAULT_MODE {0}
	set_component_parameter_value DIAG_DDR4_ENABLE_USER_MODE {1}
	set_component_parameter_value DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN {1}
	set_component_parameter_value DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER {0}
	set_component_parameter_value DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_DDR4_EXPORT_TG_CFG_AVALON_SLAVE {TG_CFG_AMM_EXPORT_MODE_JTAG}
	set_component_parameter_value DIAG_DDR4_EX_DESIGN_ISSP_EN {0}
	set_component_parameter_value DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES {1}
	set_component_parameter_value DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS {1}
	set_component_parameter_value DIAG_DDR4_INTERFACE_ID {0}
	set_component_parameter_value DIAG_DDR4_SEPARATE_READ_WRITE_ITFS {0}
	set_component_parameter_value DIAG_DDR4_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_DDR4_SIM_VERBOSE {1}
	set_component_parameter_value DIAG_DDR4_SKIP_AC_PARITY_CHECK {0}
	set_component_parameter_value DIAG_DDR4_SKIP_CA_DESKEW {0}
	set_component_parameter_value DIAG_DDR4_SKIP_CA_LEVEL {0}
	set_component_parameter_value DIAG_DDR4_SKIP_VREF_CAL {0}
	set_component_parameter_value DIAG_DDR4_TG2_TEST_DURATION {SHORT}
	set_component_parameter_value DIAG_DDR4_USER_SIM_MEMORY_PRELOAD {0}
	set_component_parameter_value DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE {EMIF_PRI_PRELOAD.txt}
	set_component_parameter_value DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE {EMIF_SEC_PRELOAD.txt}
	set_component_parameter_value DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG {1}
	set_component_parameter_value DIAG_DDR4_USE_NEW_EFFMON_S10 {0}
	set_component_parameter_value DIAG_DDR4_USE_TG_AVL_2 {0}
	set_component_parameter_value DIAG_DDR4_USE_TG_HBM {0}
	set_component_parameter_value DIAG_DDRT_ABSTRACT_PHY {0}
	set_component_parameter_value DIAG_DDRT_AC_PARITY_ERR {0}
	set_component_parameter_value DIAG_DDRT_CAL_ADDR0 {0}
	set_component_parameter_value DIAG_DDRT_CAL_ADDR1 {8}
	set_component_parameter_value DIAG_DDRT_CAL_ENABLE_NON_DES {0}
	set_component_parameter_value DIAG_DDRT_CAL_FULL_CAL_ON_RESET {1}
	set_component_parameter_value DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS {0}
	set_component_parameter_value DIAG_DDRT_EFFICIENCY_MONITOR {EFFMON_MODE_DISABLED}
	set_component_parameter_value DIAG_DDRT_EFF_TEST {0}
	set_component_parameter_value DIAG_DDRT_ENABLE_DEFAULT_MODE {1}
	set_component_parameter_value DIAG_DDRT_ENABLE_DRIVER_MARGINING {0}
	set_component_parameter_value DIAG_DDRT_ENABLE_ENHANCED_TESTING {0}
	set_component_parameter_value DIAG_DDRT_ENABLE_USER_MODE {0}
	set_component_parameter_value DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN {1}
	set_component_parameter_value DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER {0}
	set_component_parameter_value DIAG_DDRT_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_DDRT_EXPORT_TG_CFG_AVALON_SLAVE {TG_CFG_AMM_EXPORT_MODE_JTAG}
	set_component_parameter_value DIAG_DDRT_EX_DESIGN_ISSP_EN {1}
	set_component_parameter_value DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES {1}
	set_component_parameter_value DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS {1}
	set_component_parameter_value DIAG_DDRT_INTERFACE_ID {0}
	set_component_parameter_value DIAG_DDRT_SEPARATE_READ_WRITE_ITFS {0}
	set_component_parameter_value DIAG_DDRT_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_DDRT_SIM_VERBOSE {1}
	set_component_parameter_value DIAG_DDRT_SKIP_CA_DESKEW {0}
	set_component_parameter_value DIAG_DDRT_SKIP_CA_LEVEL {0}
	set_component_parameter_value DIAG_DDRT_SKIP_VREF_CAL {0}
	set_component_parameter_value DIAG_DDRT_TG2_TEST_DURATION {SHORT}
	set_component_parameter_value DIAG_DDRT_USER_SIM_MEMORY_PRELOAD {0}
	set_component_parameter_value DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE {EMIF_PRI_PRELOAD.txt}
	set_component_parameter_value DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE {EMIF_SEC_PRELOAD.txt}
	set_component_parameter_value DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG {1}
	set_component_parameter_value DIAG_DDRT_USE_NEW_EFFMON_S10 {0}
	set_component_parameter_value DIAG_DDRT_USE_TG_AVL_2 {1}
	set_component_parameter_value DIAG_DDRT_USE_TG_HBM {0}
	set_component_parameter_value DIAG_ECLIPSE_DEBUG {0}
	set_component_parameter_value DIAG_ENABLE_HPS_EMIF_DEBUG {0}
	set_component_parameter_value DIAG_ENABLE_JTAG_UART {0}
	set_component_parameter_value DIAG_ENABLE_JTAG_UART_HEX {0}
	set_component_parameter_value DIAG_EXPORT_PLL_LOCKED {0}
	set_component_parameter_value DIAG_EXPORT_PLL_REF_CLK_OUT {0}
	set_component_parameter_value DIAG_EXPORT_VJI {0}
	set_component_parameter_value DIAG_EXPOSE_DFT_SIGNALS {0}
	set_component_parameter_value DIAG_EXPOSE_EARLY_READY {0}
	set_component_parameter_value DIAG_EXPOSE_RD_TYPE {0}
	set_component_parameter_value DIAG_EXTRA_CONFIGS {}
	set_component_parameter_value DIAG_EXT_DOCS {0}
	set_component_parameter_value DIAG_EX_DESIGN_ADD_TEST_EMIFS {}
	set_component_parameter_value DIAG_EX_DESIGN_SEPARATE_RESETS {0}
	set_component_parameter_value DIAG_FAST_SIM_OVERRIDE {FAST_SIM_OVERRIDE_DEFAULT}
	set_component_parameter_value DIAG_HMC_HRC {auto}
	set_component_parameter_value DIAG_LPDDR3_ABSTRACT_PHY {0}
	set_component_parameter_value DIAG_LPDDR3_AC_PARITY_ERR {0}
	set_component_parameter_value DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS {0}
	set_component_parameter_value DIAG_LPDDR3_EFFICIENCY_MONITOR {EFFMON_MODE_DISABLED}
	set_component_parameter_value DIAG_LPDDR3_ENABLE_DEFAULT_MODE {0}
	set_component_parameter_value DIAG_LPDDR3_ENABLE_USER_MODE {1}
	set_component_parameter_value DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN {1}
	set_component_parameter_value DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER {0}
	set_component_parameter_value DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_LPDDR3_EXPORT_TG_CFG_AVALON_SLAVE {TG_CFG_AMM_EXPORT_MODE_JTAG}
	set_component_parameter_value DIAG_LPDDR3_EX_DESIGN_ISSP_EN {1}
	set_component_parameter_value DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES {1}
	set_component_parameter_value DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS {1}
	set_component_parameter_value DIAG_LPDDR3_INTERFACE_ID {0}
	set_component_parameter_value DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS {0}
	set_component_parameter_value DIAG_LPDDR3_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_LPDDR3_SIM_VERBOSE {1}
	set_component_parameter_value DIAG_LPDDR3_SKIP_CA_DESKEW {0}
	set_component_parameter_value DIAG_LPDDR3_SKIP_CA_LEVEL {0}
	set_component_parameter_value DIAG_LPDDR3_TG2_TEST_DURATION {SHORT}
	set_component_parameter_value DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD {0}
	set_component_parameter_value DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE {EMIF_PRI_PRELOAD.txt}
	set_component_parameter_value DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE {EMIF_SEC_PRELOAD.txt}
	set_component_parameter_value DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG {1}
	set_component_parameter_value DIAG_LPDDR3_USE_NEW_EFFMON_S10 {0}
	set_component_parameter_value DIAG_LPDDR3_USE_TG_AVL_2 {0}
	set_component_parameter_value DIAG_LPDDR3_USE_TG_HBM {0}
	set_component_parameter_value DIAG_QDR2_ABSTRACT_PHY {0}
	set_component_parameter_value DIAG_QDR2_AC_PARITY_ERR {0}
	set_component_parameter_value DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS {0}
	set_component_parameter_value DIAG_QDR2_EFFICIENCY_MONITOR {EFFMON_MODE_DISABLED}
	set_component_parameter_value DIAG_QDR2_ENABLE_DEFAULT_MODE {0}
	set_component_parameter_value DIAG_QDR2_ENABLE_USER_MODE {1}
	set_component_parameter_value DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN {1}
	set_component_parameter_value DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER {0}
	set_component_parameter_value DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_QDR2_EXPORT_TG_CFG_AVALON_SLAVE {TG_CFG_AMM_EXPORT_MODE_JTAG}
	set_component_parameter_value DIAG_QDR2_EX_DESIGN_ISSP_EN {1}
	set_component_parameter_value DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES {1}
	set_component_parameter_value DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS {1}
	set_component_parameter_value DIAG_QDR2_INTERFACE_ID {0}
	set_component_parameter_value DIAG_QDR2_SEPARATE_READ_WRITE_ITFS {0}
	set_component_parameter_value DIAG_QDR2_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_QDR2_SIM_VERBOSE {1}
	set_component_parameter_value DIAG_QDR2_TG2_TEST_DURATION {SHORT}
	set_component_parameter_value DIAG_QDR2_USER_SIM_MEMORY_PRELOAD {0}
	set_component_parameter_value DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE {EMIF_PRI_PRELOAD.txt}
	set_component_parameter_value DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE {EMIF_SEC_PRELOAD.txt}
	set_component_parameter_value DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG {1}
	set_component_parameter_value DIAG_QDR2_USE_NEW_EFFMON_S10 {0}
	set_component_parameter_value DIAG_QDR2_USE_TG_AVL_2 {0}
	set_component_parameter_value DIAG_QDR2_USE_TG_HBM {0}
	set_component_parameter_value DIAG_QDR4_ABSTRACT_PHY {0}
	set_component_parameter_value DIAG_QDR4_AC_PARITY_ERR {0}
	set_component_parameter_value DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS {0}
	set_component_parameter_value DIAG_QDR4_EFFICIENCY_MONITOR {EFFMON_MODE_DISABLED}
	set_component_parameter_value DIAG_QDR4_ENABLE_DEFAULT_MODE {0}
	set_component_parameter_value DIAG_QDR4_ENABLE_USER_MODE {1}
	set_component_parameter_value DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN {1}
	set_component_parameter_value DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER {0}
	set_component_parameter_value DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_QDR4_EXPORT_TG_CFG_AVALON_SLAVE {TG_CFG_AMM_EXPORT_MODE_JTAG}
	set_component_parameter_value DIAG_QDR4_EX_DESIGN_ISSP_EN {1}
	set_component_parameter_value DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES {1}
	set_component_parameter_value DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS {1}
	set_component_parameter_value DIAG_QDR4_INTERFACE_ID {0}
	set_component_parameter_value DIAG_QDR4_SEPARATE_READ_WRITE_ITFS {0}
	set_component_parameter_value DIAG_QDR4_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_QDR4_SIM_VERBOSE {1}
	set_component_parameter_value DIAG_QDR4_SKIP_VREF_CAL {0}
	set_component_parameter_value DIAG_QDR4_TG2_TEST_DURATION {SHORT}
	set_component_parameter_value DIAG_QDR4_USER_SIM_MEMORY_PRELOAD {0}
	set_component_parameter_value DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE {EMIF_PRI_PRELOAD.txt}
	set_component_parameter_value DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE {EMIF_SEC_PRELOAD.txt}
	set_component_parameter_value DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG {1}
	set_component_parameter_value DIAG_QDR4_USE_NEW_EFFMON_S10 {0}
	set_component_parameter_value DIAG_QDR4_USE_TG_AVL_2 {0}
	set_component_parameter_value DIAG_QDR4_USE_TG_HBM {0}
	set_component_parameter_value DIAG_RLD2_ABSTRACT_PHY {0}
	set_component_parameter_value DIAG_RLD2_AC_PARITY_ERR {0}
	set_component_parameter_value DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS {0}
	set_component_parameter_value DIAG_RLD2_EFFICIENCY_MONITOR {EFFMON_MODE_DISABLED}
	set_component_parameter_value DIAG_RLD2_ENABLE_DEFAULT_MODE {0}
	set_component_parameter_value DIAG_RLD2_ENABLE_USER_MODE {1}
	set_component_parameter_value DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN {1}
	set_component_parameter_value DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER {0}
	set_component_parameter_value DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_RLD2_EXPORT_TG_CFG_AVALON_SLAVE {TG_CFG_AMM_EXPORT_MODE_JTAG}
	set_component_parameter_value DIAG_RLD2_EX_DESIGN_ISSP_EN {1}
	set_component_parameter_value DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES {1}
	set_component_parameter_value DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS {1}
	set_component_parameter_value DIAG_RLD2_INTERFACE_ID {0}
	set_component_parameter_value DIAG_RLD2_SEPARATE_READ_WRITE_ITFS {0}
	set_component_parameter_value DIAG_RLD2_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_RLD2_SIM_VERBOSE {1}
	set_component_parameter_value DIAG_RLD2_TG2_TEST_DURATION {SHORT}
	set_component_parameter_value DIAG_RLD2_USER_SIM_MEMORY_PRELOAD {0}
	set_component_parameter_value DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE {EMIF_PRI_PRELOAD.txt}
	set_component_parameter_value DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE {EMIF_SEC_PRELOAD.txt}
	set_component_parameter_value DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG {1}
	set_component_parameter_value DIAG_RLD2_USE_NEW_EFFMON_S10 {0}
	set_component_parameter_value DIAG_RLD2_USE_TG_AVL_2 {0}
	set_component_parameter_value DIAG_RLD2_USE_TG_HBM {0}
	set_component_parameter_value DIAG_RLD3_ABSTRACT_PHY {0}
	set_component_parameter_value DIAG_RLD3_AC_PARITY_ERR {0}
	set_component_parameter_value DIAG_RLD3_CA_DESKEW_EN {1}
	set_component_parameter_value DIAG_RLD3_CA_LEVEL_EN {1}
	set_component_parameter_value DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS {0}
	set_component_parameter_value DIAG_RLD3_EFFICIENCY_MONITOR {EFFMON_MODE_DISABLED}
	set_component_parameter_value DIAG_RLD3_ENABLE_DEFAULT_MODE {0}
	set_component_parameter_value DIAG_RLD3_ENABLE_USER_MODE {1}
	set_component_parameter_value DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN {1}
	set_component_parameter_value DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER {0}
	set_component_parameter_value DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE {CAL_DEBUG_EXPORT_MODE_DISABLED}
	set_component_parameter_value DIAG_RLD3_EXPORT_TG_CFG_AVALON_SLAVE {TG_CFG_AMM_EXPORT_MODE_JTAG}
	set_component_parameter_value DIAG_RLD3_EX_DESIGN_ISSP_EN {1}
	set_component_parameter_value DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES {1}
	set_component_parameter_value DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS {1}
	set_component_parameter_value DIAG_RLD3_INTERFACE_ID {0}
	set_component_parameter_value DIAG_RLD3_SEPARATE_READ_WRITE_ITFS {0}
	set_component_parameter_value DIAG_RLD3_SIM_CAL_MODE_ENUM {SIM_CAL_MODE_SKIP}
	set_component_parameter_value DIAG_RLD3_SIM_VERBOSE {1}
	set_component_parameter_value DIAG_RLD3_TG2_TEST_DURATION {SHORT}
	set_component_parameter_value DIAG_RLD3_USER_SIM_MEMORY_PRELOAD {0}
	set_component_parameter_value DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE {EMIF_PRI_PRELOAD.txt}
	set_component_parameter_value DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE {EMIF_SEC_PRELOAD.txt}
	set_component_parameter_value DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG {1}
	set_component_parameter_value DIAG_RLD3_USE_NEW_EFFMON_S10 {0}
	set_component_parameter_value DIAG_RLD3_USE_TG_AVL_2 {0}
	set_component_parameter_value DIAG_RLD3_USE_TG_HBM {0}
	set_component_parameter_value DIAG_RS232_UART_BAUDRATE {57600}
	set_component_parameter_value DIAG_SEQ_RESET_AUTO_RELEASE {avl}
	set_component_parameter_value DIAG_SIM_REGTEST_MODE {0}
	set_component_parameter_value DIAG_SOFT_NIOS_CLOCK_FREQUENCY {100}
	set_component_parameter_value DIAG_SOFT_NIOS_MODE {SOFT_NIOS_MODE_DISABLED}
	set_component_parameter_value DIAG_SYNTH_FOR_SIM {0}
	set_component_parameter_value DIAG_TG_AVL_2_NUM_CFG_INTERFACES {0}
	set_component_parameter_value DIAG_TIMING_REGTEST_MODE {0}
	set_component_parameter_value DIAG_USE_BOARD_DELAY_MODEL {0}
	set_component_parameter_value DIAG_USE_RS232_UART {0}
	set_component_parameter_value DIAG_VERBOSE_IOAUX {0}
	set_component_parameter_value EMIF_0_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_0_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_0_STORED_PARAM {}
	set_component_parameter_value EMIF_10_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_10_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_10_STORED_PARAM {}
	set_component_parameter_value EMIF_11_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_11_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_11_STORED_PARAM {}
	set_component_parameter_value EMIF_12_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_12_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_12_STORED_PARAM {}
	set_component_parameter_value EMIF_13_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_13_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_13_STORED_PARAM {}
	set_component_parameter_value EMIF_14_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_14_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_14_STORED_PARAM {}
	set_component_parameter_value EMIF_15_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_15_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_15_STORED_PARAM {}
	set_component_parameter_value EMIF_1_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_1_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_1_STORED_PARAM {}
	set_component_parameter_value EMIF_2_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_2_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_2_STORED_PARAM {}
	set_component_parameter_value EMIF_3_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_3_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_3_STORED_PARAM {}
	set_component_parameter_value EMIF_4_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_4_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_4_STORED_PARAM {}
	set_component_parameter_value EMIF_5_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_5_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_5_STORED_PARAM {}
	set_component_parameter_value EMIF_6_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_6_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_6_STORED_PARAM {}
	set_component_parameter_value EMIF_7_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_7_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_7_STORED_PARAM {}
	set_component_parameter_value EMIF_8_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_8_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_8_STORED_PARAM {}
	set_component_parameter_value EMIF_9_CONN_TO_CALIP {CALIP_0}
	set_component_parameter_value EMIF_9_REF_CLK_SHARING {EXPORTED}
	set_component_parameter_value EMIF_9_STORED_PARAM {}
	set_component_parameter_value EX_DESIGN_GUI_DDR3_GEN_BSI {0}
	set_component_parameter_value EX_DESIGN_GUI_DDR3_GEN_CDC {0}
	set_component_parameter_value EX_DESIGN_GUI_DDR3_GEN_SIM {1}
	set_component_parameter_value EX_DESIGN_GUI_DDR3_GEN_SYNTH {1}
	set_component_parameter_value EX_DESIGN_GUI_DDR3_HDL_FORMAT {HDL_FORMAT_VERILOG}
	set_component_parameter_value EX_DESIGN_GUI_DDR3_PREV_PRESET {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_DDR3_SEL_DESIGN {AVAIL_EX_DESIGNS_GEN_DESIGN}
	set_component_parameter_value EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_DDR4_GEN_BSI {0}
	set_component_parameter_value EX_DESIGN_GUI_DDR4_GEN_CDC {0}
	set_component_parameter_value EX_DESIGN_GUI_DDR4_GEN_SIM {1}
	set_component_parameter_value EX_DESIGN_GUI_DDR4_GEN_SYNTH {1}
	set_component_parameter_value EX_DESIGN_GUI_DDR4_HDL_FORMAT {HDL_FORMAT_VERILOG}
	set_component_parameter_value EX_DESIGN_GUI_DDR4_PREV_PRESET {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_DDR4_SEL_DESIGN {AVAIL_EX_DESIGNS_GEN_DESIGN}
	set_component_parameter_value EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_DDRT_GEN_BSI {0}
	set_component_parameter_value EX_DESIGN_GUI_DDRT_GEN_CDC {0}
	set_component_parameter_value EX_DESIGN_GUI_DDRT_GEN_SIM {1}
	set_component_parameter_value EX_DESIGN_GUI_DDRT_GEN_SYNTH {1}
	set_component_parameter_value EX_DESIGN_GUI_DDRT_HDL_FORMAT {HDL_FORMAT_VERILOG}
	set_component_parameter_value EX_DESIGN_GUI_DDRT_PREV_PRESET {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_DDRT_SEL_DESIGN {AVAIL_EX_DESIGNS_GEN_DESIGN}
	set_component_parameter_value EX_DESIGN_GUI_DDRT_TARGET_DEV_KIT {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_LPDDR3_GEN_BSI {0}
	set_component_parameter_value EX_DESIGN_GUI_LPDDR3_GEN_CDC {0}
	set_component_parameter_value EX_DESIGN_GUI_LPDDR3_GEN_SIM {1}
	set_component_parameter_value EX_DESIGN_GUI_LPDDR3_GEN_SYNTH {1}
	set_component_parameter_value EX_DESIGN_GUI_LPDDR3_HDL_FORMAT {HDL_FORMAT_VERILOG}
	set_component_parameter_value EX_DESIGN_GUI_LPDDR3_PREV_PRESET {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_LPDDR3_SEL_DESIGN {AVAIL_EX_DESIGNS_GEN_DESIGN}
	set_component_parameter_value EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_QDR2_GEN_BSI {0}
	set_component_parameter_value EX_DESIGN_GUI_QDR2_GEN_CDC {0}
	set_component_parameter_value EX_DESIGN_GUI_QDR2_GEN_SIM {1}
	set_component_parameter_value EX_DESIGN_GUI_QDR2_GEN_SYNTH {1}
	set_component_parameter_value EX_DESIGN_GUI_QDR2_HDL_FORMAT {HDL_FORMAT_VERILOG}
	set_component_parameter_value EX_DESIGN_GUI_QDR2_PREV_PRESET {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_QDR2_SEL_DESIGN {AVAIL_EX_DESIGNS_GEN_DESIGN}
	set_component_parameter_value EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_QDR4_GEN_BSI {0}
	set_component_parameter_value EX_DESIGN_GUI_QDR4_GEN_CDC {0}
	set_component_parameter_value EX_DESIGN_GUI_QDR4_GEN_SIM {1}
	set_component_parameter_value EX_DESIGN_GUI_QDR4_GEN_SYNTH {1}
	set_component_parameter_value EX_DESIGN_GUI_QDR4_HDL_FORMAT {HDL_FORMAT_VERILOG}
	set_component_parameter_value EX_DESIGN_GUI_QDR4_PREV_PRESET {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_QDR4_SEL_DESIGN {AVAIL_EX_DESIGNS_GEN_DESIGN}
	set_component_parameter_value EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_RLD2_GEN_BSI {0}
	set_component_parameter_value EX_DESIGN_GUI_RLD2_GEN_CDC {0}
	set_component_parameter_value EX_DESIGN_GUI_RLD2_GEN_SIM {1}
	set_component_parameter_value EX_DESIGN_GUI_RLD2_GEN_SYNTH {1}
	set_component_parameter_value EX_DESIGN_GUI_RLD2_HDL_FORMAT {HDL_FORMAT_VERILOG}
	set_component_parameter_value EX_DESIGN_GUI_RLD2_PREV_PRESET {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_RLD2_SEL_DESIGN {AVAIL_EX_DESIGNS_GEN_DESIGN}
	set_component_parameter_value EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_RLD3_GEN_BSI {0}
	set_component_parameter_value EX_DESIGN_GUI_RLD3_GEN_CDC {0}
	set_component_parameter_value EX_DESIGN_GUI_RLD3_GEN_SIM {1}
	set_component_parameter_value EX_DESIGN_GUI_RLD3_GEN_SYNTH {1}
	set_component_parameter_value EX_DESIGN_GUI_RLD3_HDL_FORMAT {HDL_FORMAT_VERILOG}
	set_component_parameter_value EX_DESIGN_GUI_RLD3_PREV_PRESET {TARGET_DEV_KIT_NONE}
	set_component_parameter_value EX_DESIGN_GUI_RLD3_SEL_DESIGN {AVAIL_EX_DESIGNS_GEN_DESIGN}
	set_component_parameter_value EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT {TARGET_DEV_KIT_NONE}
	set_component_parameter_value INTERNAL_TESTING_MODE {0}
	set_component_parameter_value IS_ED_SLAVE {0}
	set_component_parameter_value MEM_DDR3_ALERT_N_DQS_GROUP {0}
	set_component_parameter_value MEM_DDR3_ALERT_N_PLACEMENT_ENUM {DDR3_ALERT_N_PLACEMENT_AC_LANES}
	set_component_parameter_value MEM_DDR3_ASR_ENUM {DDR3_ASR_MANUAL}
	set_component_parameter_value MEM_DDR3_ATCL_ENUM {DDR3_ATCL_DISABLED}
	set_component_parameter_value MEM_DDR3_BANK_ADDR_WIDTH {3}
	set_component_parameter_value MEM_DDR3_BL_ENUM {DDR3_BL_BL8}
	set_component_parameter_value MEM_DDR3_BT_ENUM {DDR3_BT_SEQUENTIAL}
	set_component_parameter_value MEM_DDR3_CFG_GEN_DBE {0}
	set_component_parameter_value MEM_DDR3_CFG_GEN_SBE {0}
	set_component_parameter_value MEM_DDR3_CKE_PER_DIMM {1}
	set_component_parameter_value MEM_DDR3_CK_WIDTH {1}
	set_component_parameter_value MEM_DDR3_COL_ADDR_WIDTH {10}
	set_component_parameter_value MEM_DDR3_DISCRETE_CS_WIDTH {1}
	set_component_parameter_value MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN {0}
	set_component_parameter_value MEM_DDR3_DLL_EN {1}
	set_component_parameter_value MEM_DDR3_DM_EN {1}
	set_component_parameter_value MEM_DDR3_DQ_PER_DQS {8}
	set_component_parameter_value MEM_DDR3_DQ_WIDTH {72}
	set_component_parameter_value MEM_DDR3_DRV_STR_ENUM {DDR3_DRV_STR_RZQ_7}
	set_component_parameter_value MEM_DDR3_FORMAT_ENUM {MEM_FORMAT_UDIMM}
	set_component_parameter_value MEM_DDR3_HIDE_ADV_MR_SETTINGS {1}
	set_component_parameter_value MEM_DDR3_LRDIMM_EXTENDED_CONFIG {000000000000000000}
	set_component_parameter_value MEM_DDR3_MIRROR_ADDRESSING_EN {1}
	set_component_parameter_value MEM_DDR3_NUM_OF_DIMMS {1}
	set_component_parameter_value MEM_DDR3_PD_ENUM {DDR3_PD_OFF}
	set_component_parameter_value MEM_DDR3_RANKS_PER_DIMM {1}
	set_component_parameter_value MEM_DDR3_RDIMM_CONFIG {0000000000000000}
	set_component_parameter_value MEM_DDR3_ROW_ADDR_WIDTH {15}
	set_component_parameter_value MEM_DDR3_RTT_NOM_ENUM {DDR3_RTT_NOM_ODT_DISABLED}
	set_component_parameter_value MEM_DDR3_RTT_WR_ENUM {DDR3_RTT_WR_RZQ_4}
	set_component_parameter_value MEM_DDR3_R_ODT0_1X1 {off}
	set_component_parameter_value MEM_DDR3_R_ODT0_2X2 {off off}
	set_component_parameter_value MEM_DDR3_R_ODT0_4X2 {off off on on}
	set_component_parameter_value MEM_DDR3_R_ODT0_4X4 {off off on off}
	set_component_parameter_value MEM_DDR3_R_ODT1_2X2 {off off}
	set_component_parameter_value MEM_DDR3_R_ODT1_4X2 {on on off off}
	set_component_parameter_value MEM_DDR3_R_ODT1_4X4 {off off off on}
	set_component_parameter_value MEM_DDR3_R_ODT2_4X4 {on off off off}
	set_component_parameter_value MEM_DDR3_R_ODT3_4X4 {off on off off}
	set_component_parameter_value MEM_DDR3_R_ODTN_1X1 {Rank\ 0}
	set_component_parameter_value MEM_DDR3_R_ODTN_2X2 {Rank\ 0 Rank\ 1}
	set_component_parameter_value MEM_DDR3_R_ODTN_4X2 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDR3_R_ODTN_4X4 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDR3_SPEEDBIN_ENUM {DDR3_SPEEDBIN_2133}
	set_component_parameter_value MEM_DDR3_SRT_ENUM {DDR3_SRT_NORMAL}
	set_component_parameter_value MEM_DDR3_TCL {14}
	set_component_parameter_value MEM_DDR3_TDH_DC_MV {100}
	set_component_parameter_value MEM_DDR3_TDH_PS {55}
	set_component_parameter_value MEM_DDR3_TDQSCK_PS {180}
	set_component_parameter_value MEM_DDR3_TDQSQ_PS {75}
	set_component_parameter_value MEM_DDR3_TDQSS_CYC {0.27}
	set_component_parameter_value MEM_DDR3_TDSH_CYC {0.18}
	set_component_parameter_value MEM_DDR3_TDSS_CYC {0.18}
	set_component_parameter_value MEM_DDR3_TDS_AC_MV {135}
	set_component_parameter_value MEM_DDR3_TDS_PS {53}
	set_component_parameter_value MEM_DDR3_TFAW_NS {25.0}
	set_component_parameter_value MEM_DDR3_TIH_DC_MV {100}
	set_component_parameter_value MEM_DDR3_TIH_PS {95}
	set_component_parameter_value MEM_DDR3_TINIT_US {500}
	set_component_parameter_value MEM_DDR3_TIS_AC_MV {135}
	set_component_parameter_value MEM_DDR3_TIS_PS {60}
	set_component_parameter_value MEM_DDR3_TMRD_CK_CYC {4}
	set_component_parameter_value MEM_DDR3_TQH_CYC {0.38}
	set_component_parameter_value MEM_DDR3_TQSH_CYC {0.4}
	set_component_parameter_value MEM_DDR3_TRAS_NS {33.0}
	set_component_parameter_value MEM_DDR3_TRCD_NS {13.09}
	set_component_parameter_value MEM_DDR3_TREFI_US {7.8}
	set_component_parameter_value MEM_DDR3_TRFC_NS {160.0}
	set_component_parameter_value MEM_DDR3_TRP_NS {13.09}
	set_component_parameter_value MEM_DDR3_TRRD_CYC {6}
	set_component_parameter_value MEM_DDR3_TRTP_CYC {8}
	set_component_parameter_value MEM_DDR3_TWLH_PS {125.0}
	set_component_parameter_value MEM_DDR3_TWLS_PS {125.0}
	set_component_parameter_value MEM_DDR3_TWR_NS {15.0}
	set_component_parameter_value MEM_DDR3_TWTR_CYC {8}
	set_component_parameter_value MEM_DDR3_USE_DEFAULT_ODT {1}
	set_component_parameter_value MEM_DDR3_WTCL {10}
	set_component_parameter_value MEM_DDR3_W_ODT0_1X1 {on}
	set_component_parameter_value MEM_DDR3_W_ODT0_2X2 {on off}
	set_component_parameter_value MEM_DDR3_W_ODT0_4X2 {off off on on}
	set_component_parameter_value MEM_DDR3_W_ODT0_4X4 {on off on off}
	set_component_parameter_value MEM_DDR3_W_ODT1_2X2 {off on}
	set_component_parameter_value MEM_DDR3_W_ODT1_4X2 {on on off off}
	set_component_parameter_value MEM_DDR3_W_ODT1_4X4 {off on off on}
	set_component_parameter_value MEM_DDR3_W_ODT2_4X4 {on off on off}
	set_component_parameter_value MEM_DDR3_W_ODT3_4X4 {off on off on}
	set_component_parameter_value MEM_DDR3_W_ODTN_1X1 {Rank\ 0}
	set_component_parameter_value MEM_DDR3_W_ODTN_2X2 {Rank\ 0 Rank\ 1}
	set_component_parameter_value MEM_DDR3_W_ODTN_4X2 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDR3_W_ODTN_4X4 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDR4_AC_PARITY_LATENCY {DDR4_AC_PARITY_LATENCY_DISABLE}
	set_component_parameter_value MEM_DDR4_AC_PERSISTENT_ERROR {0}
	set_component_parameter_value MEM_DDR4_ALERT_N_AC_LANE {0}
	set_component_parameter_value MEM_DDR4_ALERT_N_AC_PIN {0}
	set_component_parameter_value MEM_DDR4_ALERT_N_DQS_GROUP {0}
	set_component_parameter_value MEM_DDR4_ALERT_N_PLACEMENT_ENUM {DDR4_ALERT_N_PLACEMENT_AUTO}
	set_component_parameter_value MEM_DDR4_ALERT_PAR_EN {1}
	set_component_parameter_value MEM_DDR4_ASR_ENUM {DDR4_ASR_MANUAL_NORMAL}
	set_component_parameter_value MEM_DDR4_ATCL_ENUM {DDR4_ATCL_DISABLED}
	set_component_parameter_value MEM_DDR4_BANK_ADDR_WIDTH {2}
	set_component_parameter_value MEM_DDR4_BANK_GROUP_WIDTH {1}
	set_component_parameter_value MEM_DDR4_BL_ENUM {DDR4_BL_BL8}
	set_component_parameter_value MEM_DDR4_BT_ENUM {DDR4_BT_SEQUENTIAL}
	set_component_parameter_value MEM_DDR4_CAL_MODE {0}
	set_component_parameter_value MEM_DDR4_CFG_GEN_DBE {0}
	set_component_parameter_value MEM_DDR4_CFG_GEN_SBE {0}
	set_component_parameter_value MEM_DDR4_CHIP_ID_WIDTH {0}
	set_component_parameter_value MEM_DDR4_CKE_PER_DIMM {1}
	set_component_parameter_value MEM_DDR4_CK_WIDTH {1}
	set_component_parameter_value MEM_DDR4_COL_ADDR_WIDTH {10}
	set_component_parameter_value MEM_DDR4_DB_DQ_DRV_ENUM {DDR4_DB_DRV_STR_RZQ_7}
	set_component_parameter_value MEM_DDR4_DB_RTT_NOM_ENUM {DDR4_DB_RTT_NOM_ODT_DISABLED}
	set_component_parameter_value MEM_DDR4_DB_RTT_PARK_ENUM {DDR4_DB_RTT_PARK_ODT_DISABLED}
	set_component_parameter_value MEM_DDR4_DB_RTT_WR_ENUM {DDR4_DB_RTT_WR_RZQ_3}
	set_component_parameter_value MEM_DDR4_DEFAULT_VREFOUT {1}
	set_component_parameter_value MEM_DDR4_DISCRETE_CS_WIDTH {1}
	set_component_parameter_value MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN {0}
	set_component_parameter_value MEM_DDR4_DLL_EN {1}
	set_component_parameter_value MEM_DDR4_DM_EN {1}
	set_component_parameter_value MEM_DDR4_DQ_PER_DQS {8}
	set_component_parameter_value MEM_DDR4_DQ_WIDTH {72}
	set_component_parameter_value MEM_DDR4_DRV_STR_ENUM {DDR4_DRV_STR_RZQ_7}
	set_component_parameter_value MEM_DDR4_FINE_GRANULARITY_REFRESH {DDR4_FINE_REFRESH_FIXED_1X}
	set_component_parameter_value MEM_DDR4_FORMAT_ENUM {MEM_FORMAT_DISCRETE}
	set_component_parameter_value MEM_DDR4_GEARDOWN {DDR4_GEARDOWN_HR}
	set_component_parameter_value MEM_DDR4_HIDE_ADV_MR_SETTINGS {1}
	set_component_parameter_value MEM_DDR4_INTEL_DEFAULT_TERM {1}
	set_component_parameter_value MEM_DDR4_INTERNAL_VREFDQ_MONITOR {0}
	set_component_parameter_value MEM_DDR4_LRDIMM_ODT_LESS_BS {0}
	set_component_parameter_value MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM {240}
	set_component_parameter_value MEM_DDR4_LRDIMM_VREFDQ_VALUE {}
	set_component_parameter_value MEM_DDR4_MAX_POWERDOWN {0}
	set_component_parameter_value MEM_DDR4_MIRROR_ADDRESSING_EN {1}
	set_component_parameter_value MEM_DDR4_MPR_READ_FORMAT {DDR4_MPR_READ_FORMAT_SERIAL}
	set_component_parameter_value MEM_DDR4_NUM_OF_DIMMS {1}
	set_component_parameter_value MEM_DDR4_ODT_IN_POWERDOWN {1}
	set_component_parameter_value MEM_DDR4_PER_DRAM_ADDR {0}
	set_component_parameter_value MEM_DDR4_RANKS_PER_DIMM {1}
	set_component_parameter_value MEM_DDR4_RCD_CA_IBT_ENUM {DDR4_RCD_CA_IBT_100}
	set_component_parameter_value MEM_DDR4_RCD_CKE_IBT_ENUM {DDR4_RCD_CKE_IBT_100}
	set_component_parameter_value MEM_DDR4_RCD_CS_IBT_ENUM {DDR4_RCD_CS_IBT_100}
	set_component_parameter_value MEM_DDR4_RCD_ODT_IBT_ENUM {DDR4_RCD_ODT_IBT_100}
	set_component_parameter_value MEM_DDR4_READ_DBI {1}
	set_component_parameter_value MEM_DDR4_READ_PREAMBLE {2}
	set_component_parameter_value MEM_DDR4_READ_PREAMBLE_TRAINING {0}
	set_component_parameter_value MEM_DDR4_ROW_ADDR_WIDTH {16}
	set_component_parameter_value MEM_DDR4_RTT_NOM_ENUM {DDR4_RTT_NOM_RZQ_4}
	set_component_parameter_value MEM_DDR4_RTT_PARK {DDR4_RTT_PARK_ODT_DISABLED}
	set_component_parameter_value MEM_DDR4_RTT_WR_ENUM {DDR4_RTT_WR_ODT_DISABLED}
	set_component_parameter_value MEM_DDR4_R_ODT0_1X1 {off}
	set_component_parameter_value MEM_DDR4_R_ODT0_2X2 {off off}
	set_component_parameter_value MEM_DDR4_R_ODT0_4X2 {off off on on}
	set_component_parameter_value MEM_DDR4_R_ODT0_4X4 {off off on off}
	set_component_parameter_value MEM_DDR4_R_ODT1_2X2 {off off}
	set_component_parameter_value MEM_DDR4_R_ODT1_4X2 {on on off off}
	set_component_parameter_value MEM_DDR4_R_ODT1_4X4 {off off off on}
	set_component_parameter_value MEM_DDR4_R_ODT2_4X4 {on off off off}
	set_component_parameter_value MEM_DDR4_R_ODT3_4X4 {off on off off}
	set_component_parameter_value MEM_DDR4_R_ODTN_1X1 {Rank\ 0}
	set_component_parameter_value MEM_DDR4_R_ODTN_2X2 {Rank\ 0 Rank\ 1}
	set_component_parameter_value MEM_DDR4_R_ODTN_4X2 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDR4_R_ODTN_4X4 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDR4_SELF_RFSH_ABORT {0}
	set_component_parameter_value MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB {0}
	set_component_parameter_value MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB {0}
	set_component_parameter_value MEM_DDR4_SPD_135_RCD_REV {0}
	set_component_parameter_value MEM_DDR4_SPD_137_RCD_CA_DRV {101}
	set_component_parameter_value MEM_DDR4_SPD_138_RCD_CK_DRV {5}
	set_component_parameter_value MEM_DDR4_SPD_139_DB_REV {0}
	set_component_parameter_value MEM_DDR4_SPD_140_DRAM_VREFDQ_R0 {29}
	set_component_parameter_value MEM_DDR4_SPD_141_DRAM_VREFDQ_R1 {29}
	set_component_parameter_value MEM_DDR4_SPD_142_DRAM_VREFDQ_R2 {29}
	set_component_parameter_value MEM_DDR4_SPD_143_DRAM_VREFDQ_R3 {29}
	set_component_parameter_value MEM_DDR4_SPD_144_DB_VREFDQ {37}
	set_component_parameter_value MEM_DDR4_SPD_145_DB_MDQ_DRV {21}
	set_component_parameter_value MEM_DDR4_SPD_148_DRAM_DRV {0}
	set_component_parameter_value MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM {20}
	set_component_parameter_value MEM_DDR4_SPD_152_DRAM_RTT_PARK {39}
	set_component_parameter_value MEM_DDR4_SPD_155_DB_VREFDQ_RANGE {0}
	set_component_parameter_value MEM_DDR4_SPEEDBIN_ENUM {DDR4_SPEEDBIN_3200}
	set_component_parameter_value MEM_DDR4_TCCD_L_CYC {6}
	set_component_parameter_value MEM_DDR4_TCCD_S_CYC {4}
	set_component_parameter_value MEM_DDR4_TCL {19}
	set_component_parameter_value MEM_DDR4_TDIVW_DJ_CYC {0.1}
	set_component_parameter_value MEM_DDR4_TDIVW_TOTAL_UI {0.2}
	set_component_parameter_value MEM_DDR4_TDQSCK_PS {175}
	set_component_parameter_value MEM_DDR4_TDQSQ_PS {66}
	set_component_parameter_value MEM_DDR4_TDQSQ_UI {0.17}
	set_component_parameter_value MEM_DDR4_TDQSS_CYC {0.27}
	set_component_parameter_value MEM_DDR4_TDSH_CYC {0.18}
	set_component_parameter_value MEM_DDR4_TDSS_CYC {0.18}
	set_component_parameter_value MEM_DDR4_TDVWP_UI {0.72}
	set_component_parameter_value MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA {0}
	set_component_parameter_value MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE {DDR4_TEMP_CONTROLLED_RFSH_NORMAL}
	set_component_parameter_value MEM_DDR4_TEMP_SENSOR_READOUT {0}
	set_component_parameter_value MEM_DDR4_TFAW_DLR_CYC {16}
	set_component_parameter_value MEM_DDR4_TFAW_NS {30.0}
	set_component_parameter_value MEM_DDR4_TIH_DC_MV {65}
	set_component_parameter_value MEM_DDR4_TIH_PS {87}
	set_component_parameter_value MEM_DDR4_TINIT_US {500}
	set_component_parameter_value MEM_DDR4_TIS_AC_MV {90}
	set_component_parameter_value MEM_DDR4_TIS_PS {62}
	set_component_parameter_value MEM_DDR4_TMRD_CK_CYC {8}
	set_component_parameter_value MEM_DDR4_TQH_CYC {0.38}
	set_component_parameter_value MEM_DDR4_TQH_UI {0.74}
	set_component_parameter_value MEM_DDR4_TQSH_CYC {0.38}
	set_component_parameter_value MEM_DDR4_TRAS_NS {32.0}
	set_component_parameter_value MEM_DDR4_TRCD_NS {13.32}
	set_component_parameter_value MEM_DDR4_TREFI_US {7.8}
	set_component_parameter_value MEM_DDR4_TRFC_DLR_NS {90.0}
	set_component_parameter_value MEM_DDR4_TRFC_NS {350.0}
	set_component_parameter_value MEM_DDR4_TRP_NS {13.32}
	set_component_parameter_value MEM_DDR4_TRRD_DLR_CYC {4}
	set_component_parameter_value MEM_DDR4_TRRD_L_CYC {8}
	set_component_parameter_value MEM_DDR4_TRRD_S_CYC {7}
	set_component_parameter_value MEM_DDR4_TWLH_CYC {0.13}
	set_component_parameter_value MEM_DDR4_TWLH_PS {0.0}
	set_component_parameter_value MEM_DDR4_TWLS_CYC {0.13}
	set_component_parameter_value MEM_DDR4_TWLS_PS {0.0}
	set_component_parameter_value MEM_DDR4_TWR_NS {15.0}
	set_component_parameter_value MEM_DDR4_TWTR_L_CYC {9}
	set_component_parameter_value MEM_DDR4_TWTR_S_CYC {3}
	set_component_parameter_value MEM_DDR4_USER_VREFDQ_TRAINING_RANGE {DDR4_VREFDQ_TRAINING_RANGE_1}
	set_component_parameter_value MEM_DDR4_USER_VREFDQ_TRAINING_VALUE {56.0}
	set_component_parameter_value MEM_DDR4_USE_DEFAULT_ODT {1}
	set_component_parameter_value MEM_DDR4_VDIVW_TOTAL {136}
	set_component_parameter_value MEM_DDR4_WRITE_CRC {0}
	set_component_parameter_value MEM_DDR4_WRITE_DBI {0}
	set_component_parameter_value MEM_DDR4_WRITE_PREAMBLE {1}
	set_component_parameter_value MEM_DDR4_WTCL {12}
	set_component_parameter_value MEM_DDR4_W_ODT0_1X1 {on}
	set_component_parameter_value MEM_DDR4_W_ODT0_2X2 {on off}
	set_component_parameter_value MEM_DDR4_W_ODT0_4X2 {off off on on}
	set_component_parameter_value MEM_DDR4_W_ODT0_4X4 {on off on off}
	set_component_parameter_value MEM_DDR4_W_ODT1_2X2 {off on}
	set_component_parameter_value MEM_DDR4_W_ODT1_4X2 {on on off off}
	set_component_parameter_value MEM_DDR4_W_ODT1_4X4 {off on off on}
	set_component_parameter_value MEM_DDR4_W_ODT2_4X4 {on off on off}
	set_component_parameter_value MEM_DDR4_W_ODT3_4X4 {off on off on}
	set_component_parameter_value MEM_DDR4_W_ODTN_1X1 {Rank\ 0}
	set_component_parameter_value MEM_DDR4_W_ODTN_2X2 {Rank\ 0 Rank\ 1}
	set_component_parameter_value MEM_DDR4_W_ODTN_4X2 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDR4_W_ODTN_4X4 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDRT_AC_PARITY_LATENCY {DDRT_AC_PARITY_LATENCY_DISABLE}
	set_component_parameter_value MEM_DDRT_AC_PERSISTENT_ERROR {0}
	set_component_parameter_value MEM_DDRT_ALERT_N_AC_LANE {0}
	set_component_parameter_value MEM_DDRT_ALERT_N_AC_PIN {0}
	set_component_parameter_value MEM_DDRT_ALERT_N_DQS_GROUP {0}
	set_component_parameter_value MEM_DDRT_ALERT_N_PLACEMENT_ENUM {DDRT_ALERT_N_PLACEMENT_AUTO}
	set_component_parameter_value MEM_DDRT_ALERT_PAR_EN {1}
	set_component_parameter_value MEM_DDRT_ASR_ENUM {DDRT_ASR_MANUAL_NORMAL}
	set_component_parameter_value MEM_DDRT_ATCL_ENUM {DDRT_ATCL_DISABLED}
	set_component_parameter_value MEM_DDRT_BANK_ADDR_WIDTH {2}
	set_component_parameter_value MEM_DDRT_BANK_GROUP_WIDTH {2}
	set_component_parameter_value MEM_DDRT_BL_ENUM {DDRT_BL_BL8}
	set_component_parameter_value MEM_DDRT_BT_ENUM {DDRT_BT_SEQUENTIAL}
	set_component_parameter_value MEM_DDRT_CAL_MODE {0}
	set_component_parameter_value MEM_DDRT_CFG_GEN_DBE {0}
	set_component_parameter_value MEM_DDRT_CFG_GEN_SBE {0}
	set_component_parameter_value MEM_DDRT_CKE_PER_DIMM {1}
	set_component_parameter_value MEM_DDRT_COL_ADDR_WIDTH {10}
	set_component_parameter_value MEM_DDRT_DB_DQ_DRV_ENUM {DDRT_DB_DRV_STR_RZQ_7}
	set_component_parameter_value MEM_DDRT_DB_RTT_NOM_ENUM {DDRT_DB_RTT_NOM_ODT_DISABLED}
	set_component_parameter_value MEM_DDRT_DB_RTT_PARK_ENUM {DDRT_DB_RTT_PARK_ODT_DISABLED}
	set_component_parameter_value MEM_DDRT_DB_RTT_WR_ENUM {DDRT_DB_RTT_WR_RZQ_4}
	set_component_parameter_value MEM_DDRT_DEFAULT_ADDED_LATENCY {1}
	set_component_parameter_value MEM_DDRT_DEFAULT_PREAMBLE {1}
	set_component_parameter_value MEM_DDRT_DEFAULT_VREFOUT {1}
	set_component_parameter_value MEM_DDRT_DISCRETE_CS_WIDTH {1}
	set_component_parameter_value MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN {0}
	set_component_parameter_value MEM_DDRT_DLL_EN {1}
	set_component_parameter_value MEM_DDRT_DM_EN {0}
	set_component_parameter_value MEM_DDRT_DQ_PER_DQS {4}
	set_component_parameter_value MEM_DDRT_DQ_WIDTH {72}
	set_component_parameter_value MEM_DDRT_DRV_STR_ENUM {DDRT_DRV_STR_RZQ_7}
	set_component_parameter_value MEM_DDRT_FINE_GRANULARITY_REFRESH {DDRT_FINE_REFRESH_FIXED_1X}
	set_component_parameter_value MEM_DDRT_FORMAT_ENUM {MEM_FORMAT_LRDIMM}
	set_component_parameter_value MEM_DDRT_GEARDOWN {DDRT_GEARDOWN_HR}
	set_component_parameter_value MEM_DDRT_HIDE_ADV_MR_SETTINGS {1}
	set_component_parameter_value MEM_DDRT_HIDE_LATENCY_SETTINGS {1}
	set_component_parameter_value MEM_DDRT_I2C_DIMM_0_SA {0}
	set_component_parameter_value MEM_DDRT_I2C_DIMM_1_SA {1}
	set_component_parameter_value MEM_DDRT_I2C_DIMM_2_SA {2}
	set_component_parameter_value MEM_DDRT_I2C_DIMM_3_SA {3}
	set_component_parameter_value MEM_DDRT_INTERNAL_VREFDQ_MONITOR {0}
	set_component_parameter_value MEM_DDRT_LRDIMM_ODT_LESS_BS {0}
	set_component_parameter_value MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM {240}
	set_component_parameter_value MEM_DDRT_LRDIMM_VREFDQ_VALUE {}
	set_component_parameter_value MEM_DDRT_MAX_POWERDOWN {0}
	set_component_parameter_value MEM_DDRT_MIRROR_ADDRESSING_EN {1}
	set_component_parameter_value MEM_DDRT_MPR_READ_FORMAT {DDRT_MPR_READ_FORMAT_SERIAL}
	set_component_parameter_value MEM_DDRT_NUM_OF_DIMMS {1}
	set_component_parameter_value MEM_DDRT_ODT_IN_POWERDOWN {1}
	set_component_parameter_value MEM_DDRT_PARTIAL_WRITES {0}
	set_component_parameter_value MEM_DDRT_PERSISTENT_MODE {1}
	set_component_parameter_value MEM_DDRT_PER_DRAM_ADDR {0}
	set_component_parameter_value MEM_DDRT_PWR_MODE {DDRT_PWR_MODE_12W}
	set_component_parameter_value MEM_DDRT_RANKS_PER_DIMM {1}
	set_component_parameter_value MEM_DDRT_RCD_CA_IBT_ENUM {DDRT_RCD_CA_IBT_100}
	set_component_parameter_value MEM_DDRT_RCD_CKE_IBT_ENUM {DDRT_RCD_CKE_IBT_100}
	set_component_parameter_value MEM_DDRT_RCD_CS_IBT_ENUM {DDRT_RCD_CS_IBT_100}
	set_component_parameter_value MEM_DDRT_RCD_ODT_IBT_ENUM {DDRT_RCD_ODT_IBT_100}
	set_component_parameter_value MEM_DDRT_READ_DBI {0}
	set_component_parameter_value MEM_DDRT_READ_PREAMBLE_TRAINING {0}
	set_component_parameter_value MEM_DDRT_ROW_ADDR_WIDTH {18}
	set_component_parameter_value MEM_DDRT_RTT_NOM_ENUM {DDRT_RTT_NOM_RZQ_4}
	set_component_parameter_value MEM_DDRT_RTT_PARK {DDRT_RTT_PARK_ODT_DISABLED}
	set_component_parameter_value MEM_DDRT_RTT_WR_ENUM {DDRT_RTT_WR_ODT_DISABLED}
	set_component_parameter_value MEM_DDRT_R_ODT0_1X1 {off}
	set_component_parameter_value MEM_DDRT_R_ODT0_2X2 {off off}
	set_component_parameter_value MEM_DDRT_R_ODT0_4X2 {off off on on}
	set_component_parameter_value MEM_DDRT_R_ODT0_4X4 {off off off off}
	set_component_parameter_value MEM_DDRT_R_ODT1_2X2 {off off}
	set_component_parameter_value MEM_DDRT_R_ODT1_4X2 {on on off off}
	set_component_parameter_value MEM_DDRT_R_ODT1_4X4 {off off on on}
	set_component_parameter_value MEM_DDRT_R_ODT2_4X4 {off off off off}
	set_component_parameter_value MEM_DDRT_R_ODT3_4X4 {on on off off}
	set_component_parameter_value MEM_DDRT_R_ODTN_1X1 {Rank\ 0}
	set_component_parameter_value MEM_DDRT_R_ODTN_2X2 {Rank\ 0 Rank\ 1}
	set_component_parameter_value MEM_DDRT_R_ODTN_4X2 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDRT_R_ODTN_4X4 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDRT_SELF_RFSH_ABORT {0}
	set_component_parameter_value MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB {0}
	set_component_parameter_value MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB {0}
	set_component_parameter_value MEM_DDRT_SPD_135_RCD_REV {0}
	set_component_parameter_value MEM_DDRT_SPD_137_RCD_CA_DRV {85}
	set_component_parameter_value MEM_DDRT_SPD_138_RCD_CK_DRV {5}
	set_component_parameter_value MEM_DDRT_SPD_139_DB_REV {0}
	set_component_parameter_value MEM_DDRT_SPD_140_DRAM_VREFDQ_R0 {29}
	set_component_parameter_value MEM_DDRT_SPD_141_DRAM_VREFDQ_R1 {29}
	set_component_parameter_value MEM_DDRT_SPD_142_DRAM_VREFDQ_R2 {29}
	set_component_parameter_value MEM_DDRT_SPD_143_DRAM_VREFDQ_R3 {29}
	set_component_parameter_value MEM_DDRT_SPD_144_DB_VREFDQ {25}
	set_component_parameter_value MEM_DDRT_SPD_145_DB_MDQ_DRV {21}
	set_component_parameter_value MEM_DDRT_SPD_148_DRAM_DRV {0}
	set_component_parameter_value MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM {20}
	set_component_parameter_value MEM_DDRT_SPD_152_DRAM_RTT_PARK {39}
	set_component_parameter_value MEM_DDRT_SPEEDBIN_ENUM {DDRT_SPEEDBIN_2400}
	set_component_parameter_value MEM_DDRT_TCCD_L_CYC {6}
	set_component_parameter_value MEM_DDRT_TCCD_S_CYC {4}
	set_component_parameter_value MEM_DDRT_TCL {15}
	set_component_parameter_value MEM_DDRT_TDIVW_DJ_CYC {0.1}
	set_component_parameter_value MEM_DDRT_TDIVW_TOTAL_UI {0.2}
	set_component_parameter_value MEM_DDRT_TDQSCK_PS {165}
	set_component_parameter_value MEM_DDRT_TDQSQ_PS {66}
	set_component_parameter_value MEM_DDRT_TDQSQ_UI {0.16}
	set_component_parameter_value MEM_DDRT_TDQSS_CYC {0.27}
	set_component_parameter_value MEM_DDRT_TDSH_CYC {0.18}
	set_component_parameter_value MEM_DDRT_TDSS_CYC {0.18}
	set_component_parameter_value MEM_DDRT_TDVWP_UI {0.72}
	set_component_parameter_value MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA {0}
	set_component_parameter_value MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE {DDRT_TEMP_CONTROLLED_RFSH_NORMAL}
	set_component_parameter_value MEM_DDRT_TEMP_SENSOR_READOUT {0}
	set_component_parameter_value MEM_DDRT_TFAW_DLR_CYC {16}
	set_component_parameter_value MEM_DDRT_TFAW_NS {21.0}
	set_component_parameter_value MEM_DDRT_TIH_DC_MV {75}
	set_component_parameter_value MEM_DDRT_TIH_PS {95}
	set_component_parameter_value MEM_DDRT_TINIT_US {500}
	set_component_parameter_value MEM_DDRT_TIS_AC_MV {100}
	set_component_parameter_value MEM_DDRT_TIS_PS {60}
	set_component_parameter_value MEM_DDRT_TMRD_CK_CYC {8}
	set_component_parameter_value MEM_DDRT_TQH_CYC {0.38}
	set_component_parameter_value MEM_DDRT_TQH_UI {0.76}
	set_component_parameter_value MEM_DDRT_TQSH_CYC {0.38}
	set_component_parameter_value MEM_DDRT_TRAS_NS {32.0}
	set_component_parameter_value MEM_DDRT_TRCD_NS {15.0}
	set_component_parameter_value MEM_DDRT_TREFI_US {7.8}
	set_component_parameter_value MEM_DDRT_TRFC_DLR_NS {90.0}
	set_component_parameter_value MEM_DDRT_TRFC_NS {260.0}
	set_component_parameter_value MEM_DDRT_TRP_NS {15.0}
	set_component_parameter_value MEM_DDRT_TRRD_DLR_CYC {4}
	set_component_parameter_value MEM_DDRT_TRRD_L_CYC {6}
	set_component_parameter_value MEM_DDRT_TRRD_S_CYC {4}
	set_component_parameter_value MEM_DDRT_TWLH_CYC {0.13}
	set_component_parameter_value MEM_DDRT_TWLH_PS {0.0}
	set_component_parameter_value MEM_DDRT_TWLS_CYC {0.13}
	set_component_parameter_value MEM_DDRT_TWLS_PS {0.0}
	set_component_parameter_value MEM_DDRT_TWR_NS {15.0}
	set_component_parameter_value MEM_DDRT_TWTR_L_CYC {9}
	set_component_parameter_value MEM_DDRT_TWTR_S_CYC {3}
	set_component_parameter_value MEM_DDRT_USER_READ_PREAMBLE {1}
	set_component_parameter_value MEM_DDRT_USER_TCL_ADDED {0}
	set_component_parameter_value MEM_DDRT_USER_VREFDQ_TRAINING_RANGE {DDRT_VREFDQ_TRAINING_RANGE_1}
	set_component_parameter_value MEM_DDRT_USER_VREFDQ_TRAINING_VALUE {56.0}
	set_component_parameter_value MEM_DDRT_USER_WRITE_PREAMBLE {1}
	set_component_parameter_value MEM_DDRT_USER_WTCL_ADDED {6}
	set_component_parameter_value MEM_DDRT_USE_DEFAULT_ODT {1}
	set_component_parameter_value MEM_DDRT_VDIVW_TOTAL {136}
	set_component_parameter_value MEM_DDRT_WRITE_CRC {0}
	set_component_parameter_value MEM_DDRT_WRITE_DBI {0}
	set_component_parameter_value MEM_DDRT_WTCL {18}
	set_component_parameter_value MEM_DDRT_W_ODT0_1X1 {on}
	set_component_parameter_value MEM_DDRT_W_ODT0_2X2 {on off}
	set_component_parameter_value MEM_DDRT_W_ODT0_4X2 {off off on on}
	set_component_parameter_value MEM_DDRT_W_ODT0_4X4 {on on off off}
	set_component_parameter_value MEM_DDRT_W_ODT1_2X2 {off on}
	set_component_parameter_value MEM_DDRT_W_ODT1_4X2 {on on off off}
	set_component_parameter_value MEM_DDRT_W_ODT1_4X4 {off off on on}
	set_component_parameter_value MEM_DDRT_W_ODT2_4X4 {off off on on}
	set_component_parameter_value MEM_DDRT_W_ODT3_4X4 {on on off off}
	set_component_parameter_value MEM_DDRT_W_ODTN_1X1 {Rank\ 0}
	set_component_parameter_value MEM_DDRT_W_ODTN_2X2 {Rank\ 0 Rank\ 1}
	set_component_parameter_value MEM_DDRT_W_ODTN_4X2 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_DDRT_W_ODTN_4X4 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_LPDDR3_BANK_ADDR_WIDTH {3}
	set_component_parameter_value MEM_LPDDR3_BL {LPDDR3_BL_BL8}
	set_component_parameter_value MEM_LPDDR3_CK_WIDTH {1}
	set_component_parameter_value MEM_LPDDR3_COL_ADDR_WIDTH {10}
	set_component_parameter_value MEM_LPDDR3_DATA_LATENCY {LPDDR3_DL_RL12_WL6}
	set_component_parameter_value MEM_LPDDR3_DISCRETE_CS_WIDTH {1}
	set_component_parameter_value MEM_LPDDR3_DM_EN {1}
	set_component_parameter_value MEM_LPDDR3_DQODT {LPDDR3_DQODT_DISABLE}
	set_component_parameter_value MEM_LPDDR3_DQ_WIDTH {32}
	set_component_parameter_value MEM_LPDDR3_DRV_STR {LPDDR3_DRV_STR_40D_40U}
	set_component_parameter_value MEM_LPDDR3_PDODT {LPDDR3_PDODT_DISABLED}
	set_component_parameter_value MEM_LPDDR3_ROW_ADDR_WIDTH {15}
	set_component_parameter_value MEM_LPDDR3_R_ODT0_1X1 {off}
	set_component_parameter_value MEM_LPDDR3_R_ODT0_2X2 {off off}
	set_component_parameter_value MEM_LPDDR3_R_ODT0_4X4 {off off off off}
	set_component_parameter_value MEM_LPDDR3_R_ODT1_2X2 {off off}
	set_component_parameter_value MEM_LPDDR3_R_ODT1_4X4 {off off off off}
	set_component_parameter_value MEM_LPDDR3_R_ODT2_4X4 {off off off off}
	set_component_parameter_value MEM_LPDDR3_R_ODT3_4X4 {off off off off}
	set_component_parameter_value MEM_LPDDR3_R_ODTN_1X1 {Rank\ 0}
	set_component_parameter_value MEM_LPDDR3_R_ODTN_2X2 {Rank\ 0 Rank\ 1}
	set_component_parameter_value MEM_LPDDR3_R_ODTN_4X4 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_LPDDR3_SPEEDBIN_ENUM {LPDDR3_SPEEDBIN_1600}
	set_component_parameter_value MEM_LPDDR3_TDH_DC_MV {100}
	set_component_parameter_value MEM_LPDDR3_TDH_PS {100}
	set_component_parameter_value MEM_LPDDR3_TDQSCKDL {614}
	set_component_parameter_value MEM_LPDDR3_TDQSQ_PS {135}
	set_component_parameter_value MEM_LPDDR3_TDQSS_CYC {1.25}
	set_component_parameter_value MEM_LPDDR3_TDSH_CYC {0.2}
	set_component_parameter_value MEM_LPDDR3_TDSS_CYC {0.2}
	set_component_parameter_value MEM_LPDDR3_TDS_AC_MV {150}
	set_component_parameter_value MEM_LPDDR3_TDS_PS {75}
	set_component_parameter_value MEM_LPDDR3_TFAW_NS {50.0}
	set_component_parameter_value MEM_LPDDR3_TIH_DC_MV {100}
	set_component_parameter_value MEM_LPDDR3_TIH_PS {100}
	set_component_parameter_value MEM_LPDDR3_TINIT_US {500}
	set_component_parameter_value MEM_LPDDR3_TIS_AC_MV {150}
	set_component_parameter_value MEM_LPDDR3_TIS_PS {75}
	set_component_parameter_value MEM_LPDDR3_TMRR_CK_CYC {4}
	set_component_parameter_value MEM_LPDDR3_TMRW_CK_CYC {10}
	set_component_parameter_value MEM_LPDDR3_TQH_CYC {0.38}
	set_component_parameter_value MEM_LPDDR3_TQSH_CYC {0.38}
	set_component_parameter_value MEM_LPDDR3_TRAS_NS {42.5}
	set_component_parameter_value MEM_LPDDR3_TRCD_NS {18.0}
	set_component_parameter_value MEM_LPDDR3_TREFI_US {3.9}
	set_component_parameter_value MEM_LPDDR3_TRFC_NS {210.0}
	set_component_parameter_value MEM_LPDDR3_TRP_NS {18.0}
	set_component_parameter_value MEM_LPDDR3_TRRD_CYC {8}
	set_component_parameter_value MEM_LPDDR3_TRTP_CYC {6}
	set_component_parameter_value MEM_LPDDR3_TWLH_PS {175.0}
	set_component_parameter_value MEM_LPDDR3_TWLS_PS {175.0}
	set_component_parameter_value MEM_LPDDR3_TWR_NS {15.0}
	set_component_parameter_value MEM_LPDDR3_TWTR_CYC {6}
	set_component_parameter_value MEM_LPDDR3_USE_DEFAULT_ODT {1}
	set_component_parameter_value MEM_LPDDR3_W_ODT0_1X1 {on}
	set_component_parameter_value MEM_LPDDR3_W_ODT0_2X2 {on on}
	set_component_parameter_value MEM_LPDDR3_W_ODT0_4X4 {on on on on}
	set_component_parameter_value MEM_LPDDR3_W_ODT1_2X2 {off off}
	set_component_parameter_value MEM_LPDDR3_W_ODT1_4X4 {off off off off}
	set_component_parameter_value MEM_LPDDR3_W_ODT2_4X4 {off off off off}
	set_component_parameter_value MEM_LPDDR3_W_ODT3_4X4 {off off off off}
	set_component_parameter_value MEM_LPDDR3_W_ODTN_1X1 {Rank\ 0}
	set_component_parameter_value MEM_LPDDR3_W_ODTN_2X2 {Rank\ 0 Rank\ 1}
	set_component_parameter_value MEM_LPDDR3_W_ODTN_4X4 {Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3}
	set_component_parameter_value MEM_QDR2_ADDR_WIDTH {19}
	set_component_parameter_value MEM_QDR2_BL {4}
	set_component_parameter_value MEM_QDR2_BWS_EN {1}
	set_component_parameter_value MEM_QDR2_DATA_PER_DEVICE {36}
	set_component_parameter_value MEM_QDR2_INTERNAL_JITTER_NS {0.08}
	set_component_parameter_value MEM_QDR2_SPEEDBIN_ENUM {QDR2_SPEEDBIN_633}
	set_component_parameter_value MEM_QDR2_TCCQO_NS {0.45}
	set_component_parameter_value MEM_QDR2_TCQDOH_NS {-0.09}
	set_component_parameter_value MEM_QDR2_TCQD_NS {0.09}
	set_component_parameter_value MEM_QDR2_TCQH_NS {0.71}
	set_component_parameter_value MEM_QDR2_THA_NS {0.18}
	set_component_parameter_value MEM_QDR2_THD_NS {0.18}
	set_component_parameter_value MEM_QDR2_TRL_CYC {2.5}
	set_component_parameter_value MEM_QDR2_TSA_NS {0.23}
	set_component_parameter_value MEM_QDR2_TSD_NS {0.23}
	set_component_parameter_value MEM_QDR2_WIDTH_EXPANDED {0}
	set_component_parameter_value MEM_QDR4_AC_ODT_MODE_ENUM {QDR4_ODT_25_PCT}
	set_component_parameter_value MEM_QDR4_ADDR_INV_ENA {0}
	set_component_parameter_value MEM_QDR4_ADDR_WIDTH {21}
	set_component_parameter_value MEM_QDR4_CK_ODT_MODE_ENUM {QDR4_ODT_25_PCT}
	set_component_parameter_value MEM_QDR4_DATA_INV_ENA {1}
	set_component_parameter_value MEM_QDR4_DATA_ODT_MODE_ENUM {QDR4_ODT_25_PCT}
	set_component_parameter_value MEM_QDR4_DQ_PER_PORT_PER_DEVICE {36}
	set_component_parameter_value MEM_QDR4_MEM_TYPE_ENUM {MEM_XP}
	set_component_parameter_value MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM {QDR4_OUTPUT_DRIVE_25_PCT}
	set_component_parameter_value MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM {QDR4_OUTPUT_DRIVE_25_PCT}
	set_component_parameter_value MEM_QDR4_SKIP_ODT_SWEEPING {1}
	set_component_parameter_value MEM_QDR4_SPEEDBIN_ENUM {QDR4_SPEEDBIN_2133}
	set_component_parameter_value MEM_QDR4_TASH_PS {170}
	set_component_parameter_value MEM_QDR4_TCKDK_MAX_PS {150}
	set_component_parameter_value MEM_QDR4_TCKDK_MIN_PS {-150}
	set_component_parameter_value MEM_QDR4_TCKQK_MAX_PS {225}
	set_component_parameter_value MEM_QDR4_TCSH_PS {170}
	set_component_parameter_value MEM_QDR4_TISH_PS {150}
	set_component_parameter_value MEM_QDR4_TQH_CYC {0.4}
	set_component_parameter_value MEM_QDR4_TQKQ_MAX_PS {75}
	set_component_parameter_value MEM_QDR4_USE_ADDR_PARITY {0}
	set_component_parameter_value MEM_QDR4_WIDTH_EXPANDED {0}
	set_component_parameter_value MEM_RLD2_ADDR_WIDTH {21}
	set_component_parameter_value MEM_RLD2_BANK_ADDR_WIDTH {3}
	set_component_parameter_value MEM_RLD2_BL {4}
	set_component_parameter_value MEM_RLD2_CONFIG_ENUM {RLD2_CONFIG_TRC_8_TRL_8_TWL_9}
	set_component_parameter_value MEM_RLD2_DM_EN {1}
	set_component_parameter_value MEM_RLD2_DQ_PER_DEVICE {9}
	set_component_parameter_value MEM_RLD2_DRIVE_IMPEDENCE_ENUM {RLD2_DRIVE_IMPEDENCE_INTERNAL_50}
	set_component_parameter_value MEM_RLD2_ODT_MODE_ENUM {RLD2_ODT_ON}
	set_component_parameter_value MEM_RLD2_REFRESH_INTERVAL_US {0.24}
	set_component_parameter_value MEM_RLD2_SPEEDBIN_ENUM {RLD2_SPEEDBIN_18}
	set_component_parameter_value MEM_RLD2_TAH_NS {0.3}
	set_component_parameter_value MEM_RLD2_TAS_NS {0.3}
	set_component_parameter_value MEM_RLD2_TCKDK_MAX_NS {0.3}
	set_component_parameter_value MEM_RLD2_TCKDK_MIN_NS {-0.3}
	set_component_parameter_value MEM_RLD2_TCKH_CYC {0.45}
	set_component_parameter_value MEM_RLD2_TCKQK_MAX_NS {0.2}
	set_component_parameter_value MEM_RLD2_TDH_NS {0.17}
	set_component_parameter_value MEM_RLD2_TDS_NS {0.17}
	set_component_parameter_value MEM_RLD2_TQKH_HCYC {0.9}
	set_component_parameter_value MEM_RLD2_TQKQ_MAX_NS {0.12}
	set_component_parameter_value MEM_RLD2_TQKQ_MIN_NS {-0.12}
	set_component_parameter_value MEM_RLD2_WIDTH_EXPANDED {0}
	set_component_parameter_value MEM_RLD3_ADDR_WIDTH {20}
	set_component_parameter_value MEM_RLD3_AREF_PROTOCOL_ENUM {RLD3_AREF_BAC}
	set_component_parameter_value MEM_RLD3_BANK_ADDR_WIDTH {4}
	set_component_parameter_value MEM_RLD3_BL {2}
	set_component_parameter_value MEM_RLD3_DATA_LATENCY_MODE_ENUM {RLD3_DL_RL16_WL17}
	set_component_parameter_value MEM_RLD3_DEPTH_EXPANDED {0}
	set_component_parameter_value MEM_RLD3_DM_EN {1}
	set_component_parameter_value MEM_RLD3_DQ_PER_DEVICE {36}
	set_component_parameter_value MEM_RLD3_ODT_MODE_ENUM {RLD3_ODT_40}
	set_component_parameter_value MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM {RLD3_OUTPUT_DRIVE_40}
	set_component_parameter_value MEM_RLD3_SPEEDBIN_ENUM {RLD3_SPEEDBIN_093E}
	set_component_parameter_value MEM_RLD3_TCKDK_MAX_CYC {0.27}
	set_component_parameter_value MEM_RLD3_TCKDK_MIN_CYC {-0.27}
	set_component_parameter_value MEM_RLD3_TCKQK_MAX_PS {135}
	set_component_parameter_value MEM_RLD3_TDH_DC_MV {100}
	set_component_parameter_value MEM_RLD3_TDH_PS {5}
	set_component_parameter_value MEM_RLD3_TDS_AC_MV {150}
	set_component_parameter_value MEM_RLD3_TDS_PS {-30}
	set_component_parameter_value MEM_RLD3_TIH_DC_MV {100}
	set_component_parameter_value MEM_RLD3_TIH_PS {65}
	set_component_parameter_value MEM_RLD3_TIS_AC_MV {150}
	set_component_parameter_value MEM_RLD3_TIS_PS {85}
	set_component_parameter_value MEM_RLD3_TQH_CYC {0.38}
	set_component_parameter_value MEM_RLD3_TQKQ_MAX_PS {75}
	set_component_parameter_value MEM_RLD3_T_RC_MODE_ENUM {RLD3_TRC_9}
	set_component_parameter_value MEM_RLD3_WIDTH_EXPANDED {0}
	set_component_parameter_value MEM_RLD3_WRITE_PROTOCOL_ENUM {RLD3_WRITE_1BANK}
	set_component_parameter_value NUM_IPS {1}
	set_component_parameter_value PHY_DDR3_CAL_ADDR0 {0}
	set_component_parameter_value PHY_DDR3_CAL_ADDR1 {8}
	set_component_parameter_value PHY_DDR3_CAL_ENABLE_NON_DES {0}
	set_component_parameter_value PHY_DDR3_CONFIG_ENUM {CONFIG_PHY_AND_HARD_CTRL}
	set_component_parameter_value PHY_DDR3_CORE_CLKS_SHARING_ENUM {CORE_CLKS_SHARING_DISABLED}
	set_component_parameter_value PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT {0}
	set_component_parameter_value PHY_DDR3_DEFAULT_IO {1}
	set_component_parameter_value PHY_DDR3_DEFAULT_REF_CLK_FREQ {1}
	set_component_parameter_value PHY_DDR3_HPS_ENABLE_EARLY_RELEASE {0}
	set_component_parameter_value PHY_DDR3_IO_VOLTAGE {1.5}
	set_component_parameter_value PHY_DDR3_MEM_CLK_FREQ_MHZ {1066.667}
	set_component_parameter_value PHY_DDR3_MIMIC_HPS_EMIF {0}
	set_component_parameter_value PHY_DDR3_RATE_ENUM {RATE_QUARTER}
	set_component_parameter_value PHY_DDR3_REF_CLK_JITTER_PS {10.0}
	set_component_parameter_value PHY_DDR3_USER_AC_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_AC_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_AC_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_AC_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN {1}
	set_component_parameter_value PHY_DDR3_USER_CK_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_CK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_CK_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_CK_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_DATA_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_DATA_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_DATA_OUT_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_DLL_CORE_UPDN_EN {1}
	set_component_parameter_value PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM {PERIODIC_OCT_RECAL_AUTO}
	set_component_parameter_value PHY_DDR3_USER_PING_PONG_EN {0}
	set_component_parameter_value PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_REF_CLK_FREQ_MHZ {-1.0}
	set_component_parameter_value PHY_DDR3_USER_RZQ_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR3_USER_STARTING_VREFIN {70.0}
	set_component_parameter_value PHY_DDR4_ALLOW_72_DQ_WIDTH {0}
	set_component_parameter_value PHY_DDR4_CONFIG_ENUM {CONFIG_PHY_AND_HARD_CTRL}
	set_component_parameter_value PHY_DDR4_CORE_CLKS_SHARING_ENUM {CORE_CLKS_SHARING_DISABLED}
	set_component_parameter_value PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT {0}
	set_component_parameter_value PHY_DDR4_DEFAULT_IO {1}
	set_component_parameter_value PHY_DDR4_DEFAULT_REF_CLK_FREQ {0}
	set_component_parameter_value PHY_DDR4_HPS_ENABLE_EARLY_RELEASE {0}
	set_component_parameter_value PHY_DDR4_IO_VOLTAGE {1.2}
	set_component_parameter_value PHY_DDR4_MEM_CLK_FREQ_MHZ {1200.0}
	set_component_parameter_value PHY_DDR4_MIMIC_HPS_EMIF {0}
	set_component_parameter_value PHY_DDR4_RATE_ENUM {RATE_QUARTER}
	set_component_parameter_value PHY_DDR4_REF_CLK_JITTER_PS {10.0}
	set_component_parameter_value PHY_DDR4_USER_AC_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_AC_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_AC_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_AC_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN {1}
	set_component_parameter_value PHY_DDR4_USER_CK_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_CK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_CK_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_CK_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_CLAMSHELL_EN {1}
	set_component_parameter_value PHY_DDR4_USER_DATA_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_DATA_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_DATA_OUT_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_DLL_CORE_UPDN_EN {1}
	set_component_parameter_value PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM {PERIODIC_OCT_RECAL_AUTO}
	set_component_parameter_value PHY_DDR4_USER_PING_PONG_EN {0}
	set_component_parameter_value PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_REF_CLK_FREQ_MHZ {100.0}
	set_component_parameter_value PHY_DDR4_USER_RZQ_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDR4_USER_STARTING_VREFIN {70.0}
	set_component_parameter_value PHY_DDRT_2CH_EN {0}
	set_component_parameter_value PHY_DDRT_CONFIG_ENUM {CONFIG_PHY_AND_SOFT_CTRL}
	set_component_parameter_value PHY_DDRT_CORE_CLKS_SHARING_ENUM {CORE_CLKS_SHARING_DISABLED}
	set_component_parameter_value PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT {0}
	set_component_parameter_value PHY_DDRT_DEFAULT_IO {1}
	set_component_parameter_value PHY_DDRT_DEFAULT_REF_CLK_FREQ {1}
	set_component_parameter_value PHY_DDRT_EXPORT_CLK_STP_IF {0}
	set_component_parameter_value PHY_DDRT_HPS_ENABLE_EARLY_RELEASE {0}
	set_component_parameter_value PHY_DDRT_I2C_USE_SMC {0}
	set_component_parameter_value PHY_DDRT_IC_EN {1}
	set_component_parameter_value PHY_DDRT_IO_VOLTAGE {1.2}
	set_component_parameter_value PHY_DDRT_MEM_CLK_FREQ_MHZ {1200.0}
	set_component_parameter_value PHY_DDRT_MIMIC_HPS_EMIF {0}
	set_component_parameter_value PHY_DDRT_RATE_ENUM {RATE_QUARTER}
	set_component_parameter_value PHY_DDRT_REF_CLK_JITTER_PS {10.0}
	set_component_parameter_value PHY_DDRT_USER_AC_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_AC_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_AC_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_AC_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_AC_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN {1}
	set_component_parameter_value PHY_DDRT_USER_CK_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_CK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_CK_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_CK_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_DATA_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_DATA_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_DATA_OUT_MODE_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_DLL_CORE_UPDN_EN {0}
	set_component_parameter_value PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM {PERIODIC_OCT_RECAL_AUTO}
	set_component_parameter_value PHY_DDRT_USER_PING_PONG_EN {0}
	set_component_parameter_value PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_REF_CLK_FREQ_MHZ {-1.0}
	set_component_parameter_value PHY_DDRT_USER_RZQ_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_DDRT_USER_STARTING_VREFIN {70.0}
	set_component_parameter_value PHY_DDRT_USE_OLD_SMBUS_MULTICOL {0}
	set_component_parameter_value PHY_LPDDR3_CONFIG_ENUM {CONFIG_PHY_AND_HARD_CTRL}
	set_component_parameter_value PHY_LPDDR3_CORE_CLKS_SHARING_ENUM {CORE_CLKS_SHARING_DISABLED}
	set_component_parameter_value PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT {0}
	set_component_parameter_value PHY_LPDDR3_DEFAULT_IO {1}
	set_component_parameter_value PHY_LPDDR3_DEFAULT_REF_CLK_FREQ {1}
	set_component_parameter_value PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE {0}
	set_component_parameter_value PHY_LPDDR3_IO_VOLTAGE {1.2}
	set_component_parameter_value PHY_LPDDR3_MEM_CLK_FREQ_MHZ {800.0}
	set_component_parameter_value PHY_LPDDR3_MIMIC_HPS_EMIF {0}
	set_component_parameter_value PHY_LPDDR3_RATE_ENUM {RATE_QUARTER}
	set_component_parameter_value PHY_LPDDR3_REF_CLK_JITTER_PS {10.0}
	set_component_parameter_value PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_AC_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_AC_MODE_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN {1}
	set_component_parameter_value PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_CK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_CK_MODE_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_DATA_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_DATA_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_DLL_CORE_UPDN_EN {1}
	set_component_parameter_value PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM {PERIODIC_OCT_RECAL_AUTO}
	set_component_parameter_value PHY_LPDDR3_USER_PING_PONG_EN {0}
	set_component_parameter_value PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ {-1.0}
	set_component_parameter_value PHY_LPDDR3_USER_RZQ_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_LPDDR3_USER_STARTING_VREFIN {70.0}
	set_component_parameter_value PHY_QDR2_CONFIG_ENUM {CONFIG_PHY_AND_SOFT_CTRL}
	set_component_parameter_value PHY_QDR2_CORE_CLKS_SHARING_ENUM {CORE_CLKS_SHARING_DISABLED}
	set_component_parameter_value PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT {0}
	set_component_parameter_value PHY_QDR2_DEFAULT_IO {1}
	set_component_parameter_value PHY_QDR2_DEFAULT_REF_CLK_FREQ {1}
	set_component_parameter_value PHY_QDR2_HPS_ENABLE_EARLY_RELEASE {0}
	set_component_parameter_value PHY_QDR2_IO_VOLTAGE {1.5}
	set_component_parameter_value PHY_QDR2_MEM_CLK_FREQ_MHZ {633.333}
	set_component_parameter_value PHY_QDR2_MIMIC_HPS_EMIF {0}
	set_component_parameter_value PHY_QDR2_RATE_ENUM {RATE_HALF}
	set_component_parameter_value PHY_QDR2_REF_CLK_JITTER_PS {10.0}
	set_component_parameter_value PHY_QDR2_USER_AC_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_AC_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_AC_MODE_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_AC_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN {1}
	set_component_parameter_value PHY_QDR2_USER_CK_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_CK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_CK_MODE_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_CK_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_DATA_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_DATA_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_DATA_OUT_MODE_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_DLL_CORE_UPDN_EN {1}
	set_component_parameter_value PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM {PERIODIC_OCT_RECAL_AUTO}
	set_component_parameter_value PHY_QDR2_USER_PING_PONG_EN {0}
	set_component_parameter_value PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_REF_CLK_FREQ_MHZ {-1.0}
	set_component_parameter_value PHY_QDR2_USER_RZQ_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR2_USER_STARTING_VREFIN {70.0}
	set_component_parameter_value PHY_QDR4_CONFIG_ENUM {CONFIG_PHY_AND_SOFT_CTRL}
	set_component_parameter_value PHY_QDR4_CORE_CLKS_SHARING_ENUM {CORE_CLKS_SHARING_DISABLED}
	set_component_parameter_value PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT {0}
	set_component_parameter_value PHY_QDR4_DEFAULT_IO {1}
	set_component_parameter_value PHY_QDR4_DEFAULT_REF_CLK_FREQ {1}
	set_component_parameter_value PHY_QDR4_HPS_ENABLE_EARLY_RELEASE {0}
	set_component_parameter_value PHY_QDR4_IO_VOLTAGE {1.2}
	set_component_parameter_value PHY_QDR4_MEM_CLK_FREQ_MHZ {1066.667}
	set_component_parameter_value PHY_QDR4_MIMIC_HPS_EMIF {0}
	set_component_parameter_value PHY_QDR4_RATE_ENUM {RATE_QUARTER}
	set_component_parameter_value PHY_QDR4_REF_CLK_JITTER_PS {10.0}
	set_component_parameter_value PHY_QDR4_USER_AC_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_AC_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_AC_MODE_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_AC_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN {1}
	set_component_parameter_value PHY_QDR4_USER_CK_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_CK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_CK_MODE_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_CK_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_DATA_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_DATA_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_DATA_OUT_MODE_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_DLL_CORE_UPDN_EN {1}
	set_component_parameter_value PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM {PERIODIC_OCT_RECAL_AUTO}
	set_component_parameter_value PHY_QDR4_USER_PING_PONG_EN {0}
	set_component_parameter_value PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_REF_CLK_FREQ_MHZ {-1.0}
	set_component_parameter_value PHY_QDR4_USER_RZQ_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_QDR4_USER_STARTING_VREFIN {70.0}
	set_component_parameter_value PHY_RLD2_CONFIG_ENUM {CONFIG_PHY_AND_SOFT_CTRL}
	set_component_parameter_value PHY_RLD2_CORE_CLKS_SHARING_ENUM {CORE_CLKS_SHARING_DISABLED}
	set_component_parameter_value PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT {0}
	set_component_parameter_value PHY_RLD2_DEFAULT_IO {1}
	set_component_parameter_value PHY_RLD2_DEFAULT_REF_CLK_FREQ {1}
	set_component_parameter_value PHY_RLD2_HPS_ENABLE_EARLY_RELEASE {0}
	set_component_parameter_value PHY_RLD2_IO_VOLTAGE {1.8}
	set_component_parameter_value PHY_RLD2_MEM_CLK_FREQ_MHZ {533.333}
	set_component_parameter_value PHY_RLD2_MIMIC_HPS_EMIF {0}
	set_component_parameter_value PHY_RLD2_RATE_ENUM {RATE_HALF}
	set_component_parameter_value PHY_RLD2_REF_CLK_JITTER_PS {10.0}
	set_component_parameter_value PHY_RLD2_USER_AC_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_AC_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_AC_MODE_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_AC_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN {1}
	set_component_parameter_value PHY_RLD2_USER_CK_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_CK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_CK_MODE_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_CK_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_DATA_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_DATA_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_DATA_OUT_MODE_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_DLL_CORE_UPDN_EN {1}
	set_component_parameter_value PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM {PERIODIC_OCT_RECAL_AUTO}
	set_component_parameter_value PHY_RLD2_USER_PING_PONG_EN {0}
	set_component_parameter_value PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_REF_CLK_FREQ_MHZ {-1.0}
	set_component_parameter_value PHY_RLD2_USER_RZQ_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD2_USER_STARTING_VREFIN {70.0}
	set_component_parameter_value PHY_RLD3_CONFIG_ENUM {CONFIG_PHY_ONLY}
	set_component_parameter_value PHY_RLD3_CORE_CLKS_SHARING_ENUM {CORE_CLKS_SHARING_DISABLED}
	set_component_parameter_value PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT {0}
	set_component_parameter_value PHY_RLD3_DEFAULT_IO {1}
	set_component_parameter_value PHY_RLD3_DEFAULT_REF_CLK_FREQ {1}
	set_component_parameter_value PHY_RLD3_HPS_ENABLE_EARLY_RELEASE {0}
	set_component_parameter_value PHY_RLD3_IO_VOLTAGE {1.2}
	set_component_parameter_value PHY_RLD3_MEM_CLK_FREQ_MHZ {1066.667}
	set_component_parameter_value PHY_RLD3_MIMIC_HPS_EMIF {0}
	set_component_parameter_value PHY_RLD3_RATE_ENUM {RATE_QUARTER}
	set_component_parameter_value PHY_RLD3_REF_CLK_JITTER_PS {10.0}
	set_component_parameter_value PHY_RLD3_USER_AC_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_AC_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_AC_MODE_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_AC_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN {1}
	set_component_parameter_value PHY_RLD3_USER_CK_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_CK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_CK_MODE_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_CK_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_DATA_IN_MODE_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_DATA_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_DATA_OUT_MODE_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_DLL_CORE_UPDN_EN {1}
	set_component_parameter_value PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM {PERIODIC_OCT_RECAL_AUTO}
	set_component_parameter_value PHY_RLD3_USER_PING_PONG_EN {0}
	set_component_parameter_value PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_REF_CLK_FREQ_MHZ {-1.0}
	set_component_parameter_value PHY_RLD3_USER_RZQ_IO_STD_ENUM {unset}
	set_component_parameter_value PHY_RLD3_USER_STARTING_VREFIN {70.0}
	set_component_parameter_value PLL_ADD_EXTRA_CLKS {0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8 {50.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8 {0.0}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0 {ps}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1 {ps}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2 {ps}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3 {ps}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4 {ps}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5 {ps}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6 {ps}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7 {ps}
	set_component_parameter_value PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8 {ps}
	set_component_parameter_value PLL_USER_NUM_OF_EXTRA_CLKS {0}
	set_component_parameter_value PROTOCOL_ENUM {PROTOCOL_DDR4}
	set_component_parameter_value SHORT_QSYS_INTERFACE_NAMES {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation emif_hps
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface pll_ref_clk clock INPUT
	set_instantiation_interface_parameter_value pll_ref_clk clockRate {0}
	set_instantiation_interface_parameter_value pll_ref_clk externallyDriven {false}
	set_instantiation_interface_parameter_value pll_ref_clk ptfSchematicName {}
	add_instantiation_interface_port pll_ref_clk pll_ref_clk clk 1 STD_LOGIC Input
	add_instantiation_interface oct conduit INPUT
	set_instantiation_interface_parameter_value oct associatedClock {}
	set_instantiation_interface_parameter_value oct associatedReset {}
	set_instantiation_interface_parameter_value oct prSafe {false}
	add_instantiation_interface_port oct oct_rzqin oct_rzqin 1 STD_LOGIC Input
	add_instantiation_interface mem conduit INPUT
	set_instantiation_interface_parameter_value mem associatedClock {}
	set_instantiation_interface_parameter_value mem associatedReset {}
	set_instantiation_interface_parameter_value mem prSafe {false}
	add_instantiation_interface_port mem mem_ck mem_ck 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_ck_n mem_ck_n 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_a mem_a 17 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_act_n mem_act_n 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_ba mem_ba 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_bg mem_bg 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_cke mem_cke 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_cs_n mem_cs_n 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_odt mem_odt 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_reset_n mem_reset_n 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_par mem_par 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port mem mem_alert_n mem_alert_n 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port mem mem_dqs mem_dqs 9 STD_LOGIC_VECTOR Bidir
	add_instantiation_interface_port mem mem_dqs_n mem_dqs_n 9 STD_LOGIC_VECTOR Bidir
	add_instantiation_interface_port mem mem_dq mem_dq 72 STD_LOGIC_VECTOR Bidir
	add_instantiation_interface_port mem mem_dbi_n mem_dbi_n 9 STD_LOGIC_VECTOR Bidir
	add_instantiation_interface hps_emif conduit INPUT
	set_instantiation_interface_parameter_value hps_emif associatedClock {}
	set_instantiation_interface_parameter_value hps_emif associatedReset {}
	set_instantiation_interface_parameter_value hps_emif prSafe {false}
	add_instantiation_interface_port hps_emif hps_to_emif hps_to_emif 4096 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port hps_emif emif_to_hps emif_to_hps 4096 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port hps_emif hps_to_emif_gp gp_to_emif 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port hps_emif emif_to_hps_gp emif_to_gp 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface emif_calbus conduit INPUT
	set_instantiation_interface_parameter_value emif_calbus associatedClock {emif_calbus_clk}
	set_instantiation_interface_parameter_value emif_calbus associatedReset {}
	set_instantiation_interface_parameter_value emif_calbus prSafe {false}
	add_instantiation_interface_port emif_calbus calbus_read calbus_read 1 STD_LOGIC Input
	add_instantiation_interface_port emif_calbus calbus_write calbus_write 1 STD_LOGIC Input
	add_instantiation_interface_port emif_calbus calbus_address calbus_address 20 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port emif_calbus calbus_wdata calbus_wdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port emif_calbus calbus_rdata calbus_rdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port emif_calbus calbus_seq_param_tbl calbus_seq_param_tbl 4096 STD_LOGIC_VECTOR Output
	add_instantiation_interface emif_calbus_clk clock INPUT
	set_instantiation_interface_parameter_value emif_calbus_clk clockRate {0}
	set_instantiation_interface_parameter_value emif_calbus_clk externallyDriven {false}
	set_instantiation_interface_parameter_value emif_calbus_clk ptfSchematicName {}
	add_instantiation_interface_port emif_calbus_clk calbus_clk clk 1 STD_LOGIC Input
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection emif_calbus_0.emif_calbus_clk/emif_hps.emif_calbus_clk
	set_connection_parameter_value emif_calbus_0.emif_calbus_clk/emif_hps.emif_calbus_clk clockDomainSysInfo {-1}
	set_connection_parameter_value emif_calbus_0.emif_calbus_clk/emif_hps.emif_calbus_clk clockRateSysInfo {}
	set_connection_parameter_value emif_calbus_0.emif_calbus_clk/emif_hps.emif_calbus_clk clockResetSysInfo {}
	set_connection_parameter_value emif_calbus_0.emif_calbus_clk/emif_hps.emif_calbus_clk resetDomainSysInfo {-1}
	add_connection emif_hps.emif_calbus/emif_calbus_0.emif_calbus_0
	set_connection_parameter_value emif_hps.emif_calbus/emif_calbus_0.emif_calbus_0 endPort {}
	set_connection_parameter_value emif_hps.emif_calbus/emif_calbus_0.emif_calbus_0 endPortLSB {0}
	set_connection_parameter_value emif_hps.emif_calbus/emif_calbus_0.emif_calbus_0 startPort {}
	set_connection_parameter_value emif_hps.emif_calbus/emif_calbus_0.emif_calbus_0 startPortLSB {0}
	set_connection_parameter_value emif_hps.emif_calbus/emif_calbus_0.emif_calbus_0 width {0}
	add_connection emif_hps.hps_emif/agilex_hps.hps_emif
	set_connection_parameter_value emif_hps.hps_emif/agilex_hps.hps_emif endPort {}
	set_connection_parameter_value emif_hps.hps_emif/agilex_hps.hps_emif endPortLSB {0}
	set_connection_parameter_value emif_hps.hps_emif/agilex_hps.hps_emif startPort {}
	set_connection_parameter_value emif_hps.hps_emif/agilex_hps.hps_emif startPortLSB {0}
	set_connection_parameter_value emif_hps.hps_emif/agilex_hps.hps_emif width {0}

	# add the exports
	set_interface_property agilex_hps_f2h_stm_hw_events EXPORT_OF agilex_hps.f2h_stm_hw_events
	set_interface_property agilex_hps_h2f_cs EXPORT_OF agilex_hps.h2f_cs
	set_interface_property agilex_hps_hps_io EXPORT_OF agilex_hps.hps_io
	set_interface_property agilex_hps_h2f_reset EXPORT_OF agilex_hps.h2f_reset
	set_interface_property agilex_hps_h2f_axi_clock EXPORT_OF agilex_hps.h2f_axi_clock
	set_interface_property agilex_hps_h2f_axi_reset EXPORT_OF agilex_hps.h2f_axi_reset
	set_interface_property agilex_hps_h2f_axi_master EXPORT_OF agilex_hps.h2f_axi_master
	set_interface_property agilex_hps_h2f_lw_axi_clock EXPORT_OF agilex_hps.h2f_lw_axi_clock
	set_interface_property agilex_hps_h2f_lw_axi_reset EXPORT_OF agilex_hps.h2f_lw_axi_reset
	set_interface_property agilex_hps_h2f_lw_axi_master EXPORT_OF agilex_hps.h2f_lw_axi_master
	set_interface_property agilex_hps_f2h_axi_clock EXPORT_OF agilex_hps.f2h_axi_clock
	set_interface_property agilex_hps_f2h_axi_reset EXPORT_OF agilex_hps.f2h_axi_reset
	set_interface_property agilex_hps_f2h_axi_slave EXPORT_OF agilex_hps.f2h_axi_slave
	set_interface_property agilex_hps_f2h_irq0 EXPORT_OF agilex_hps.f2h_irq0
	set_interface_property agilex_hps_f2h_irq1 EXPORT_OF agilex_hps.f2h_irq1
	set_interface_property emif_hps_pll_ref_clk EXPORT_OF emif_hps.pll_ref_clk
	set_interface_property emif_hps_oct EXPORT_OF emif_hps.oct
	set_interface_property emif_hps_mem EXPORT_OF emif_hps.mem

	# set values for exposed HDL parameters

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="agilex_hps">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="emif_calbus_0">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="emif_hps">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {hps_sub_sys.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {hps_sub_sys}

	# save the system
	sync_sysinfo_parameters
	save_system hps_sub_sys
}

# create the system "subsys_jtg_mst"
proc do_create_subsys_jtg_mst {} {
	# create the system
	create_system subsys_jtg_mst
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component fpga_m ip/subsys_jtg_mst/fpga_m.ip altera_jtag_avalon_master altera_jtag_avalon_master_inst 19.1
	load_component fpga_m
	set_component_parameter_value FAST_VER {0}
	set_component_parameter_value FIFO_DEPTHS {2}
	set_component_parameter_value PLI_PORT {50000}
	set_component_parameter_value USE_PLI {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation fpga_m
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value debug.hostConnection {type jtag id 110:132}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk_clk clk 1 STD_LOGIC Input
	add_instantiation_interface clk_reset reset INPUT
	set_instantiation_interface_parameter_value clk_reset associatedClock {}
	set_instantiation_interface_parameter_value clk_reset synchronousEdges {NONE}
	add_instantiation_interface_port clk_reset clk_reset_reset reset 1 STD_LOGIC Input
	add_instantiation_interface master_reset reset OUTPUT
	set_instantiation_interface_parameter_value master_reset associatedClock {}
	set_instantiation_interface_parameter_value master_reset associatedDirectReset {}
	set_instantiation_interface_parameter_value master_reset associatedResetSinks {none}
	set_instantiation_interface_parameter_value master_reset synchronousEdges {NONE}
	add_instantiation_interface_port master_reset master_reset_reset reset 1 STD_LOGIC Output
	add_instantiation_interface master avalon OUTPUT
	set_instantiation_interface_parameter_value master adaptsTo {}
	set_instantiation_interface_parameter_value master addressGroup {0}
	set_instantiation_interface_parameter_value master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value master associatedClock {clk}
	set_instantiation_interface_parameter_value master associatedReset {clk_reset}
	set_instantiation_interface_parameter_value master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value master burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value master dBSBigEndian {false}
	set_instantiation_interface_parameter_value master doStreamReads {false}
	set_instantiation_interface_parameter_value master doStreamWrites {false}
	set_instantiation_interface_parameter_value master holdTime {0}
	set_instantiation_interface_parameter_value master interleaveBursts {false}
	set_instantiation_interface_parameter_value master isAsynchronous {false}
	set_instantiation_interface_parameter_value master isBigEndian {false}
	set_instantiation_interface_parameter_value master isReadable {false}
	set_instantiation_interface_parameter_value master isWriteable {false}
	set_instantiation_interface_parameter_value master linewrapBursts {false}
	set_instantiation_interface_parameter_value master maxAddressWidth {32}
	set_instantiation_interface_parameter_value master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value master maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value master minimumReadLatency {1}
	set_instantiation_interface_parameter_value master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value master prSafe {false}
	set_instantiation_interface_parameter_value master readLatency {0}
	set_instantiation_interface_parameter_value master readWaitTime {1}
	set_instantiation_interface_parameter_value master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value master setupTime {0}
	set_instantiation_interface_parameter_value master timingUnits {Cycles}
	set_instantiation_interface_parameter_value master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value master writeWaitTime {0}
	set_instantiation_interface_assignment_value master debug.controlledBy {in_stream}
	set_instantiation_interface_assignment_value master debug.providesServices {master}
	set_instantiation_interface_assignment_value master debug.typeName {altera_jtag_avalon_master.master}
	set_instantiation_interface_assignment_value master debug.visible {true}
	add_instantiation_interface_port master master_address address 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port master master_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port master master_read read 1 STD_LOGIC Output
	add_instantiation_interface_port master master_write write 1 STD_LOGIC Output
	add_instantiation_interface_port master master_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port master master_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port master master_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port master master_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component fpga_m2ocm_pb ip/qsys_top/fpga_m2ocm_pb.ip altera_avalon_mm_bridge altera_avalon_mm_bridge_inst 20.0.1
	load_component fpga_m2ocm_pb
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {18}
	set_component_parameter_value DATA_WIDTH {128}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {4}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {0}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation fpga_m2ocm_pb
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {262144}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {4}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 18 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 18 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component hps_m ip/subsys_jtg_mst/hps_m.ip altera_jtag_avalon_master altera_jtag_avalon_master_inst 19.1
	load_component hps_m
	set_component_parameter_value FAST_VER {0}
	set_component_parameter_value FIFO_DEPTHS {2}
	set_component_parameter_value PLI_PORT {50000}
	set_component_parameter_value USE_PLI {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation hps_m
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value debug.hostConnection {type jtag id 110:132}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk_clk clk 1 STD_LOGIC Input
	add_instantiation_interface clk_reset reset INPUT
	set_instantiation_interface_parameter_value clk_reset associatedClock {}
	set_instantiation_interface_parameter_value clk_reset synchronousEdges {NONE}
	add_instantiation_interface_port clk_reset clk_reset_reset reset 1 STD_LOGIC Input
	add_instantiation_interface master_reset reset OUTPUT
	set_instantiation_interface_parameter_value master_reset associatedClock {}
	set_instantiation_interface_parameter_value master_reset associatedDirectReset {}
	set_instantiation_interface_parameter_value master_reset associatedResetSinks {none}
	set_instantiation_interface_parameter_value master_reset synchronousEdges {NONE}
	add_instantiation_interface_port master_reset master_reset_reset reset 1 STD_LOGIC Output
	add_instantiation_interface master avalon OUTPUT
	set_instantiation_interface_parameter_value master adaptsTo {}
	set_instantiation_interface_parameter_value master addressGroup {0}
	set_instantiation_interface_parameter_value master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value master associatedClock {clk}
	set_instantiation_interface_parameter_value master associatedReset {clk_reset}
	set_instantiation_interface_parameter_value master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value master burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value master dBSBigEndian {false}
	set_instantiation_interface_parameter_value master doStreamReads {false}
	set_instantiation_interface_parameter_value master doStreamWrites {false}
	set_instantiation_interface_parameter_value master holdTime {0}
	set_instantiation_interface_parameter_value master interleaveBursts {false}
	set_instantiation_interface_parameter_value master isAsynchronous {false}
	set_instantiation_interface_parameter_value master isBigEndian {false}
	set_instantiation_interface_parameter_value master isReadable {false}
	set_instantiation_interface_parameter_value master isWriteable {false}
	set_instantiation_interface_parameter_value master linewrapBursts {false}
	set_instantiation_interface_parameter_value master maxAddressWidth {32}
	set_instantiation_interface_parameter_value master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value master maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value master minimumReadLatency {1}
	set_instantiation_interface_parameter_value master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value master prSafe {false}
	set_instantiation_interface_parameter_value master readLatency {0}
	set_instantiation_interface_parameter_value master readWaitTime {1}
	set_instantiation_interface_parameter_value master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value master setupTime {0}
	set_instantiation_interface_parameter_value master timingUnits {Cycles}
	set_instantiation_interface_parameter_value master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value master writeWaitTime {0}
	set_instantiation_interface_assignment_value master debug.controlledBy {in_stream}
	set_instantiation_interface_assignment_value master debug.providesServices {master}
	set_instantiation_interface_assignment_value master debug.typeName {altera_jtag_avalon_master.master}
	set_instantiation_interface_assignment_value master debug.visible {true}
	add_instantiation_interface_port master master_address address 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port master master_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port master master_read read 1 STD_LOGIC Output
	add_instantiation_interface_port master master_write write 1 STD_LOGIC Output
	add_instantiation_interface_port master master_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port master master_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port master master_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port master master_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component jtag_clk ip/subsys_jtg_mst/jtag_clk.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component jtag_clk
	set_component_parameter_value EXPLICIT_CLOCK_RATE {100000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation jtag_clk
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {100000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {100000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component jtag_rst_in ip/subsys_jtg_mst/jtag_rst_in.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component jtag_rst_in
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation jtag_rst_in
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection jtag_clk.out_clk/fpga_m.clk
	set_connection_parameter_value jtag_clk.out_clk/fpga_m.clk clockDomainSysInfo {-1}
	set_connection_parameter_value jtag_clk.out_clk/fpga_m.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value jtag_clk.out_clk/fpga_m.clk clockResetSysInfo {}
	set_connection_parameter_value jtag_clk.out_clk/fpga_m.clk resetDomainSysInfo {-1}
	add_connection jtag_clk.out_clk/fpga_m2ocm_pb.clk
	set_connection_parameter_value jtag_clk.out_clk/fpga_m2ocm_pb.clk clockDomainSysInfo {-1}
	set_connection_parameter_value jtag_clk.out_clk/fpga_m2ocm_pb.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value jtag_clk.out_clk/fpga_m2ocm_pb.clk clockResetSysInfo {}
	set_connection_parameter_value jtag_clk.out_clk/fpga_m2ocm_pb.clk resetDomainSysInfo {-1}
	add_connection jtag_clk.out_clk/hps_m.clk
	set_connection_parameter_value jtag_clk.out_clk/hps_m.clk clockDomainSysInfo {-1}
	set_connection_parameter_value jtag_clk.out_clk/hps_m.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value jtag_clk.out_clk/hps_m.clk clockResetSysInfo {}
	set_connection_parameter_value jtag_clk.out_clk/hps_m.clk resetDomainSysInfo {-1}
	add_connection jtag_clk.out_clk/jtag_rst_in.clk
	set_connection_parameter_value jtag_clk.out_clk/jtag_rst_in.clk clockDomainSysInfo {-1}
	set_connection_parameter_value jtag_clk.out_clk/jtag_rst_in.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value jtag_clk.out_clk/jtag_rst_in.clk clockResetSysInfo {}
	set_connection_parameter_value jtag_clk.out_clk/jtag_rst_in.clk resetDomainSysInfo {-1}
	add_connection jtag_rst_in.out_reset/fpga_m.clk_reset
	set_connection_parameter_value jtag_rst_in.out_reset/fpga_m.clk_reset clockDomainSysInfo {-1}
	set_connection_parameter_value jtag_rst_in.out_reset/fpga_m.clk_reset clockResetSysInfo {}
	set_connection_parameter_value jtag_rst_in.out_reset/fpga_m.clk_reset resetDomainSysInfo {-1}
	add_connection jtag_rst_in.out_reset/fpga_m2ocm_pb.reset
	set_connection_parameter_value jtag_rst_in.out_reset/fpga_m2ocm_pb.reset clockDomainSysInfo {-1}
	set_connection_parameter_value jtag_rst_in.out_reset/fpga_m2ocm_pb.reset clockResetSysInfo {}
	set_connection_parameter_value jtag_rst_in.out_reset/fpga_m2ocm_pb.reset resetDomainSysInfo {-1}
	add_connection jtag_rst_in.out_reset/hps_m.clk_reset
	set_connection_parameter_value jtag_rst_in.out_reset/hps_m.clk_reset clockDomainSysInfo {-1}
	set_connection_parameter_value jtag_rst_in.out_reset/hps_m.clk_reset clockResetSysInfo {}
	set_connection_parameter_value jtag_rst_in.out_reset/hps_m.clk_reset resetDomainSysInfo {-1}

	# add the exports
	set_interface_property fpga_m_master EXPORT_OF fpga_m.master
	set_interface_property fpga_m2ocm_pb_s0 EXPORT_OF fpga_m2ocm_pb.s0
	set_interface_property fpga_m2ocm_pb_m0 EXPORT_OF fpga_m2ocm_pb.m0
	set_interface_property hps_m_master EXPORT_OF hps_m.master
	set_interface_property clk EXPORT_OF jtag_clk.in_clk
	set_interface_property reset EXPORT_OF jtag_rst_in.in_reset

	# set values for exposed HDL parameters

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="fpga_m">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="fpga_m2ocm_pb">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="hps_m">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="jtag_clk">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="jtag_rst_in">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {subsys_jtg_mst.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {subsys_jtg_mst}

	# save the system
	sync_sysinfo_parameters
	save_system subsys_jtg_mst
}

# create the system "master_tod_subsys"
proc do_create_master_tod_subsys {} {
	# create the system
	create_system master_tod_subsys
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component master_tod_top_0 ip/qsys_top/master_tod_top_0.ip eth_f_ptp_mtod_top master_tod_top_0 1.0
	load_component master_tod_top_0
	set_component_parameter_value MASTER_PPS_CYCLE {2}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation master_tod_top_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface csr avalon INPUT
	set_instantiation_interface_parameter_value csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value csr addressGroup {0}
	set_instantiation_interface_parameter_value csr addressSpan {64}
	set_instantiation_interface_parameter_value csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value csr associatedClock {i_clk_reconfig}
	set_instantiation_interface_parameter_value csr associatedReset {i_reconfig_rst_n}
	set_instantiation_interface_parameter_value csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value csr bridgesToMaster {}
	set_instantiation_interface_parameter_value csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value csr dfhGroupId {0}
	set_instantiation_interface_parameter_value csr dfhParameterData {}
	set_instantiation_interface_parameter_value csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value csr dfhParameterId {}
	set_instantiation_interface_parameter_value csr dfhParameterName {}
	set_instantiation_interface_parameter_value csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value csr holdTime {0}
	set_instantiation_interface_parameter_value csr interleaveBursts {false}
	set_instantiation_interface_parameter_value csr isBigEndian {false}
	set_instantiation_interface_parameter_value csr isFlash {false}
	set_instantiation_interface_parameter_value csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value csr linewrapBursts {false}
	set_instantiation_interface_parameter_value csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value csr prSafe {false}
	set_instantiation_interface_parameter_value csr printableDevice {false}
	set_instantiation_interface_parameter_value csr readLatency {0}
	set_instantiation_interface_parameter_value csr readWaitStates {1}
	set_instantiation_interface_parameter_value csr readWaitTime {1}
	set_instantiation_interface_parameter_value csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value csr setupTime {0}
	set_instantiation_interface_parameter_value csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value csr transparentBridge {false}
	set_instantiation_interface_parameter_value csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value csr writeLatency {0}
	set_instantiation_interface_parameter_value csr writeWaitStates {0}
	set_instantiation_interface_parameter_value csr writeWaitTime {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value csr address_map {<address-map><slave name='csr' start='0x0' end='0x40' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value csr address_width {6}
	set_instantiation_interface_sysinfo_parameter_value csr max_slave_data_width {32}
	add_instantiation_interface_port csr i_csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port csr i_csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port csr i_csr_read read 1 STD_LOGIC Input
	add_instantiation_interface_port csr o_csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port csr o_csr_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port csr i_csr_addr address 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface i_clk_reconfig clock INPUT
	set_instantiation_interface_parameter_value i_clk_reconfig clockRate {0}
	set_instantiation_interface_parameter_value i_clk_reconfig externallyDriven {false}
	set_instantiation_interface_parameter_value i_clk_reconfig ptfSchematicName {}
	add_instantiation_interface_port i_clk_reconfig i_clk_reconfig clk 1 STD_LOGIC Input
	add_instantiation_interface i_clk_tod clock INPUT
	set_instantiation_interface_parameter_value i_clk_tod clockRate {0}
	set_instantiation_interface_parameter_value i_clk_tod externallyDriven {false}
	set_instantiation_interface_parameter_value i_clk_tod ptfSchematicName {}
	add_instantiation_interface_port i_clk_tod i_clk_tod clk 1 STD_LOGIC Input
	add_instantiation_interface i_reconfig_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_reconfig_rst_n associatedClock {i_clk_reconfig}
	set_instantiation_interface_parameter_value i_reconfig_rst_n synchronousEdges {BOTH}
	add_instantiation_interface_port i_reconfig_rst_n i_reconfig_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface i_tod_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_tod_rst_n associatedClock {i_clk_tod}
	set_instantiation_interface_parameter_value i_tod_rst_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port i_tod_rst_n i_tod_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface avst_tod_load_data conduit INPUT
	set_instantiation_interface_parameter_value avst_tod_load_data associatedClock {i_clk_tod}
	set_instantiation_interface_parameter_value avst_tod_load_data associatedReset {i_tod_rst_n}
	set_instantiation_interface_parameter_value avst_tod_load_data prSafe {false}
	add_instantiation_interface_port avst_tod_load_data i_tod_96b_load_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tod_load_data i_tod_96b_load_data data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface pulse_per_second conduit INPUT
	set_instantiation_interface_parameter_value pulse_per_second associatedClock {}
	set_instantiation_interface_parameter_value pulse_per_second associatedReset {}
	set_instantiation_interface_parameter_value pulse_per_second prSafe {false}
	add_instantiation_interface_port pulse_per_second o_pps pps 1 STD_LOGIC Output
	add_instantiation_interface avst_tod_data conduit INPUT
	set_instantiation_interface_parameter_value avst_tod_data associatedClock {}
	set_instantiation_interface_parameter_value avst_tod_data associatedReset {}
	set_instantiation_interface_parameter_value avst_tod_data prSafe {false}
	add_instantiation_interface_port avst_tod_data o_tod_96b_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port avst_tod_data o_tod_96b_data data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface i_upstr_pll conduit INPUT
	set_instantiation_interface_parameter_value i_upstr_pll associatedClock {}
	set_instantiation_interface_parameter_value i_upstr_pll associatedReset {}
	set_instantiation_interface_parameter_value i_upstr_pll prSafe {false}
	add_instantiation_interface_port i_upstr_pll i_upstr_pll_lock lock 1 STD_LOGIC Input
	save_instantiation
	add_component mtod_subsys_clk100 ip/master_tod_subsys/mtod_subsys_clk100.ip altera_clock_bridge mtod_subsys_clk100 19.2.0
	load_component mtod_subsys_clk100
	set_component_parameter_value EXPLICIT_CLOCK_RATE {100000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation mtod_subsys_clk100
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {100000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {100000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component mtod_subsys_pps_load_tod_0 ip/master_tod_subsys/mtod_subsys_pps_load_tod_0.ip pps_load_tod mtod_subsys_pps_load_tod_0 1.0
	load_component mtod_subsys_pps_load_tod_0
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation mtod_subsys_pps_load_tod_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface period_clock clock INPUT
	set_instantiation_interface_parameter_value period_clock clockRate {0}
	set_instantiation_interface_parameter_value period_clock externallyDriven {false}
	set_instantiation_interface_parameter_value period_clock ptfSchematicName {}
	add_instantiation_interface_port period_clock period_clock clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {period_clock}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface csr_clock clock INPUT
	set_instantiation_interface_parameter_value csr_clock clockRate {0}
	set_instantiation_interface_parameter_value csr_clock externallyDriven {false}
	set_instantiation_interface_parameter_value csr_clock ptfSchematicName {}
	add_instantiation_interface_port csr_clock csr_clock clk 1 STD_LOGIC Input
	add_instantiation_interface csr_reset reset INPUT
	set_instantiation_interface_parameter_value csr_reset associatedClock {period_clock}
	set_instantiation_interface_parameter_value csr_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port csr_reset csr_reset reset 1 STD_LOGIC Input
	add_instantiation_interface csr avalon INPUT
	set_instantiation_interface_parameter_value csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value csr addressGroup {0}
	set_instantiation_interface_parameter_value csr addressSpan {256}
	set_instantiation_interface_parameter_value csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value csr associatedClock {csr_clock}
	set_instantiation_interface_parameter_value csr associatedReset {csr_reset}
	set_instantiation_interface_parameter_value csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value csr bridgesToMaster {}
	set_instantiation_interface_parameter_value csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value csr dfhGroupId {0}
	set_instantiation_interface_parameter_value csr dfhParameterData {}
	set_instantiation_interface_parameter_value csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value csr dfhParameterId {}
	set_instantiation_interface_parameter_value csr dfhParameterName {}
	set_instantiation_interface_parameter_value csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value csr holdTime {0}
	set_instantiation_interface_parameter_value csr interleaveBursts {false}
	set_instantiation_interface_parameter_value csr isBigEndian {false}
	set_instantiation_interface_parameter_value csr isFlash {false}
	set_instantiation_interface_parameter_value csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value csr linewrapBursts {false}
	set_instantiation_interface_parameter_value csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value csr prSafe {false}
	set_instantiation_interface_parameter_value csr printableDevice {false}
	set_instantiation_interface_parameter_value csr readLatency {1}
	set_instantiation_interface_parameter_value csr readWaitStates {1}
	set_instantiation_interface_parameter_value csr readWaitTime {1}
	set_instantiation_interface_parameter_value csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value csr setupTime {0}
	set_instantiation_interface_parameter_value csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value csr transparentBridge {false}
	set_instantiation_interface_parameter_value csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value csr writeLatency {0}
	set_instantiation_interface_parameter_value csr writeWaitStates {0}
	set_instantiation_interface_parameter_value csr writeWaitTime {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value csr address_map {<address-map><slave name='csr' start='0x0' end='0x100' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value csr address_width {8}
	set_instantiation_interface_sysinfo_parameter_value csr max_slave_data_width {32}
	add_instantiation_interface_port csr csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port csr csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port csr csr_read read 1 STD_LOGIC Input
	add_instantiation_interface_port csr csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port csr csr_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port csr csr_address address 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface pps_interface conduit INPUT
	set_instantiation_interface_parameter_value pps_interface associatedClock {period_clock}
	set_instantiation_interface_parameter_value pps_interface associatedReset {reset}
	set_instantiation_interface_parameter_value pps_interface prSafe {false}
	add_instantiation_interface_port pps_interface pps_pulse_per_second pulse_per_second 1 STD_LOGIC Input
	add_instantiation_interface time_of_day_96b conduit INPUT
	set_instantiation_interface_parameter_value time_of_day_96b associatedClock {}
	set_instantiation_interface_parameter_value time_of_day_96b associatedReset {}
	set_instantiation_interface_parameter_value time_of_day_96b prSafe {false}
	add_instantiation_interface_port time_of_day_96b time_of_day_96b data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface time_of_data_96b_load conduit INPUT
	set_instantiation_interface_parameter_value time_of_data_96b_load associatedClock {}
	set_instantiation_interface_parameter_value time_of_data_96b_load associatedReset {}
	set_instantiation_interface_parameter_value time_of_data_96b_load prSafe {false}
	add_instantiation_interface_port time_of_data_96b_load time_of_data_96b_load_data data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port time_of_data_96b_load time_of_data_96b_load_valid valid 1 STD_LOGIC Output
	add_instantiation_interface pps_irq interrupt INPUT
	set_instantiation_interface_parameter_value pps_irq associatedAddressablePoint {csr}
	set_instantiation_interface_parameter_value pps_irq associatedClock {csr_clock}
	set_instantiation_interface_parameter_value pps_irq associatedReset {}
	set_instantiation_interface_parameter_value pps_irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value pps_irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value pps_irq irqScheme {NONE}
	add_instantiation_interface_port pps_irq pps_irq irq 1 STD_LOGIC Output
	save_instantiation
	add_component mtod_subsys_rstn ip/master_tod_subsys/mtod_subsys_rstn.ip altera_reset_bridge mtod_subsys_rstn 19.2.0
	load_component mtod_subsys_rstn
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation mtod_subsys_rstn
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component tod_sync_interface_adapter_0_0 ip/master_tod_subsys/master_tod_subsys_tod_sync_interface_adapter_0_0.ip tod_sync_interface_adapter_0 tod_sync_interface_adapter_0_0 1.0
	load_component tod_sync_interface_adapter_0_0
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tod_sync_interface_adapter_0_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface time_of_day_96b conduit INPUT
	set_instantiation_interface_parameter_value time_of_day_96b associatedClock {}
	set_instantiation_interface_parameter_value time_of_day_96b associatedReset {}
	set_instantiation_interface_parameter_value time_of_day_96b prSafe {false}
	add_instantiation_interface_port time_of_day_96b time_of_day_96b data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port time_of_day_96b valid valid 1 STD_LOGIC Input
	add_instantiation_interface tx0_start_tod_sync conduit INPUT
	set_instantiation_interface_parameter_value tx0_start_tod_sync associatedClock {}
	set_instantiation_interface_parameter_value tx0_start_tod_sync associatedReset {}
	set_instantiation_interface_parameter_value tx0_start_tod_sync prSafe {false}
	add_instantiation_interface_port tx0_start_tod_sync tx0_start_tod_sync data 1 STD_LOGIC Output
	add_instantiation_interface tx0_tod_master_data conduit INPUT
	set_instantiation_interface_parameter_value tx0_tod_master_data associatedClock {}
	set_instantiation_interface_parameter_value tx0_tod_master_data associatedReset {}
	set_instantiation_interface_parameter_value tx0_tod_master_data prSafe {false}
	add_instantiation_interface_port tx0_tod_master_data tx0_tod_master_data data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port tx0_tod_master_data valid_0 valid 1 STD_LOGIC Output
	add_instantiation_interface tx1_start_tod_sync conduit INPUT
	set_instantiation_interface_parameter_value tx1_start_tod_sync associatedClock {}
	set_instantiation_interface_parameter_value tx1_start_tod_sync associatedReset {}
	set_instantiation_interface_parameter_value tx1_start_tod_sync prSafe {false}
	add_instantiation_interface_port tx1_start_tod_sync tx1_start_tod_sync data 1 STD_LOGIC Output
	add_instantiation_interface tx1_tod_master_data conduit INPUT
	set_instantiation_interface_parameter_value tx1_tod_master_data associatedClock {}
	set_instantiation_interface_parameter_value tx1_tod_master_data associatedReset {}
	set_instantiation_interface_parameter_value tx1_tod_master_data prSafe {false}
	add_instantiation_interface_port tx1_tod_master_data tx1_tod_master_data data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface tx2_start_tod_sync conduit INPUT
	set_instantiation_interface_parameter_value tx2_start_tod_sync associatedClock {}
	set_instantiation_interface_parameter_value tx2_start_tod_sync associatedReset {}
	set_instantiation_interface_parameter_value tx2_start_tod_sync prSafe {false}
	add_instantiation_interface_port tx2_start_tod_sync tx2_start_tod_sync data 1 STD_LOGIC Output
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset_sink reset INPUT
	set_instantiation_interface_parameter_value reset_sink associatedClock {clock}
	set_instantiation_interface_parameter_value reset_sink synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_sink rst_n reset_n 1 STD_LOGIC Input
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection mtod_subsys_clk100.out_clk/master_tod_top_0.i_clk_reconfig
	set_connection_parameter_value mtod_subsys_clk100.out_clk/master_tod_top_0.i_clk_reconfig clockDomainSysInfo {-1}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/master_tod_top_0.i_clk_reconfig clockRateSysInfo {100000000.0}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/master_tod_top_0.i_clk_reconfig clockResetSysInfo {}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/master_tod_top_0.i_clk_reconfig resetDomainSysInfo {-1}
	add_connection mtod_subsys_clk100.out_clk/mtod_subsys_pps_load_tod_0.csr_clock
	set_connection_parameter_value mtod_subsys_clk100.out_clk/mtod_subsys_pps_load_tod_0.csr_clock clockDomainSysInfo {-1}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/mtod_subsys_pps_load_tod_0.csr_clock clockRateSysInfo {100000000.0}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/mtod_subsys_pps_load_tod_0.csr_clock clockResetSysInfo {}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/mtod_subsys_pps_load_tod_0.csr_clock resetDomainSysInfo {-1}
	add_connection mtod_subsys_clk100.out_clk/mtod_subsys_rstn.clk
	set_connection_parameter_value mtod_subsys_clk100.out_clk/mtod_subsys_rstn.clk clockDomainSysInfo {-1}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/mtod_subsys_rstn.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/mtod_subsys_rstn.clk clockResetSysInfo {}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/mtod_subsys_rstn.clk resetDomainSysInfo {-1}
	add_connection mtod_subsys_clk100.out_clk/tod_sync_interface_adapter_0_0.clock
	set_connection_parameter_value mtod_subsys_clk100.out_clk/tod_sync_interface_adapter_0_0.clock clockDomainSysInfo {-1}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/tod_sync_interface_adapter_0_0.clock clockRateSysInfo {100000000.0}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/tod_sync_interface_adapter_0_0.clock clockResetSysInfo {}
	set_connection_parameter_value mtod_subsys_clk100.out_clk/tod_sync_interface_adapter_0_0.clock resetDomainSysInfo {-1}
	add_connection mtod_subsys_pps_load_tod_0.time_of_data_96b_load/master_tod_top_0.avst_tod_load_data
	set_connection_parameter_value mtod_subsys_pps_load_tod_0.time_of_data_96b_load/master_tod_top_0.avst_tod_load_data endPort {}
	set_connection_parameter_value mtod_subsys_pps_load_tod_0.time_of_data_96b_load/master_tod_top_0.avst_tod_load_data endPortLSB {0}
	set_connection_parameter_value mtod_subsys_pps_load_tod_0.time_of_data_96b_load/master_tod_top_0.avst_tod_load_data startPort {}
	set_connection_parameter_value mtod_subsys_pps_load_tod_0.time_of_data_96b_load/master_tod_top_0.avst_tod_load_data startPortLSB {0}
	set_connection_parameter_value mtod_subsys_pps_load_tod_0.time_of_data_96b_load/master_tod_top_0.avst_tod_load_data width {0}
	add_connection mtod_subsys_rstn.out_reset/tod_sync_interface_adapter_0_0.reset_sink
	set_connection_parameter_value mtod_subsys_rstn.out_reset/tod_sync_interface_adapter_0_0.reset_sink clockDomainSysInfo {-1}
	set_connection_parameter_value mtod_subsys_rstn.out_reset/tod_sync_interface_adapter_0_0.reset_sink clockResetSysInfo {}
	set_connection_parameter_value mtod_subsys_rstn.out_reset/tod_sync_interface_adapter_0_0.reset_sink resetDomainSysInfo {-1}
	add_connection tod_sync_interface_adapter_0_0.time_of_day_96b/master_tod_top_0.avst_tod_data
	set_connection_parameter_value tod_sync_interface_adapter_0_0.time_of_day_96b/master_tod_top_0.avst_tod_data endPort {}
	set_connection_parameter_value tod_sync_interface_adapter_0_0.time_of_day_96b/master_tod_top_0.avst_tod_data endPortLSB {0}
	set_connection_parameter_value tod_sync_interface_adapter_0_0.time_of_day_96b/master_tod_top_0.avst_tod_data startPort {}
	set_connection_parameter_value tod_sync_interface_adapter_0_0.time_of_day_96b/master_tod_top_0.avst_tod_data startPortLSB {0}
	set_connection_parameter_value tod_sync_interface_adapter_0_0.time_of_day_96b/master_tod_top_0.avst_tod_data width {0}

	# add the exports
	set_interface_property master_tod_top_0_csr EXPORT_OF master_tod_top_0.csr
	set_interface_property master_tod_top_0_i_clk_tod EXPORT_OF master_tod_top_0.i_clk_tod
	set_interface_property master_tod_top_0_i_reconfig_rst_n EXPORT_OF master_tod_top_0.i_reconfig_rst_n
	set_interface_property master_tod_top_0_i_tod_rst_n EXPORT_OF master_tod_top_0.i_tod_rst_n
	set_interface_property master_tod_top_0_pulse_per_second EXPORT_OF master_tod_top_0.pulse_per_second
	set_interface_property master_tod_top_0_i_upstr_pll EXPORT_OF master_tod_top_0.i_upstr_pll
	set_interface_property mtod_subsys_clk100_in_clk EXPORT_OF mtod_subsys_clk100.in_clk
	set_interface_property mtod_subsys_pps_load_tod_0_period_clock EXPORT_OF mtod_subsys_pps_load_tod_0.period_clock
	set_interface_property mtod_subsys_pps_load_tod_0_reset EXPORT_OF mtod_subsys_pps_load_tod_0.reset
	set_interface_property mtod_subsys_pps_load_tod_0_csr_reset EXPORT_OF mtod_subsys_pps_load_tod_0.csr_reset
	set_interface_property mtod_subsys_pps_load_tod_0_csr EXPORT_OF mtod_subsys_pps_load_tod_0.csr
	set_interface_property mtod_subsys_pps_load_tod_0_pps_interface EXPORT_OF mtod_subsys_pps_load_tod_0.pps_interface
	set_interface_property mtod_subsys_pps_load_tod_0_time_of_day_96b EXPORT_OF mtod_subsys_pps_load_tod_0.time_of_day_96b
	set_interface_property mtod_subsys_pps_load_tod_0_pps_irq EXPORT_OF mtod_subsys_pps_load_tod_0.pps_irq
	set_interface_property mtod_subsys_rstn_in_reset EXPORT_OF mtod_subsys_rstn.in_reset
	set_interface_property tod_sync_interface_adapter_0_0_tx0_tod_master_data EXPORT_OF tod_sync_interface_adapter_0_0.tx0_tod_master_data
	set_interface_property tod_sync_interface_adapter_0_0_tx1_tod_master_data EXPORT_OF tod_sync_interface_adapter_0_0.tx1_tod_master_data

	# set values for exposed HDL parameters

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="master_tod_top_0">
  <datum __value="_sortIndex" value="2" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="mtod_subsys_clk100">
  <datum __value="_sortIndex" value="0" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="mtod_subsys_pps_load_tod_0">
  <datum __value="_sortIndex" value="3" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="mtod_subsys_rstn">
  <datum __value="_sortIndex" value="1" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="tod_sync_interface_adapter_0_0">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {master_tod_subsys.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {master_tod_subsys}

	# save the system
	sync_sysinfo_parameters
	save_system master_tod_subsys
}

# create the system "subsys_niosv"
proc do_create_subsys_niosv {} {
	# create the system
	create_system subsys_niosv
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component cpu ip/subsys_niosv/cpu.ip intel_niosv_m intel_niosv_m_inst 23.0.0
	load_component cpu
	set_component_parameter_value atomicEn {1}
	set_component_parameter_value enableDebug {1}
	set_component_parameter_value enableDebugReset {0}
	set_component_parameter_value enableECCLite {0}
	set_component_parameter_value numGpr {32}
	set_component_parameter_value pipelineArch {1}
	set_component_parameter_value resetOffset {0}
	set_component_parameter_value resetSlave {Absolute}
	set_component_parameter_value useResetReq {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation cpu
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.CPU_FREQ {100000000u}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_ADDR_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.DCACHE_LINE_SIZE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DCACHE_LINE_SIZE_LOG2 {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DCACHE_SIZE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_CSR_SUPPORT {1}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_DEBUG_STUB {}
	set_instantiation_assignment_value embeddedsw.CMacro.ICACHE_LINE_SIZE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.ICACHE_LINE_SIZE_LOG2 {0}
	set_instantiation_assignment_value embeddedsw.CMacro.ICACHE_SIZE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.INST_ADDR_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.MTIME_OFFSET {0x00090000}
	set_instantiation_assignment_value embeddedsw.CMacro.NIOSV_CORE_VARIANT {1}
	set_instantiation_assignment_value embeddedsw.CMacro.NUM_GPR {32}
	set_instantiation_assignment_value embeddedsw.CMacro.RESET_ADDR {0x00000000}
	set_instantiation_assignment_value embeddedsw.CMacro.TICKS_PER_SEC {no_quote(NIOSV_INTERNAL_TIMER_TICKS_PER_SECOND)}
	set_instantiation_assignment_value embeddedsw.CMacro.TIMER_DEVICE_TYPE {2}
	set_instantiation_assignment_value embeddedsw.configuration.HDLSimCachesCleared {1}
	set_instantiation_assignment_value embeddedsw.configuration.cpuArchitecture {Abbotts Lake}
	set_instantiation_assignment_value embeddedsw.configuration.fpuEnabled {0}
	set_instantiation_assignment_value embeddedsw.configuration.hideDevice {1}
	set_instantiation_assignment_value embeddedsw.configuration.isTimerDevice {1}
	set_instantiation_assignment_value embeddedsw.configuration.numGpr {32}
	set_instantiation_assignment_value embeddedsw.configuration.resetOffset {0}
	set_instantiation_assignment_value embeddedsw.configuration.resetSlave {Absolute}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,reset-addr {0x00000000}
	set_instantiation_assignment_value embeddedsw.dts.params.clock-frequency {100000000u}
	set_instantiation_assignment_value embeddedsw.dts.params.dcache-line-size {0}
	set_instantiation_assignment_value embeddedsw.dts.params.dcache-size {0}
	set_instantiation_assignment_value embeddedsw.dts.params.icache-line-size {0}
	set_instantiation_assignment_value embeddedsw.dts.params.icache-size {0}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_reset reset 1 STD_LOGIC Input
	add_instantiation_interface platform_irq_rx interrupt OUTPUT
	set_instantiation_interface_parameter_value platform_irq_rx associatedAddressablePoint {}
	set_instantiation_interface_parameter_value platform_irq_rx associatedClock {clk}
	set_instantiation_interface_parameter_value platform_irq_rx associatedReset {reset}
	set_instantiation_interface_parameter_value platform_irq_rx irqMap {}
	set_instantiation_interface_parameter_value platform_irq_rx irqScheme {INDIVIDUAL_REQUESTS}
	add_instantiation_interface_port platform_irq_rx platform_irq_rx_irq irq 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface instruction_manager axi4lite OUTPUT
	set_instantiation_interface_parameter_value instruction_manager associatedClock {clk}
	set_instantiation_interface_parameter_value instruction_manager associatedReset {reset}
	set_instantiation_interface_parameter_value instruction_manager combinedIssuingCapability {8}
	set_instantiation_interface_parameter_value instruction_manager maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value instruction_manager maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value instruction_manager maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value instruction_manager poison {false}
	set_instantiation_interface_parameter_value instruction_manager readIssuingCapability {8}
	set_instantiation_interface_parameter_value instruction_manager traceSignals {false}
	set_instantiation_interface_parameter_value instruction_manager trustzoneAware {true}
	set_instantiation_interface_parameter_value instruction_manager uniqueIdSupport {false}
	set_instantiation_interface_parameter_value instruction_manager wakeupSignals {false}
	set_instantiation_interface_parameter_value instruction_manager writeIssuingCapability {1}
	add_instantiation_interface_port instruction_manager instruction_manager_awaddr awaddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_awprot awprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_awvalid awvalid 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_awready awready 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_wdata wdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_wstrb wstrb 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_wvalid wvalid 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_wready wready 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_bresp bresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port instruction_manager instruction_manager_bvalid bvalid 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_bready bready 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_araddr araddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_arprot arprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port instruction_manager instruction_manager_arvalid arvalid 1 STD_LOGIC Output
	add_instantiation_interface_port instruction_manager instruction_manager_arready arready 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_rdata rdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port instruction_manager instruction_manager_rresp rresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port instruction_manager instruction_manager_rvalid rvalid 1 STD_LOGIC Input
	add_instantiation_interface_port instruction_manager instruction_manager_rready rready 1 STD_LOGIC Output
	add_instantiation_interface data_manager axi4lite OUTPUT
	set_instantiation_interface_parameter_value data_manager associatedClock {clk}
	set_instantiation_interface_parameter_value data_manager associatedReset {reset}
	set_instantiation_interface_parameter_value data_manager combinedIssuingCapability {1}
	set_instantiation_interface_parameter_value data_manager maximumOutstandingReads {1}
	set_instantiation_interface_parameter_value data_manager maximumOutstandingTransactions {1}
	set_instantiation_interface_parameter_value data_manager maximumOutstandingWrites {1}
	set_instantiation_interface_parameter_value data_manager poison {false}
	set_instantiation_interface_parameter_value data_manager readIssuingCapability {1}
	set_instantiation_interface_parameter_value data_manager traceSignals {false}
	set_instantiation_interface_parameter_value data_manager trustzoneAware {true}
	set_instantiation_interface_parameter_value data_manager uniqueIdSupport {false}
	set_instantiation_interface_parameter_value data_manager wakeupSignals {false}
	set_instantiation_interface_parameter_value data_manager writeIssuingCapability {1}
	add_instantiation_interface_port data_manager data_manager_awaddr awaddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_awprot awprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_awvalid awvalid 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_awready awready 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_wdata wdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_wstrb wstrb 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_wvalid wvalid 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_wready wready 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_bresp bresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port data_manager data_manager_bvalid bvalid 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_bready bready 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_araddr araddr 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_arprot arprot 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port data_manager data_manager_arvalid arvalid 1 STD_LOGIC Output
	add_instantiation_interface_port data_manager data_manager_arready arready 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_rdata rdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port data_manager data_manager_rresp rresp 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port data_manager data_manager_rvalid rvalid 1 STD_LOGIC Input
	add_instantiation_interface_port data_manager data_manager_rready rready 1 STD_LOGIC Output
	add_instantiation_interface timer_sw_agent avalon INPUT
	set_instantiation_interface_parameter_value timer_sw_agent addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value timer_sw_agent addressGroup {0}
	set_instantiation_interface_parameter_value timer_sw_agent addressSpan {64}
	set_instantiation_interface_parameter_value timer_sw_agent addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value timer_sw_agent alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value timer_sw_agent associatedClock {clk}
	set_instantiation_interface_parameter_value timer_sw_agent associatedReset {reset}
	set_instantiation_interface_parameter_value timer_sw_agent bitsPerSymbol {8}
	set_instantiation_interface_parameter_value timer_sw_agent bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value timer_sw_agent bridgesToMaster {}
	set_instantiation_interface_parameter_value timer_sw_agent burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value timer_sw_agent burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value timer_sw_agent constantBurstBehavior {false}
	set_instantiation_interface_parameter_value timer_sw_agent dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value timer_sw_agent dfhFeatureId {35}
	set_instantiation_interface_parameter_value timer_sw_agent dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value timer_sw_agent dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value timer_sw_agent dfhGroupId {0}
	set_instantiation_interface_parameter_value timer_sw_agent dfhParameterData {}
	set_instantiation_interface_parameter_value timer_sw_agent dfhParameterDataLength {}
	set_instantiation_interface_parameter_value timer_sw_agent dfhParameterId {}
	set_instantiation_interface_parameter_value timer_sw_agent dfhParameterName {}
	set_instantiation_interface_parameter_value timer_sw_agent dfhParameterVersion {}
	set_instantiation_interface_parameter_value timer_sw_agent explicitAddressSpan {0}
	set_instantiation_interface_parameter_value timer_sw_agent holdTime {0}
	set_instantiation_interface_parameter_value timer_sw_agent interleaveBursts {false}
	set_instantiation_interface_parameter_value timer_sw_agent isBigEndian {false}
	set_instantiation_interface_parameter_value timer_sw_agent isFlash {false}
	set_instantiation_interface_parameter_value timer_sw_agent isMemoryDevice {false}
	set_instantiation_interface_parameter_value timer_sw_agent isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value timer_sw_agent linewrapBursts {false}
	set_instantiation_interface_parameter_value timer_sw_agent maximumPendingReadTransactions {2}
	set_instantiation_interface_parameter_value timer_sw_agent maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value timer_sw_agent minimumReadLatency {1}
	set_instantiation_interface_parameter_value timer_sw_agent minimumResponseLatency {1}
	set_instantiation_interface_parameter_value timer_sw_agent minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value timer_sw_agent prSafe {false}
	set_instantiation_interface_parameter_value timer_sw_agent printableDevice {false}
	set_instantiation_interface_parameter_value timer_sw_agent readLatency {0}
	set_instantiation_interface_parameter_value timer_sw_agent readWaitStates {1}
	set_instantiation_interface_parameter_value timer_sw_agent readWaitTime {1}
	set_instantiation_interface_parameter_value timer_sw_agent registerIncomingSignals {false}
	set_instantiation_interface_parameter_value timer_sw_agent registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value timer_sw_agent setupTime {0}
	set_instantiation_interface_parameter_value timer_sw_agent timingUnits {Cycles}
	set_instantiation_interface_parameter_value timer_sw_agent transparentBridge {false}
	set_instantiation_interface_parameter_value timer_sw_agent waitrequestAllowance {0}
	set_instantiation_interface_parameter_value timer_sw_agent wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value timer_sw_agent writeLatency {0}
	set_instantiation_interface_parameter_value timer_sw_agent writeWaitStates {0}
	set_instantiation_interface_parameter_value timer_sw_agent writeWaitTime {0}
	set_instantiation_interface_assignment_value timer_sw_agent embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value timer_sw_agent embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value timer_sw_agent embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value timer_sw_agent embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_assignment_value timer_sw_agent qsys.ui.connect {data_manager}
	set_instantiation_interface_sysinfo_parameter_value timer_sw_agent address_map {<address-map><slave name='timer_sw_agent' start='0x0' end='0x40' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value timer_sw_agent address_width {6}
	set_instantiation_interface_sysinfo_parameter_value timer_sw_agent max_slave_data_width {32}
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_write write 1 STD_LOGIC Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_address address 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_read read 1 STD_LOGIC Input
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port timer_sw_agent timer_sw_agent_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface dm_agent avalon INPUT
	set_instantiation_interface_parameter_value dm_agent addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value dm_agent addressGroup {0}
	set_instantiation_interface_parameter_value dm_agent addressSpan {65536}
	set_instantiation_interface_parameter_value dm_agent addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value dm_agent alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value dm_agent associatedClock {clk}
	set_instantiation_interface_parameter_value dm_agent associatedReset {reset}
	set_instantiation_interface_parameter_value dm_agent bitsPerSymbol {8}
	set_instantiation_interface_parameter_value dm_agent bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value dm_agent bridgesToMaster {}
	set_instantiation_interface_parameter_value dm_agent burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value dm_agent burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value dm_agent constantBurstBehavior {false}
	set_instantiation_interface_parameter_value dm_agent dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value dm_agent dfhFeatureId {35}
	set_instantiation_interface_parameter_value dm_agent dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value dm_agent dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value dm_agent dfhGroupId {0}
	set_instantiation_interface_parameter_value dm_agent dfhParameterData {}
	set_instantiation_interface_parameter_value dm_agent dfhParameterDataLength {}
	set_instantiation_interface_parameter_value dm_agent dfhParameterId {}
	set_instantiation_interface_parameter_value dm_agent dfhParameterName {}
	set_instantiation_interface_parameter_value dm_agent dfhParameterVersion {}
	set_instantiation_interface_parameter_value dm_agent explicitAddressSpan {0}
	set_instantiation_interface_parameter_value dm_agent holdTime {0}
	set_instantiation_interface_parameter_value dm_agent interleaveBursts {false}
	set_instantiation_interface_parameter_value dm_agent isBigEndian {false}
	set_instantiation_interface_parameter_value dm_agent isFlash {false}
	set_instantiation_interface_parameter_value dm_agent isMemoryDevice {false}
	set_instantiation_interface_parameter_value dm_agent isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value dm_agent linewrapBursts {false}
	set_instantiation_interface_parameter_value dm_agent maximumPendingReadTransactions {2}
	set_instantiation_interface_parameter_value dm_agent maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value dm_agent minimumReadLatency {1}
	set_instantiation_interface_parameter_value dm_agent minimumResponseLatency {1}
	set_instantiation_interface_parameter_value dm_agent minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value dm_agent prSafe {false}
	set_instantiation_interface_parameter_value dm_agent printableDevice {false}
	set_instantiation_interface_parameter_value dm_agent readLatency {0}
	set_instantiation_interface_parameter_value dm_agent readWaitStates {1}
	set_instantiation_interface_parameter_value dm_agent readWaitTime {1}
	set_instantiation_interface_parameter_value dm_agent registerIncomingSignals {false}
	set_instantiation_interface_parameter_value dm_agent registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value dm_agent setupTime {0}
	set_instantiation_interface_parameter_value dm_agent timingUnits {Cycles}
	set_instantiation_interface_parameter_value dm_agent transparentBridge {false}
	set_instantiation_interface_parameter_value dm_agent waitrequestAllowance {0}
	set_instantiation_interface_parameter_value dm_agent wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value dm_agent writeLatency {0}
	set_instantiation_interface_parameter_value dm_agent writeWaitStates {0}
	set_instantiation_interface_parameter_value dm_agent writeWaitTime {0}
	set_instantiation_interface_assignment_value dm_agent embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value dm_agent embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value dm_agent embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value dm_agent embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_assignment_value dm_agent qsys.ui.connect {instruction_manager,data_manager}
	set_instantiation_interface_sysinfo_parameter_value dm_agent address_map {<address-map><slave name='dm_agent' start='0x0' end='0x10000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value dm_agent address_width {16}
	set_instantiation_interface_sysinfo_parameter_value dm_agent max_slave_data_width {32}
	add_instantiation_interface_port dm_agent dm_agent_write write 1 STD_LOGIC Input
	add_instantiation_interface_port dm_agent dm_agent_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port dm_agent dm_agent_address address 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port dm_agent dm_agent_read read 1 STD_LOGIC Input
	add_instantiation_interface_port dm_agent dm_agent_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port dm_agent dm_agent_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port dm_agent dm_agent_waitrequest waitrequest 1 STD_LOGIC Output
	save_instantiation
	add_component jtag_uart ip/subsys_niosv/jtag_uart.ip altera_avalon_jtag_uart altera_avalon_jtag_uart_inst 19.2.3
	load_component jtag_uart
	set_component_parameter_value allowMultipleConnections {0}
	set_component_parameter_value hubInstanceID {0}
	set_component_parameter_value readBufferDepth {64}
	set_component_parameter_value readIRQThreshold {8}
	set_component_parameter_value simInputCharacterStream {}
	set_component_parameter_value simInteractiveOptions {NO_INTERACTIVE_WINDOWS}
	set_component_parameter_value useRegistersForReadBuffer {0}
	set_component_parameter_value useRegistersForWriteBuffer {0}
	set_component_parameter_value useRelativePathForSimFile {0}
	set_component_parameter_value writeBufferDepth {64}
	set_component_parameter_value writeIRQThreshold {8}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation jtag_uart
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.READ_DEPTH {64}
	set_instantiation_assignment_value embeddedsw.CMacro.READ_THRESHOLD {8}
	set_instantiation_assignment_value embeddedsw.CMacro.WRITE_DEPTH {64}
	set_instantiation_assignment_value embeddedsw.CMacro.WRITE_THRESHOLD {8}
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,juart-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {serial}
	set_instantiation_assignment_value embeddedsw.dts.name {juart}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface avalon_jtag_slave avalon INPUT
	set_instantiation_interface_parameter_value avalon_jtag_slave addressAlignment {NATIVE}
	set_instantiation_interface_parameter_value avalon_jtag_slave addressGroup {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave addressSpan {2}
	set_instantiation_interface_parameter_value avalon_jtag_slave addressUnits {WORDS}
	set_instantiation_interface_parameter_value avalon_jtag_slave alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave associatedClock {clk}
	set_instantiation_interface_parameter_value avalon_jtag_slave associatedReset {reset}
	set_instantiation_interface_parameter_value avalon_jtag_slave bitsPerSymbol {8}
	set_instantiation_interface_parameter_value avalon_jtag_slave bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave bridgesToMaster {}
	set_instantiation_interface_parameter_value avalon_jtag_slave burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value avalon_jtag_slave constantBurstBehavior {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhFeatureId {35}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhGroupId {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhParameterData {}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhParameterDataLength {}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhParameterId {}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhParameterName {}
	set_instantiation_interface_parameter_value avalon_jtag_slave dfhParameterVersion {}
	set_instantiation_interface_parameter_value avalon_jtag_slave explicitAddressSpan {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave holdTime {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave interleaveBursts {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave isBigEndian {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave isFlash {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave isMemoryDevice {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave linewrapBursts {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave minimumReadLatency {1}
	set_instantiation_interface_parameter_value avalon_jtag_slave minimumResponseLatency {1}
	set_instantiation_interface_parameter_value avalon_jtag_slave minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value avalon_jtag_slave prSafe {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave printableDevice {true}
	set_instantiation_interface_parameter_value avalon_jtag_slave readLatency {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave readWaitStates {1}
	set_instantiation_interface_parameter_value avalon_jtag_slave readWaitTime {1}
	set_instantiation_interface_parameter_value avalon_jtag_slave registerIncomingSignals {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave setupTime {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave timingUnits {Cycles}
	set_instantiation_interface_parameter_value avalon_jtag_slave transparentBridge {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave waitrequestAllowance {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value avalon_jtag_slave writeLatency {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave writeWaitStates {0}
	set_instantiation_interface_parameter_value avalon_jtag_slave writeWaitTime {0}
	set_instantiation_interface_assignment_value avalon_jtag_slave embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value avalon_jtag_slave embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value avalon_jtag_slave embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value avalon_jtag_slave embeddedsw.configuration.isPrintableDevice {1}
	set_instantiation_interface_sysinfo_parameter_value avalon_jtag_slave address_map {<address-map><slave name='avalon_jtag_slave' start='0x0' end='0x8' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value avalon_jtag_slave address_width {3}
	set_instantiation_interface_sysinfo_parameter_value avalon_jtag_slave max_slave_data_width {32}
	add_instantiation_interface_port avalon_jtag_slave av_chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port avalon_jtag_slave av_address address 1 STD_LOGIC Input
	add_instantiation_interface_port avalon_jtag_slave av_read_n read_n 1 STD_LOGIC Input
	add_instantiation_interface_port avalon_jtag_slave av_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avalon_jtag_slave av_write_n write_n 1 STD_LOGIC Input
	add_instantiation_interface_port avalon_jtag_slave av_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avalon_jtag_slave av_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface irq interrupt INPUT
	set_instantiation_interface_parameter_value irq associatedAddressablePoint {avalon_jtag_slave}
	set_instantiation_interface_parameter_value irq associatedClock {clk}
	set_instantiation_interface_parameter_value irq associatedReset {reset}
	set_instantiation_interface_parameter_value irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value irq irqScheme {NONE}
	add_instantiation_interface_port irq av_irq irq 1 STD_LOGIC Output
	save_instantiation
	add_component niosv_clk ip/subsys_niosv/niosv_clk.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component niosv_clk
	set_component_parameter_value EXPLICIT_CLOCK_RATE {100000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation niosv_clk
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {100000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {100000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component niosv_issp_reset_in ip/subsys_niosv/niosv_issp_reset_in.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component niosv_issp_reset_in
	set_component_parameter_value ACTIVE_LOW_RESET {0}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation niosv_issp_reset_in
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset reset 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset reset 1 STD_LOGIC Output
	save_instantiation
	add_component niosv_issp_reset_out ip/subsys_niosv/niosv_issp_reset_out.ip altera_in_system_sources_probes altera_in_system_sources_probes_inst 19.2.1
	load_component niosv_issp_reset_out
	set_component_parameter_value create_source_clock {1}
	set_component_parameter_value create_source_clock_enable {0}
	set_component_parameter_value gui_use_auto_index {1}
	set_component_parameter_value instance_id {NONE}
	set_component_parameter_value probe_width {0}
	set_component_parameter_value sld_instance_index {0}
	set_component_parameter_value source_initial_value {0}
	set_component_parameter_value source_width {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation niosv_issp_reset_out
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.dts.group {ignore}
	set_instantiation_assignment_value embeddedsw.dts.name {debug}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface sources conduit INPUT
	set_instantiation_interface_parameter_value sources associatedClock {source_clk}
	set_instantiation_interface_parameter_value sources associatedReset {}
	set_instantiation_interface_parameter_value sources prSafe {false}
	add_instantiation_interface_port sources source source 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface source_clk clock INPUT
	set_instantiation_interface_parameter_value source_clk clockRate {0}
	set_instantiation_interface_parameter_value source_clk externallyDriven {false}
	set_instantiation_interface_parameter_value source_clk ptfSchematicName {}
	add_instantiation_interface_port source_clk source_clk clk 1 STD_LOGIC Input
	save_instantiation
	add_component niosv_rst_in ip/subsys_niosv/niosv_rst_in.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component niosv_rst_in
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation niosv_rst_in
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component ram ip/subsys_niosv/ram.ip altera_avalon_onchip_memory2 altera_avalon_onchip_memory2_inst 19.3.8
	load_component ram
	set_component_parameter_value allowInSystemMemoryContentEditor {0}
	set_component_parameter_value blockType {AUTO}
	set_component_parameter_value copyInitFile {0}
	set_component_parameter_value dataWidth {32}
	set_component_parameter_value dataWidth2 {32}
	set_component_parameter_value dualPort {0}
	set_component_parameter_value ecc_enabled {0}
	set_component_parameter_value enPRInitMode {0}
	set_component_parameter_value enableDiffWidth {0}
	set_component_parameter_value initMemContent {1}
	set_component_parameter_value initializationFileName {ram.hex}
	set_component_parameter_value instanceID {NONE}
	set_component_parameter_value memorySize {262144.0}
	set_component_parameter_value readDuringWriteMode {DONT_CARE}
	set_component_parameter_value resetrequest_enabled {1}
	set_component_parameter_value simAllowMRAMContentsFile {0}
	set_component_parameter_value simMemInitOnlyFilename {0}
	set_component_parameter_value singleClockOperation {0}
	set_component_parameter_value slave1Latency {1}
	set_component_parameter_value slave2Latency {1}
	set_component_parameter_value useNonDefaultInitFile {0}
	set_component_parameter_value useShallowMemBlocks {0}
	set_component_parameter_value writable {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ram
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR {0}
	set_instantiation_assignment_value embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CONTENTS_INFO {""}
	set_instantiation_assignment_value embeddedsw.CMacro.DUAL_PORT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE {AUTO}
	set_instantiation_assignment_value embeddedsw.CMacro.INIT_CONTENTS_FILE {ram_altera_avalon_onchip_memory2_inst}
	set_instantiation_assignment_value embeddedsw.CMacro.INIT_MEM_CONTENT {1}
	set_instantiation_assignment_value embeddedsw.CMacro.INSTANCE_ID {NONE}
	set_instantiation_assignment_value embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED {0}
	set_instantiation_assignment_value embeddedsw.CMacro.RAM_BLOCK_TYPE {AUTO}
	set_instantiation_assignment_value embeddedsw.CMacro.READ_DURING_WRITE_MODE {DONT_CARE}
	set_instantiation_assignment_value embeddedsw.CMacro.SINGLE_CLOCK_OP {0}
	set_instantiation_assignment_value embeddedsw.CMacro.SIZE_MULTIPLE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.SIZE_VALUE {262144}
	set_instantiation_assignment_value embeddedsw.CMacro.WRITABLE {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR {SIM_DIR}
	set_instantiation_assignment_value embeddedsw.memoryInfo.GENERATE_DAT_SYM {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.GENERATE_HEX {1}
	set_instantiation_assignment_value embeddedsw.memoryInfo.HAS_BYTE_LANE {0}
	set_instantiation_assignment_value embeddedsw.memoryInfo.HEX_INSTALL_DIR {QPF_DIR}
	set_instantiation_assignment_value embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.memoryInfo.MEM_INIT_FILENAME {ram_altera_avalon_onchip_memory2_inst}
	set_instantiation_assignment_value postgeneration.simulation.init_file.param_name {INIT_FILE}
	set_instantiation_assignment_value postgeneration.simulation.init_file.type {MEM_INIT}
	add_instantiation_interface clk1 clock INPUT
	set_instantiation_interface_parameter_value clk1 clockRate {0}
	set_instantiation_interface_parameter_value clk1 externallyDriven {false}
	set_instantiation_interface_parameter_value clk1 ptfSchematicName {}
	add_instantiation_interface_port clk1 clk clk 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {262144}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk1}
	set_instantiation_interface_parameter_value s1 associatedReset {reset1}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhGroupId {0}
	set_instantiation_interface_parameter_value s1 dfhParameterData {}
	set_instantiation_interface_parameter_value s1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s1 dfhParameterId {}
	set_instantiation_interface_parameter_value s1 dfhParameterName {}
	set_instantiation_interface_parameter_value s1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {262144}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {true}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {1}
	set_instantiation_interface_parameter_value s1 readWaitStates {0}
	set_instantiation_interface_parameter_value s1 readWaitTime {0}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {1}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x40000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {18}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {32}
	add_instantiation_interface_port s1 address address 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 clken clken 1 STD_LOGIC Input
	add_instantiation_interface_port s1 chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port s1 write write 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s1 writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface reset1 reset INPUT
	set_instantiation_interface_parameter_value reset1 associatedClock {clk1}
	set_instantiation_interface_parameter_value reset1 synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset1 reset reset 1 STD_LOGIC Input
	add_instantiation_interface_port reset1 reset_req reset_req 1 STD_LOGIC Input
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection cpu.data_manager/cpu.dm_agent
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent addressMapSysInfo {<address-map><slave name='ram.s1' start='0x0' end='0x40000' datawidth='32' /><slave name='cpu.dm_agent' start='0x80000' end='0x90000' datawidth='32' /><slave name='cpu.timer_sw_agent' start='0x90000' end='0x90040' datawidth='32' /><slave name='jtag_uart.avalon_jtag_slave' start='0x90078' end='0x90080' datawidth='32' /></address-map>}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent addressWidthSysInfo {}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent arbitrationPriority {1}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent baseAddress {0x00080000}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent defaultConnection {0}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent domainAlias {}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.syncResets {TRUE}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.data_manager/cpu.dm_agent slaveDataWidthSysInfo {-1}
	add_connection cpu.data_manager/cpu.timer_sw_agent
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent addressMapSysInfo {<address-map><slave name='ram.s1' start='0x0' end='0x40000' datawidth='32' /><slave name='cpu.dm_agent' start='0x80000' end='0x90000' datawidth='32' /><slave name='cpu.timer_sw_agent' start='0x90000' end='0x90040' datawidth='32' /><slave name='jtag_uart.avalon_jtag_slave' start='0x90078' end='0x90080' datawidth='32' /></address-map>}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent addressWidthSysInfo {}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent arbitrationPriority {1}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent baseAddress {0x00090000}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent defaultConnection {0}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent domainAlias {}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.syncResets {TRUE}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.data_manager/cpu.timer_sw_agent slaveDataWidthSysInfo {-1}
	add_connection cpu.data_manager/jtag_uart.avalon_jtag_slave
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave addressMapSysInfo {<address-map><slave name='ram.s1' start='0x0' end='0x40000' datawidth='32' /><slave name='cpu.dm_agent' start='0x80000' end='0x90000' datawidth='32' /><slave name='cpu.timer_sw_agent' start='0x90000' end='0x90040' datawidth='32' /><slave name='jtag_uart.avalon_jtag_slave' start='0x90078' end='0x90080' datawidth='32' /></address-map>}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave addressWidthSysInfo {}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave arbitrationPriority {1}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave baseAddress {0x00090078}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave defaultConnection {0}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave domainAlias {}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.syncResets {TRUE}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.data_manager/jtag_uart.avalon_jtag_slave slaveDataWidthSysInfo {-1}
	add_connection cpu.data_manager/ram.s1
	set_connection_parameter_value cpu.data_manager/ram.s1 addressMapSysInfo {<address-map><slave name='ram.s1' start='0x0' end='0x40000' datawidth='32' /><slave name='cpu.dm_agent' start='0x80000' end='0x90000' datawidth='32' /><slave name='cpu.timer_sw_agent' start='0x90000' end='0x90040' datawidth='32' /><slave name='jtag_uart.avalon_jtag_slave' start='0x90078' end='0x90080' datawidth='32' /></address-map>}
	set_connection_parameter_value cpu.data_manager/ram.s1 addressWidthSysInfo {}
	set_connection_parameter_value cpu.data_manager/ram.s1 arbitrationPriority {1}
	set_connection_parameter_value cpu.data_manager/ram.s1 baseAddress {0x0000}
	set_connection_parameter_value cpu.data_manager/ram.s1 defaultConnection {0}
	set_connection_parameter_value cpu.data_manager/ram.s1 domainAlias {}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value cpu.data_manager/ram.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.data_manager/ram.s1 slaveDataWidthSysInfo {-1}
	add_connection cpu.instruction_manager/cpu.dm_agent
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent addressMapSysInfo {<address-map><slave name='ram.s1' start='0x0' end='0x40000' datawidth='32' /><slave name='cpu.dm_agent' start='0x80000' end='0x90000' datawidth='32' /></address-map>}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent addressWidthSysInfo {}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent arbitrationPriority {1}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent baseAddress {0x00080000}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent defaultConnection {0}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent domainAlias {}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.syncResets {TRUE}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.instruction_manager/cpu.dm_agent slaveDataWidthSysInfo {-1}
	add_connection cpu.instruction_manager/ram.s1
	set_connection_parameter_value cpu.instruction_manager/ram.s1 addressMapSysInfo {<address-map><slave name='ram.s1' start='0x0' end='0x40000' datawidth='32' /><slave name='cpu.dm_agent' start='0x80000' end='0x90000' datawidth='32' /></address-map>}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 addressWidthSysInfo {}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 arbitrationPriority {1}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 baseAddress {0x0000}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 defaultConnection {0}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 domainAlias {}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value cpu.instruction_manager/ram.s1 slaveDataWidthSysInfo {-1}
	add_connection cpu.platform_irq_rx/jtag_uart.irq
	set_connection_parameter_value cpu.platform_irq_rx/jtag_uart.irq interruptsUsedSysInfo {2}
	set_connection_parameter_value cpu.platform_irq_rx/jtag_uart.irq irqNumber {1}
	add_connection niosv_clk.out_clk/cpu.clk
	set_connection_parameter_value niosv_clk.out_clk/cpu.clk clockDomainSysInfo {1}
	set_connection_parameter_value niosv_clk.out_clk/cpu.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value niosv_clk.out_clk/cpu.clk clockResetSysInfo {}
	set_connection_parameter_value niosv_clk.out_clk/cpu.clk resetDomainSysInfo {1}
	add_connection niosv_clk.out_clk/jtag_uart.clk
	set_connection_parameter_value niosv_clk.out_clk/jtag_uart.clk clockDomainSysInfo {1}
	set_connection_parameter_value niosv_clk.out_clk/jtag_uart.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value niosv_clk.out_clk/jtag_uart.clk clockResetSysInfo {}
	set_connection_parameter_value niosv_clk.out_clk/jtag_uart.clk resetDomainSysInfo {1}
	add_connection niosv_clk.out_clk/niosv_issp_reset_in.clk
	set_connection_parameter_value niosv_clk.out_clk/niosv_issp_reset_in.clk clockDomainSysInfo {1}
	set_connection_parameter_value niosv_clk.out_clk/niosv_issp_reset_in.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value niosv_clk.out_clk/niosv_issp_reset_in.clk clockResetSysInfo {}
	set_connection_parameter_value niosv_clk.out_clk/niosv_issp_reset_in.clk resetDomainSysInfo {1}
	add_connection niosv_clk.out_clk/niosv_issp_reset_out.source_clk
	set_connection_parameter_value niosv_clk.out_clk/niosv_issp_reset_out.source_clk clockDomainSysInfo {1}
	set_connection_parameter_value niosv_clk.out_clk/niosv_issp_reset_out.source_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value niosv_clk.out_clk/niosv_issp_reset_out.source_clk clockResetSysInfo {}
	set_connection_parameter_value niosv_clk.out_clk/niosv_issp_reset_out.source_clk resetDomainSysInfo {1}
	add_connection niosv_clk.out_clk/niosv_rst_in.clk
	set_connection_parameter_value niosv_clk.out_clk/niosv_rst_in.clk clockDomainSysInfo {1}
	set_connection_parameter_value niosv_clk.out_clk/niosv_rst_in.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value niosv_clk.out_clk/niosv_rst_in.clk clockResetSysInfo {}
	set_connection_parameter_value niosv_clk.out_clk/niosv_rst_in.clk resetDomainSysInfo {1}
	add_connection niosv_clk.out_clk/ram.clk1
	set_connection_parameter_value niosv_clk.out_clk/ram.clk1 clockDomainSysInfo {1}
	set_connection_parameter_value niosv_clk.out_clk/ram.clk1 clockRateSysInfo {100000000.0}
	set_connection_parameter_value niosv_clk.out_clk/ram.clk1 clockResetSysInfo {}
	set_connection_parameter_value niosv_clk.out_clk/ram.clk1 resetDomainSysInfo {1}
	add_connection niosv_issp_reset_in.out_reset/cpu.reset
	set_connection_parameter_value niosv_issp_reset_in.out_reset/cpu.reset clockDomainSysInfo {2}
	set_connection_parameter_value niosv_issp_reset_in.out_reset/cpu.reset clockResetSysInfo {}
	set_connection_parameter_value niosv_issp_reset_in.out_reset/cpu.reset resetDomainSysInfo {2}
	add_connection niosv_issp_reset_in.out_reset/jtag_uart.reset
	set_connection_parameter_value niosv_issp_reset_in.out_reset/jtag_uart.reset clockDomainSysInfo {2}
	set_connection_parameter_value niosv_issp_reset_in.out_reset/jtag_uart.reset clockResetSysInfo {}
	set_connection_parameter_value niosv_issp_reset_in.out_reset/jtag_uart.reset resetDomainSysInfo {2}
	add_connection niosv_issp_reset_in.out_reset/ram.reset1
	set_connection_parameter_value niosv_issp_reset_in.out_reset/ram.reset1 clockDomainSysInfo {2}
	set_connection_parameter_value niosv_issp_reset_in.out_reset/ram.reset1 clockResetSysInfo {}
	set_connection_parameter_value niosv_issp_reset_in.out_reset/ram.reset1 resetDomainSysInfo {2}
	add_connection niosv_rst_in.out_reset/cpu.reset
	set_connection_parameter_value niosv_rst_in.out_reset/cpu.reset clockDomainSysInfo {3}
	set_connection_parameter_value niosv_rst_in.out_reset/cpu.reset clockResetSysInfo {}
	set_connection_parameter_value niosv_rst_in.out_reset/cpu.reset resetDomainSysInfo {3}
	add_connection niosv_rst_in.out_reset/jtag_uart.reset
	set_connection_parameter_value niosv_rst_in.out_reset/jtag_uart.reset clockDomainSysInfo {3}
	set_connection_parameter_value niosv_rst_in.out_reset/jtag_uart.reset clockResetSysInfo {}
	set_connection_parameter_value niosv_rst_in.out_reset/jtag_uart.reset resetDomainSysInfo {3}
	add_connection niosv_rst_in.out_reset/ram.reset1
	set_connection_parameter_value niosv_rst_in.out_reset/ram.reset1 clockDomainSysInfo {3}
	set_connection_parameter_value niosv_rst_in.out_reset/ram.reset1 clockResetSysInfo {}
	set_connection_parameter_value niosv_rst_in.out_reset/ram.reset1 resetDomainSysInfo {3}

	# add the exports
	set_interface_property clk EXPORT_OF niosv_clk.in_clk
	set_interface_property issp_reset_in EXPORT_OF niosv_issp_reset_in.in_reset
	set_interface_property issp_reset_out EXPORT_OF niosv_issp_reset_out.sources
	set_interface_property reset EXPORT_OF niosv_rst_in.in_reset

	# set values for exposed HDL parameters
	set_domain_assignment cpu.data_manager qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment cpu.data_manager qsys_mm.clockCrossingAdapter AUTO
	set_domain_assignment cpu.data_manager qsys_mm.enableAllPipelines FALSE
	set_domain_assignment cpu.data_manager qsys_mm.enableEccProtection FALSE
	set_domain_assignment cpu.data_manager qsys_mm.enableInstrumentation FALSE
	set_domain_assignment cpu.data_manager qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment cpu.data_manager qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment cpu.data_manager qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment cpu.data_manager qsys_mm.interconnectType STANDARD
	set_domain_assignment cpu.data_manager qsys_mm.maxAdditionalLatency 1
	set_domain_assignment cpu.data_manager qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment cpu.data_manager qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment cpu.data_manager qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment cpu.data_manager qsys_mm.syncResets TRUE
	set_domain_assignment cpu.data_manager qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="cpu">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="jtag_uart">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="niosv_clk">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="niosv_issp_reset_in">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="niosv_issp_reset_out">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="niosv_rst_in">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="ram">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {subsys_niosv.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {subsys_niosv}

	# save the system
	sync_sysinfo_parameters
	save_system subsys_niosv
}

# create the system "subsys_periph"
proc do_create_subsys_periph {} {
	# create the system
	create_system subsys_periph
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component ILC ip/subsys_periph/ILC.ip interrupt_latency_counter interrupt_latency_counter_inst 19.1.2
	load_component ILC
	set_component_parameter_value INTR_TYPE {0}
	set_component_parameter_value IRQ_PORT_CNT {2}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ILC
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,ilc-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {ilc}
	set_instantiation_assignment_value embeddedsw.dts.name {altera_ilc}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,sw-fifo-depth {32}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface reset_n reset INPUT
	set_instantiation_interface_parameter_value reset_n associatedClock {clk}
	set_instantiation_interface_parameter_value reset_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_n reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface irq interrupt OUTPUT
	set_instantiation_interface_parameter_value irq associatedAddressablePoint {}
	set_instantiation_interface_parameter_value irq associatedClock {clk}
	set_instantiation_interface_parameter_value irq associatedReset {reset_n}
	set_instantiation_interface_parameter_value irq irqMap {}
	set_instantiation_interface_parameter_value irq irqScheme {INDIVIDUAL_REQUESTS}
	add_instantiation_interface_port irq irq irq 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface avalon_slave avalon INPUT
	set_instantiation_interface_parameter_value avalon_slave addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value avalon_slave addressGroup {0}
	set_instantiation_interface_parameter_value avalon_slave addressSpan {256}
	set_instantiation_interface_parameter_value avalon_slave addressUnits {WORDS}
	set_instantiation_interface_parameter_value avalon_slave alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value avalon_slave associatedClock {clk}
	set_instantiation_interface_parameter_value avalon_slave associatedReset {reset_n}
	set_instantiation_interface_parameter_value avalon_slave bitsPerSymbol {8}
	set_instantiation_interface_parameter_value avalon_slave bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value avalon_slave bridgesToMaster {}
	set_instantiation_interface_parameter_value avalon_slave burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value avalon_slave burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value avalon_slave constantBurstBehavior {false}
	set_instantiation_interface_parameter_value avalon_slave dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value avalon_slave dfhFeatureId {35}
	set_instantiation_interface_parameter_value avalon_slave dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value avalon_slave dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value avalon_slave dfhGroupId {0}
	set_instantiation_interface_parameter_value avalon_slave dfhParameterData {}
	set_instantiation_interface_parameter_value avalon_slave dfhParameterDataLength {}
	set_instantiation_interface_parameter_value avalon_slave dfhParameterId {}
	set_instantiation_interface_parameter_value avalon_slave dfhParameterName {}
	set_instantiation_interface_parameter_value avalon_slave dfhParameterVersion {}
	set_instantiation_interface_parameter_value avalon_slave explicitAddressSpan {0}
	set_instantiation_interface_parameter_value avalon_slave holdTime {0}
	set_instantiation_interface_parameter_value avalon_slave interleaveBursts {false}
	set_instantiation_interface_parameter_value avalon_slave isBigEndian {false}
	set_instantiation_interface_parameter_value avalon_slave isFlash {false}
	set_instantiation_interface_parameter_value avalon_slave isMemoryDevice {false}
	set_instantiation_interface_parameter_value avalon_slave isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value avalon_slave linewrapBursts {false}
	set_instantiation_interface_parameter_value avalon_slave maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value avalon_slave maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value avalon_slave minimumReadLatency {1}
	set_instantiation_interface_parameter_value avalon_slave minimumResponseLatency {1}
	set_instantiation_interface_parameter_value avalon_slave minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value avalon_slave prSafe {false}
	set_instantiation_interface_parameter_value avalon_slave printableDevice {false}
	set_instantiation_interface_parameter_value avalon_slave readLatency {1}
	set_instantiation_interface_parameter_value avalon_slave readWaitStates {0}
	set_instantiation_interface_parameter_value avalon_slave readWaitTime {0}
	set_instantiation_interface_parameter_value avalon_slave registerIncomingSignals {false}
	set_instantiation_interface_parameter_value avalon_slave registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value avalon_slave setupTime {0}
	set_instantiation_interface_parameter_value avalon_slave timingUnits {Cycles}
	set_instantiation_interface_parameter_value avalon_slave transparentBridge {false}
	set_instantiation_interface_parameter_value avalon_slave waitrequestAllowance {0}
	set_instantiation_interface_parameter_value avalon_slave wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value avalon_slave writeLatency {0}
	set_instantiation_interface_parameter_value avalon_slave writeWaitStates {0}
	set_instantiation_interface_parameter_value avalon_slave writeWaitTime {0}
	set_instantiation_interface_assignment_value avalon_slave embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value avalon_slave embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value avalon_slave embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value avalon_slave embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value avalon_slave address_map {<address-map><slave name='avalon_slave' start='0x0' end='0x100' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value avalon_slave address_width {8}
	set_instantiation_interface_sysinfo_parameter_value avalon_slave max_slave_data_width {32}
	add_instantiation_interface_port avalon_slave avmm_addr address 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avalon_slave avmm_wrdata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avalon_slave avmm_write write 1 STD_LOGIC Input
	add_instantiation_interface_port avalon_slave avmm_read read 1 STD_LOGIC Input
	add_instantiation_interface_port avalon_slave avmm_rddata readdata 32 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component button_pio ip/subsys_periph/button_pio.ip altera_avalon_pio altera_avalon_pio_inst 19.2.3
	load_component button_pio
	set_component_parameter_value bitClearingEdgeCapReg {1}
	set_component_parameter_value bitModifyingOutReg {0}
	set_component_parameter_value captureEdge {1}
	set_component_parameter_value direction {Input}
	set_component_parameter_value edgeType {FALLING}
	set_component_parameter_value generateIRQ {1}
	set_component_parameter_value irqType {EDGE}
	set_component_parameter_value resetValue {0.0}
	set_component_parameter_value simDoTestBenchWiring {0}
	set_component_parameter_value simDrivenValue {0.0}
	set_component_parameter_value width {4}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation button_pio
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER {1}
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CAPTURE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {4}
	set_instantiation_assignment_value embeddedsw.CMacro.DO_TEST_BENCH_WIRING {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DRIVEN_SIM_VALUE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.EDGE_TYPE {FALLING}
	set_instantiation_assignment_value embeddedsw.CMacro.FREQ {100000000}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_IN {1}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_OUT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_TRI {0}
	set_instantiation_assignment_value embeddedsw.CMacro.IRQ_TYPE {EDGE}
	set_instantiation_assignment_value embeddedsw.CMacro.RESET_VALUE {0}
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pio-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {gpio}
	set_instantiation_assignment_value embeddedsw.dts.name {pio}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,gpio-bank-width {4}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,interrupt-type {2}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,interrupt_type {2}
	set_instantiation_assignment_value embeddedsw.dts.params.edge_type {1}
	set_instantiation_assignment_value embeddedsw.dts.params.level_trigger {0}
	set_instantiation_assignment_value embeddedsw.dts.params.resetvalue {0}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {NATIVE}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {4}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk}
	set_instantiation_interface_parameter_value s1 associatedReset {reset}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhGroupId {0}
	set_instantiation_interface_parameter_value s1 dfhParameterData {}
	set_instantiation_interface_parameter_value s1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s1 dfhParameterId {}
	set_instantiation_interface_parameter_value s1 dfhParameterName {}
	set_instantiation_interface_parameter_value s1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {0}
	set_instantiation_interface_parameter_value s1 readWaitStates {1}
	set_instantiation_interface_parameter_value s1 readWaitTime {1}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x10' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {4}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {32}
	add_instantiation_interface_port s1 address address 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 write_n write_n 1 STD_LOGIC Input
	add_instantiation_interface_port s1 writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface external_connection conduit INPUT
	set_instantiation_interface_parameter_value external_connection associatedClock {}
	set_instantiation_interface_parameter_value external_connection associatedReset {}
	set_instantiation_interface_parameter_value external_connection prSafe {false}
	add_instantiation_interface_port external_connection in_port export 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface irq interrupt INPUT
	set_instantiation_interface_parameter_value irq associatedAddressablePoint {s1}
	set_instantiation_interface_parameter_value irq associatedClock {clk}
	set_instantiation_interface_parameter_value irq associatedReset {reset}
	set_instantiation_interface_parameter_value irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value irq irqScheme {NONE}
	set_instantiation_interface_assignment_value irq embeddedsw.dts.irq.tx_type {RISING_EDGE}
	add_instantiation_interface_port irq irq irq 1 STD_LOGIC Output
	save_instantiation
	add_component dipsw_pio ip/subsys_periph/dipsw_pio.ip altera_avalon_pio altera_avalon_pio_inst 19.2.3
	load_component dipsw_pio
	set_component_parameter_value bitClearingEdgeCapReg {1}
	set_component_parameter_value bitModifyingOutReg {0}
	set_component_parameter_value captureEdge {1}
	set_component_parameter_value direction {Input}
	set_component_parameter_value edgeType {FALLING}
	set_component_parameter_value generateIRQ {1}
	set_component_parameter_value irqType {EDGE}
	set_component_parameter_value resetValue {0.0}
	set_component_parameter_value simDoTestBenchWiring {0}
	set_component_parameter_value simDrivenValue {0.0}
	set_component_parameter_value width {4}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation dipsw_pio
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER {1}
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CAPTURE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {4}
	set_instantiation_assignment_value embeddedsw.CMacro.DO_TEST_BENCH_WIRING {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DRIVEN_SIM_VALUE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.EDGE_TYPE {FALLING}
	set_instantiation_assignment_value embeddedsw.CMacro.FREQ {100000000}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_IN {1}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_OUT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_TRI {0}
	set_instantiation_assignment_value embeddedsw.CMacro.IRQ_TYPE {EDGE}
	set_instantiation_assignment_value embeddedsw.CMacro.RESET_VALUE {0}
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pio-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {gpio}
	set_instantiation_assignment_value embeddedsw.dts.name {pio}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,gpio-bank-width {4}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,interrupt-type {2}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,interrupt_type {2}
	set_instantiation_assignment_value embeddedsw.dts.params.edge_type {1}
	set_instantiation_assignment_value embeddedsw.dts.params.level_trigger {0}
	set_instantiation_assignment_value embeddedsw.dts.params.resetvalue {0}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {NATIVE}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {4}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk}
	set_instantiation_interface_parameter_value s1 associatedReset {reset}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhGroupId {0}
	set_instantiation_interface_parameter_value s1 dfhParameterData {}
	set_instantiation_interface_parameter_value s1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s1 dfhParameterId {}
	set_instantiation_interface_parameter_value s1 dfhParameterName {}
	set_instantiation_interface_parameter_value s1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {0}
	set_instantiation_interface_parameter_value s1 readWaitStates {1}
	set_instantiation_interface_parameter_value s1 readWaitTime {1}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x10' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {4}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {32}
	add_instantiation_interface_port s1 address address 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 write_n write_n 1 STD_LOGIC Input
	add_instantiation_interface_port s1 writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface external_connection conduit INPUT
	set_instantiation_interface_parameter_value external_connection associatedClock {}
	set_instantiation_interface_parameter_value external_connection associatedReset {}
	set_instantiation_interface_parameter_value external_connection prSafe {false}
	add_instantiation_interface_port external_connection in_port export 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface irq interrupt INPUT
	set_instantiation_interface_parameter_value irq associatedAddressablePoint {s1}
	set_instantiation_interface_parameter_value irq associatedClock {clk}
	set_instantiation_interface_parameter_value irq associatedReset {reset}
	set_instantiation_interface_parameter_value irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value irq irqScheme {NONE}
	set_instantiation_interface_assignment_value irq embeddedsw.dts.irq.tx_type {RISING_EDGE}
	add_instantiation_interface_port irq irq irq 1 STD_LOGIC Output
	save_instantiation
	add_component led_pio ip/subsys_periph/led_pio.ip altera_avalon_pio altera_avalon_pio_inst 19.2.3
	load_component led_pio
	set_component_parameter_value bitClearingEdgeCapReg {0}
	set_component_parameter_value bitModifyingOutReg {0}
	set_component_parameter_value captureEdge {0}
	set_component_parameter_value direction {InOut}
	set_component_parameter_value edgeType {RISING}
	set_component_parameter_value generateIRQ {0}
	set_component_parameter_value irqType {LEVEL}
	set_component_parameter_value resetValue {1.0}
	set_component_parameter_value simDoTestBenchWiring {0}
	set_component_parameter_value simDrivenValue {0.0}
	set_component_parameter_value width {3}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation led_pio
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER {0}
	set_instantiation_assignment_value embeddedsw.CMacro.CAPTURE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {3}
	set_instantiation_assignment_value embeddedsw.CMacro.DO_TEST_BENCH_WIRING {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DRIVEN_SIM_VALUE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.EDGE_TYPE {NONE}
	set_instantiation_assignment_value embeddedsw.CMacro.FREQ {100000000}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_IN {1}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_OUT {1}
	set_instantiation_assignment_value embeddedsw.CMacro.HAS_TRI {0}
	set_instantiation_assignment_value embeddedsw.CMacro.IRQ_TYPE {NONE}
	set_instantiation_assignment_value embeddedsw.CMacro.RESET_VALUE {1}
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pio-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {gpio}
	set_instantiation_assignment_value embeddedsw.dts.name {pio}
	set_instantiation_assignment_value embeddedsw.dts.params.altr,gpio-bank-width {3}
	set_instantiation_assignment_value embeddedsw.dts.params.resetvalue {1}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface s1 avalon INPUT
	set_instantiation_interface_parameter_value s1 addressAlignment {NATIVE}
	set_instantiation_interface_parameter_value s1 addressGroup {0}
	set_instantiation_interface_parameter_value s1 addressSpan {4}
	set_instantiation_interface_parameter_value s1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value s1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s1 associatedClock {clk}
	set_instantiation_interface_parameter_value s1 associatedReset {reset}
	set_instantiation_interface_parameter_value s1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s1 bridgesToMaster {}
	set_instantiation_interface_parameter_value s1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s1 dfhGroupId {0}
	set_instantiation_interface_parameter_value s1 dfhParameterData {}
	set_instantiation_interface_parameter_value s1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s1 dfhParameterId {}
	set_instantiation_interface_parameter_value s1 dfhParameterName {}
	set_instantiation_interface_parameter_value s1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s1 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s1 holdTime {0}
	set_instantiation_interface_parameter_value s1 interleaveBursts {false}
	set_instantiation_interface_parameter_value s1 isBigEndian {false}
	set_instantiation_interface_parameter_value s1 isFlash {false}
	set_instantiation_interface_parameter_value s1 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s1 linewrapBursts {false}
	set_instantiation_interface_parameter_value s1 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value s1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s1 prSafe {false}
	set_instantiation_interface_parameter_value s1 printableDevice {false}
	set_instantiation_interface_parameter_value s1 readLatency {0}
	set_instantiation_interface_parameter_value s1 readWaitStates {1}
	set_instantiation_interface_parameter_value s1 readWaitTime {1}
	set_instantiation_interface_parameter_value s1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s1 setupTime {0}
	set_instantiation_interface_parameter_value s1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s1 transparentBridge {false}
	set_instantiation_interface_parameter_value s1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s1 writeLatency {0}
	set_instantiation_interface_parameter_value s1 writeWaitStates {0}
	set_instantiation_interface_parameter_value s1 writeWaitTime {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s1 address_map {<address-map><slave name='s1' start='0x0' end='0x10' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value s1 address_width {4}
	set_instantiation_interface_sysinfo_parameter_value s1 max_slave_data_width {32}
	add_instantiation_interface_port s1 address address 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 write_n write_n 1 STD_LOGIC Input
	add_instantiation_interface_port s1 writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s1 chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port s1 readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface external_connection conduit INPUT
	set_instantiation_interface_parameter_value external_connection associatedClock {}
	set_instantiation_interface_parameter_value external_connection associatedReset {}
	set_instantiation_interface_parameter_value external_connection prSafe {false}
	add_instantiation_interface_port external_connection in_port in_port 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port external_connection out_port out_port 3 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component pb_cpu_0 ip/subsys_periph/pb_cpu_0.ip altera_avalon_mm_bridge altera_avalon_mm_bridge_inst 20.0.1
	load_component pb_cpu_0
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {20}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {1}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation pb_cpu_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {512}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 9 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 9 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component periph_clk ip/subsys_periph/periph_clk.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component periph_clk
	set_component_parameter_value EXPLICIT_CLOCK_RATE {100000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation periph_clk
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {100000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {100000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component periph_rst_in ip/subsys_periph/periph_rst_in.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component periph_rst_in
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation periph_rst_in
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection pb_cpu_0.m0/ILC.avalon_slave
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave addressMapSysInfo {}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave addressWidthSysInfo {9}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave arbitrationPriority {1}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave baseAddress {0x0100}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave defaultConnection {0}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave domainAlias {}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.syncResets {TRUE}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value pb_cpu_0.m0/ILC.avalon_slave slaveDataWidthSysInfo {-1}
	add_connection pb_cpu_0.m0/button_pio.s1
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 addressMapSysInfo {}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 addressWidthSysInfo {9}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 arbitrationPriority {1}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 baseAddress {0x0060}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 defaultConnection {0}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 domainAlias {}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value pb_cpu_0.m0/button_pio.s1 slaveDataWidthSysInfo {-1}
	add_connection pb_cpu_0.m0/dipsw_pio.s1
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 addressMapSysInfo {}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 addressWidthSysInfo {9}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 arbitrationPriority {1}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 baseAddress {0x0070}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 defaultConnection {0}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 domainAlias {}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value pb_cpu_0.m0/dipsw_pio.s1 slaveDataWidthSysInfo {-1}
	add_connection pb_cpu_0.m0/led_pio.s1
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 addressMapSysInfo {}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 addressWidthSysInfo {9}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 arbitrationPriority {1}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 baseAddress {0x0080}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 defaultConnection {0}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 domainAlias {}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.clockCrossingAdapter {AUTO}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value pb_cpu_0.m0/led_pio.s1 slaveDataWidthSysInfo {-1}
	add_connection periph_clk.out_clk/ILC.clk
	set_connection_parameter_value periph_clk.out_clk/ILC.clk clockDomainSysInfo {-1}
	set_connection_parameter_value periph_clk.out_clk/ILC.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value periph_clk.out_clk/ILC.clk clockResetSysInfo {}
	set_connection_parameter_value periph_clk.out_clk/ILC.clk resetDomainSysInfo {-1}
	add_connection periph_clk.out_clk/button_pio.clk
	set_connection_parameter_value periph_clk.out_clk/button_pio.clk clockDomainSysInfo {-1}
	set_connection_parameter_value periph_clk.out_clk/button_pio.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value periph_clk.out_clk/button_pio.clk clockResetSysInfo {}
	set_connection_parameter_value periph_clk.out_clk/button_pio.clk resetDomainSysInfo {-1}
	add_connection periph_clk.out_clk/dipsw_pio.clk
	set_connection_parameter_value periph_clk.out_clk/dipsw_pio.clk clockDomainSysInfo {-1}
	set_connection_parameter_value periph_clk.out_clk/dipsw_pio.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value periph_clk.out_clk/dipsw_pio.clk clockResetSysInfo {}
	set_connection_parameter_value periph_clk.out_clk/dipsw_pio.clk resetDomainSysInfo {-1}
	add_connection periph_clk.out_clk/led_pio.clk
	set_connection_parameter_value periph_clk.out_clk/led_pio.clk clockDomainSysInfo {-1}
	set_connection_parameter_value periph_clk.out_clk/led_pio.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value periph_clk.out_clk/led_pio.clk clockResetSysInfo {}
	set_connection_parameter_value periph_clk.out_clk/led_pio.clk resetDomainSysInfo {-1}
	add_connection periph_clk.out_clk/pb_cpu_0.clk
	set_connection_parameter_value periph_clk.out_clk/pb_cpu_0.clk clockDomainSysInfo {-1}
	set_connection_parameter_value periph_clk.out_clk/pb_cpu_0.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value periph_clk.out_clk/pb_cpu_0.clk clockResetSysInfo {}
	set_connection_parameter_value periph_clk.out_clk/pb_cpu_0.clk resetDomainSysInfo {-1}
	add_connection periph_clk.out_clk/periph_rst_in.clk
	set_connection_parameter_value periph_clk.out_clk/periph_rst_in.clk clockDomainSysInfo {-1}
	set_connection_parameter_value periph_clk.out_clk/periph_rst_in.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value periph_clk.out_clk/periph_rst_in.clk clockResetSysInfo {}
	set_connection_parameter_value periph_clk.out_clk/periph_rst_in.clk resetDomainSysInfo {-1}
	add_connection periph_rst_in.out_reset/ILC.reset_n
	set_connection_parameter_value periph_rst_in.out_reset/ILC.reset_n clockDomainSysInfo {-1}
	set_connection_parameter_value periph_rst_in.out_reset/ILC.reset_n clockResetSysInfo {}
	set_connection_parameter_value periph_rst_in.out_reset/ILC.reset_n resetDomainSysInfo {-1}
	add_connection periph_rst_in.out_reset/button_pio.reset
	set_connection_parameter_value periph_rst_in.out_reset/button_pio.reset clockDomainSysInfo {-1}
	set_connection_parameter_value periph_rst_in.out_reset/button_pio.reset clockResetSysInfo {}
	set_connection_parameter_value periph_rst_in.out_reset/button_pio.reset resetDomainSysInfo {-1}
	add_connection periph_rst_in.out_reset/dipsw_pio.reset
	set_connection_parameter_value periph_rst_in.out_reset/dipsw_pio.reset clockDomainSysInfo {-1}
	set_connection_parameter_value periph_rst_in.out_reset/dipsw_pio.reset clockResetSysInfo {}
	set_connection_parameter_value periph_rst_in.out_reset/dipsw_pio.reset resetDomainSysInfo {-1}
	add_connection periph_rst_in.out_reset/led_pio.reset
	set_connection_parameter_value periph_rst_in.out_reset/led_pio.reset clockDomainSysInfo {-1}
	set_connection_parameter_value periph_rst_in.out_reset/led_pio.reset clockResetSysInfo {}
	set_connection_parameter_value periph_rst_in.out_reset/led_pio.reset resetDomainSysInfo {-1}
	add_connection periph_rst_in.out_reset/pb_cpu_0.reset
	set_connection_parameter_value periph_rst_in.out_reset/pb_cpu_0.reset clockDomainSysInfo {-1}
	set_connection_parameter_value periph_rst_in.out_reset/pb_cpu_0.reset clockResetSysInfo {}
	set_connection_parameter_value periph_rst_in.out_reset/pb_cpu_0.reset resetDomainSysInfo {-1}

	# add the exports
	set_interface_property ILC_irq EXPORT_OF ILC.irq
	set_interface_property button_pio_external_connection EXPORT_OF button_pio.external_connection
	set_interface_property button_pio_irq EXPORT_OF button_pio.irq
	set_interface_property dipsw_pio_external_connection EXPORT_OF dipsw_pio.external_connection
	set_interface_property dipsw_pio_irq EXPORT_OF dipsw_pio.irq
	set_interface_property led_pio_external_connection EXPORT_OF led_pio.external_connection
	set_interface_property pb_cpu_0_s0 EXPORT_OF pb_cpu_0.s0
	set_interface_property clk EXPORT_OF periph_clk.in_clk
	set_interface_property reset EXPORT_OF periph_rst_in.in_reset

	# set values for exposed HDL parameters
	set_domain_assignment pb_cpu_0.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment pb_cpu_0.m0 qsys_mm.clockCrossingAdapter AUTO
	set_domain_assignment pb_cpu_0.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment pb_cpu_0.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment pb_cpu_0.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment pb_cpu_0.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment pb_cpu_0.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment pb_cpu_0.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment pb_cpu_0.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment pb_cpu_0.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment pb_cpu_0.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment pb_cpu_0.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment pb_cpu_0.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment pb_cpu_0.m0 qsys_mm.syncResets TRUE
	set_domain_assignment pb_cpu_0.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="ILC">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="button_pio">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="dipsw_pio">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="led_pio">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="pb_cpu_0">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="periph_clk">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="periph_rst_in">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {subsys_periph.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {subsys_periph}

	# save the system
	sync_sysinfo_parameters
	save_system subsys_periph
}

# create the system "phipps_peak"
proc do_create_phipps_peak {} {
	# create the system
	create_system phipps_peak
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component clock_bridge_csr ip/phipps_peak/phipps_peak_clock_bridge_csr.ip altera_clock_bridge phipps_peak_clock_bridge_csr 19.2.0
	load_component clock_bridge_csr
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_dsp ip/phipps_peak/phipps_peak_clock_bridge_dsp.ip altera_clock_bridge phipps_peak_clock_bridge_dsp 19.2.0
	load_component clock_bridge_dsp
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {50000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {50000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_ecpri_rx ip/phipps_peak/phipps_peak_clock_bridge_ecpri_rx.ip altera_clock_bridge phipps_peak_clock_bridge_ecpri_rx 19.2.0
	load_component clock_bridge_ecpri_rx
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_ecpri_rx
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_ecpri_tx ip/phipps_peak/phipps_peak_clock_bridge_ecpri_tx.ip altera_clock_bridge phipps_peak_clock_bridge_ecpri_tx 19.2.0
	load_component clock_bridge_ecpri_tx
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_ecpri_tx
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_eth ip/phipps_peak/phipps_peak_clock_bridge_eth.ip altera_clock_bridge phipps_peak_clock_bridge_eth 19.2.0
	load_component clock_bridge_eth
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_eth
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_instance dxc_ss_top_0 dxc_ss_top
	add_instance ecpri_oran_top_0 ecpri_oran_top
	add_component h2f_bridge ip/phipps_peak/phipps_peak_h2f_bridge.ip altera_avalon_mm_bridge phipps_peak_h2f_bridge 20.0.1
	load_component h2f_bridge
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {10}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {4}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation h2f_bridge
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {8388608}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {4}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 23 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 23 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component h2f_lw_bridge ip/phipps_peak/phipps_peak_h2f_lw_bridge.ip altera_avalon_mm_bridge phipps_peak_h2f_lw_bridge 20.0.1
	load_component h2f_lw_bridge
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {32}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {4}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation h2f_lw_bridge
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {1048576}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {4}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 20 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 20 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_instance lphy_ss_top_0 lphy_ss_top
	add_component radio_config_0 ip/phipps_peak/phipps_peak_radio_config.ip radio_config phipps_peak_radio_config 1.0
	load_component radio_config_0
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation radio_config_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface csr avalon INPUT
	set_instantiation_interface_parameter_value csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value csr addressGroup {0}
	set_instantiation_interface_parameter_value csr addressSpan {512}
	set_instantiation_interface_parameter_value csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value csr associatedClock {clock_csr}
	set_instantiation_interface_parameter_value csr associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value csr bridgesToMaster {}
	set_instantiation_interface_parameter_value csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value csr dfhGroupId {0}
	set_instantiation_interface_parameter_value csr dfhParameterData {}
	set_instantiation_interface_parameter_value csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value csr dfhParameterId {}
	set_instantiation_interface_parameter_value csr dfhParameterName {}
	set_instantiation_interface_parameter_value csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value csr holdTime {0}
	set_instantiation_interface_parameter_value csr interleaveBursts {false}
	set_instantiation_interface_parameter_value csr isBigEndian {false}
	set_instantiation_interface_parameter_value csr isFlash {false}
	set_instantiation_interface_parameter_value csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value csr linewrapBursts {false}
	set_instantiation_interface_parameter_value csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value csr prSafe {false}
	set_instantiation_interface_parameter_value csr printableDevice {false}
	set_instantiation_interface_parameter_value csr readLatency {0}
	set_instantiation_interface_parameter_value csr readWaitStates {1}
	set_instantiation_interface_parameter_value csr readWaitTime {1}
	set_instantiation_interface_parameter_value csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value csr setupTime {0}
	set_instantiation_interface_parameter_value csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value csr transparentBridge {false}
	set_instantiation_interface_parameter_value csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value csr writeLatency {0}
	set_instantiation_interface_parameter_value csr writeWaitStates {0}
	set_instantiation_interface_parameter_value csr writeWaitTime {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value csr address_map {<address-map><slave name='csr' start='0x0' end='0x200' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value csr address_width {9}
	set_instantiation_interface_sysinfo_parameter_value csr max_slave_data_width {32}
	add_instantiation_interface_port csr csr_address address 7 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port csr csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port csr csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port csr csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface clock_dsp clock INPUT
	set_instantiation_interface_parameter_value clock_dsp clockRate {0}
	set_instantiation_interface_parameter_value clock_dsp externallyDriven {false}
	set_instantiation_interface_parameter_value clock_dsp ptfSchematicName {}
	add_instantiation_interface_port clock_dsp clk_dsp clk 1 STD_LOGIC Input
	add_instantiation_interface clock_csr clock INPUT
	set_instantiation_interface_parameter_value clock_csr clockRate {0}
	set_instantiation_interface_parameter_value clock_csr externallyDriven {false}
	set_instantiation_interface_parameter_value clock_csr ptfSchematicName {}
	add_instantiation_interface_port clock_csr clk_csr clk 1 STD_LOGIC Input
	add_instantiation_interface clock_eth clock INPUT
	set_instantiation_interface_parameter_value clock_eth clockRate {0}
	set_instantiation_interface_parameter_value clock_eth externallyDriven {false}
	set_instantiation_interface_parameter_value clock_eth ptfSchematicName {}
	add_instantiation_interface_port clock_eth clk_eth clk 1 STD_LOGIC Input
	add_instantiation_interface reset_csr_n reset INPUT
	set_instantiation_interface_parameter_value reset_csr_n associatedClock {clock_csr}
	set_instantiation_interface_parameter_value reset_csr_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_csr_n rst_csr_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface reset_dsp_n reset INPUT
	set_instantiation_interface_parameter_value reset_dsp_n associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value reset_dsp_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_dsp_n rst_dsp_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface reset_eth_n reset INPUT
	set_instantiation_interface_parameter_value reset_eth_n associatedClock {clock_eth}
	set_instantiation_interface_parameter_value reset_eth_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_eth_n rst_eth_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface frame_status conduit INPUT
	set_instantiation_interface_parameter_value frame_status associatedClock {}
	set_instantiation_interface_parameter_value frame_status associatedReset {}
	set_instantiation_interface_parameter_value frame_status prSafe {false}
	add_instantiation_interface_port frame_status frame_status radio_config_status 68 STD_LOGIC_VECTOR Output
	add_instantiation_interface auxN_tx_rfp conduit INPUT
	set_instantiation_interface_parameter_value auxN_tx_rfp associatedClock {}
	set_instantiation_interface_parameter_value auxN_tx_rfp associatedReset {}
	set_instantiation_interface_parameter_value auxN_tx_rfp prSafe {false}
	add_instantiation_interface_port auxN_tx_rfp auxN_tx_rfp data 1 STD_LOGIC Input
	add_instantiation_interface dl_input_hfn_pulse conduit INPUT
	set_instantiation_interface_parameter_value dl_input_hfn_pulse associatedClock {}
	set_instantiation_interface_parameter_value dl_input_hfn_pulse associatedReset {}
	set_instantiation_interface_parameter_value dl_input_hfn_pulse prSafe {false}
	add_instantiation_interface_port dl_input_hfn_pulse dl_input_hfn_pulse dl_input_hfn_pulse 1 STD_LOGIC Output
	add_instantiation_interface ul_input_hfn_pulse conduit INPUT
	set_instantiation_interface_parameter_value ul_input_hfn_pulse associatedClock {}
	set_instantiation_interface_parameter_value ul_input_hfn_pulse associatedReset {}
	set_instantiation_interface_parameter_value ul_input_hfn_pulse prSafe {false}
	add_instantiation_interface_port ul_input_hfn_pulse ul_input_hfn_pulse ul_input_hfn_pulse 1 STD_LOGIC Output
	add_instantiation_interface lte_sfn_sf conduit INPUT
	set_instantiation_interface_parameter_value lte_sfn_sf associatedClock {}
	set_instantiation_interface_parameter_value lte_sfn_sf associatedReset {}
	set_instantiation_interface_parameter_value lte_sfn_sf prSafe {false}
	add_instantiation_interface_port lte_sfn_sf lte_sfn_sf lte_sfn_sf 14 STD_LOGIC_VECTOR Output
	add_instantiation_interface rst_soft_n conduit INPUT
	set_instantiation_interface_parameter_value rst_soft_n associatedClock {}
	set_instantiation_interface_parameter_value rst_soft_n associatedReset {}
	set_instantiation_interface_parameter_value rst_soft_n prSafe {false}
	add_instantiation_interface_port rst_soft_n rst_soft_n rst_soft_n 1 STD_LOGIC Output
	add_instantiation_interface ul_req_disable conduit INPUT
	set_instantiation_interface_parameter_value ul_req_disable associatedClock {}
	set_instantiation_interface_parameter_value ul_req_disable associatedReset {}
	set_instantiation_interface_parameter_value ul_req_disable prSafe {false}
	add_instantiation_interface_port ul_req_disable ul_req_disable ul_req_disable 1 STD_LOGIC Output
	add_instantiation_interface bw_config_cc1 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc1 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc1 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc1 prSafe {false}
	add_instantiation_interface_port bw_config_cc1 bw_config_cc1 bw_config_cc1 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface bw_config_cc2 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc2 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc2 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc2 prSafe {false}
	add_instantiation_interface_port bw_config_cc2 bw_config_cc2 bw_config_cc2 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface ul_eaxc_id_intr conduit INPUT
	set_instantiation_interface_parameter_value ul_eaxc_id_intr associatedClock {}
	set_instantiation_interface_parameter_value ul_eaxc_id_intr associatedReset {}
	set_instantiation_interface_parameter_value ul_eaxc_id_intr prSafe {false}
	add_instantiation_interface_port ul_eaxc_id_intr ul_axc_id_intr ul_axc_id_intr 1 STD_LOGIC Input
	add_instantiation_interface dl_axc_id_intr conduit INPUT
	set_instantiation_interface_parameter_value dl_axc_id_intr associatedClock {}
	set_instantiation_interface_parameter_value dl_axc_id_intr associatedReset {}
	set_instantiation_interface_parameter_value dl_axc_id_intr prSafe {false}
	add_instantiation_interface_port dl_axc_id_intr dl_axc_id_intr dl_axc_id_intr 1 STD_LOGIC Input
	add_instantiation_interface ul_rtc_id_intr conduit INPUT
	set_instantiation_interface_parameter_value ul_rtc_id_intr associatedClock {}
	set_instantiation_interface_parameter_value ul_rtc_id_intr associatedReset {}
	set_instantiation_interface_parameter_value ul_rtc_id_intr prSafe {false}
	add_instantiation_interface_port ul_rtc_id_intr ul_rtc_id_intr ul_rtc_id_intr 1 STD_LOGIC Input
	add_instantiation_interface cu_coupling_status conduit INPUT
	set_instantiation_interface_parameter_value cu_coupling_status associatedClock {}
	set_instantiation_interface_parameter_value cu_coupling_status associatedReset {}
	set_instantiation_interface_parameter_value cu_coupling_status prSafe {false}
	add_instantiation_interface_port cu_coupling_status cu_coupling_status cu_coupling_status 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface cu_coupling_version conduit INPUT
	set_instantiation_interface_parameter_value cu_coupling_version associatedClock {}
	set_instantiation_interface_parameter_value cu_coupling_version associatedReset {}
	set_instantiation_interface_parameter_value cu_coupling_version prSafe {false}
	add_instantiation_interface_port cu_coupling_version cu_coupling_version cu_coupling_version 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface coupling_err_clear conduit INPUT
	set_instantiation_interface_parameter_value coupling_err_clear associatedClock {}
	set_instantiation_interface_parameter_value coupling_err_clear associatedReset {}
	set_instantiation_interface_parameter_value coupling_err_clear prSafe {false}
	add_instantiation_interface_port coupling_err_clear coupling_err_clear coupling_err_clear 1 STD_LOGIC Output
	add_instantiation_interface loopback_enable conduit INPUT
	set_instantiation_interface_parameter_value loopback_enable associatedClock {}
	set_instantiation_interface_parameter_value loopback_enable associatedReset {}
	set_instantiation_interface_parameter_value loopback_enable prSafe {false}
	add_instantiation_interface_port loopback_enable loopback_enable loopback_enable 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface short_long_prach_sel conduit INPUT
	set_instantiation_interface_parameter_value short_long_prach_sel associatedClock {}
	set_instantiation_interface_parameter_value short_long_prach_sel associatedReset {}
	set_instantiation_interface_parameter_value short_long_prach_sel prSafe {false}
	add_instantiation_interface_port short_long_prach_sel short_long_prach_select short_long_prach_sel 1 STD_LOGIC Input
	add_instantiation_interface timeout_cntr_intr_cplane conduit INPUT
	set_instantiation_interface_parameter_value timeout_cntr_intr_cplane associatedClock {}
	set_instantiation_interface_parameter_value timeout_cntr_intr_cplane associatedReset {}
	set_instantiation_interface_parameter_value timeout_cntr_intr_cplane prSafe {false}
	add_instantiation_interface_port timeout_cntr_intr_cplane timeout_cntr_intr_cplane timeout_cntr_intr_cplane 1 STD_LOGIC Input
	add_instantiation_interface timeout_cntr_intr_uplane conduit INPUT
	set_instantiation_interface_parameter_value timeout_cntr_intr_uplane associatedClock {}
	set_instantiation_interface_parameter_value timeout_cntr_intr_uplane associatedReset {}
	set_instantiation_interface_parameter_value timeout_cntr_intr_uplane prSafe {false}
	add_instantiation_interface_port timeout_cntr_intr_uplane timeout_cntr_intr_uplane timeout_cntr_intr_uplane 1 STD_LOGIC Input
	add_instantiation_interface timeout_cntr_intr_clear conduit INPUT
	set_instantiation_interface_parameter_value timeout_cntr_intr_clear associatedClock {}
	set_instantiation_interface_parameter_value timeout_cntr_intr_clear associatedReset {}
	set_instantiation_interface_parameter_value timeout_cntr_intr_clear prSafe {false}
	add_instantiation_interface_port timeout_cntr_intr_clear timeout_cntr_intr_clear timeout_cntr_intr_clear 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface timeout_cntr_intr_mask conduit INPUT
	set_instantiation_interface_parameter_value timeout_cntr_intr_mask associatedClock {}
	set_instantiation_interface_parameter_value timeout_cntr_intr_mask associatedReset {}
	set_instantiation_interface_parameter_value timeout_cntr_intr_mask prSafe {false}
	add_instantiation_interface_port timeout_cntr_intr_mask timeout_cntr_intr_mask timeout_cntr_intr_mask 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface fifo_full_intr_mask conduit INPUT
	set_instantiation_interface_parameter_value fifo_full_intr_mask associatedClock {}
	set_instantiation_interface_parameter_value fifo_full_intr_mask associatedReset {}
	set_instantiation_interface_parameter_value fifo_full_intr_mask prSafe {false}
	add_instantiation_interface_port fifo_full_intr_mask fifo_full_intr_mask fifo_full_intr_mask 1 STD_LOGIC Output
	add_instantiation_interface fifo_full_intr_clear conduit INPUT
	set_instantiation_interface_parameter_value fifo_full_intr_clear associatedClock {}
	set_instantiation_interface_parameter_value fifo_full_intr_clear associatedReset {}
	set_instantiation_interface_parameter_value fifo_full_intr_clear prSafe {false}
	add_instantiation_interface_port fifo_full_intr_clear fifo_full_intr_clear fifo_full_intr_clear 1 STD_LOGIC Output
	add_instantiation_interface timeout_intr_idle_ms conduit INPUT
	set_instantiation_interface_parameter_value timeout_intr_idle_ms associatedClock {}
	set_instantiation_interface_parameter_value timeout_intr_idle_ms associatedReset {}
	set_instantiation_interface_parameter_value timeout_intr_idle_ms prSafe {false}
	add_instantiation_interface_port timeout_intr_idle_ms timeout_intr_idle_ms timeout_intr_idle_ms 12 STD_LOGIC_VECTOR Output
	add_instantiation_interface fifo_ful_intr conduit INPUT
	set_instantiation_interface_parameter_value fifo_ful_intr associatedClock {}
	set_instantiation_interface_parameter_value fifo_ful_intr associatedReset {}
	set_instantiation_interface_parameter_value fifo_ful_intr prSafe {false}
	add_instantiation_interface_port fifo_ful_intr fifo_full_intr fifo_full_intr 1 STD_LOGIC Input
	add_instantiation_interface downlink_eaxc_id_concat conduit INPUT
	set_instantiation_interface_parameter_value downlink_eaxc_id_concat associatedClock {}
	set_instantiation_interface_parameter_value downlink_eaxc_id_concat associatedReset {}
	set_instantiation_interface_parameter_value downlink_eaxc_id_concat prSafe {false}
	add_instantiation_interface_port downlink_eaxc_id_concat downlink_eaxc_id_concat data 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface uplink_eaxc_id_concat conduit INPUT
	set_instantiation_interface_parameter_value uplink_eaxc_id_concat associatedClock {}
	set_instantiation_interface_parameter_value uplink_eaxc_id_concat associatedReset {}
	set_instantiation_interface_parameter_value uplink_eaxc_id_concat prSafe {false}
	add_instantiation_interface_port uplink_eaxc_id_concat uplink_eaxc_id_concat data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface lphy_ss_conduit_ports_concat conduit INPUT
	set_instantiation_interface_parameter_value lphy_ss_conduit_ports_concat associatedClock {}
	set_instantiation_interface_parameter_value lphy_ss_conduit_ports_concat associatedReset {}
	set_instantiation_interface_parameter_value lphy_ss_conduit_ports_concat prSafe {false}
	add_instantiation_interface_port lphy_ss_conduit_ports_concat lphy_ss_conduit_ports_concat data 110 STD_LOGIC_VECTOR Output
	add_instantiation_interface dspba_cnfg_param_concat conduit INPUT
	set_instantiation_interface_parameter_value dspba_cnfg_param_concat associatedClock {}
	set_instantiation_interface_parameter_value dspba_cnfg_param_concat associatedReset {}
	set_instantiation_interface_parameter_value dspba_cnfg_param_concat prSafe {false}
	add_instantiation_interface_port dspba_cnfg_param_concat dspba_cnfg_param_concat data 322 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component reset_bridge_csr ip/phipps_peak/phipps_peak_reset_bridge_csr.ip altera_reset_bridge phipps_peak_reset_bridge_csr 19.2.0
	load_component reset_bridge_csr
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_bridge_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component reset_bridge_dsp ip/phipps_peak/phipps_peak_reset_bridge_dsp.ip altera_reset_bridge phipps_peak_reset_bridge_dsp 19.2.0
	load_component reset_bridge_dsp
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_bridge_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component reset_bridge_eth ip/phipps_peak/phipps_peak_reset_bridge_eth.ip altera_reset_bridge phipps_peak_reset_bridge_eth 19.2.0
	load_component reset_bridge_eth
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_bridge_eth
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component signal_replicator_0 ip/phipps_peak/phipps_peak_signal_replicator_0.ip signal_replicator phipps_peak_signal_replicator_0 1.0
	load_component signal_replicator_0
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation signal_replicator_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface bw_config_cc1 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc1 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc1 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc1 prSafe {false}
	add_instantiation_interface_port bw_config_cc1 bw_config_cc1 bw_config_cc1 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface bw_config_cc2 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc2 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc2 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc2 prSafe {false}
	add_instantiation_interface_port bw_config_cc2 bw_config_cc2 bw_config_cc2 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface radio_config_status conduit INPUT
	set_instantiation_interface_parameter_value radio_config_status associatedClock {}
	set_instantiation_interface_parameter_value radio_config_status associatedReset {}
	set_instantiation_interface_parameter_value radio_config_status prSafe {false}
	add_instantiation_interface_port radio_config_status radio_config_status radio_config_status 68 STD_LOGIC_VECTOR Input
	add_instantiation_interface short_long_prach_sel conduit INPUT
	set_instantiation_interface_parameter_value short_long_prach_sel associatedClock {}
	set_instantiation_interface_parameter_value short_long_prach_sel associatedReset {}
	set_instantiation_interface_parameter_value short_long_prach_sel prSafe {false}
	add_instantiation_interface_port short_long_prach_sel short_long_prach_sel short_long_prach_sel 1 STD_LOGIC Input
	add_instantiation_interface bw_config_cc1_dup1 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc1_dup1 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc1_dup1 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc1_dup1 prSafe {false}
	add_instantiation_interface_port bw_config_cc1_dup1 bw_config_cc1_dup1 bw_config_cc1 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface bw_config_cc2_dup1 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc2_dup1 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc2_dup1 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc2_dup1 prSafe {false}
	add_instantiation_interface_port bw_config_cc2_dup1 bw_config_cc2_dup1 bw_config_cc2 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface radio_config_status_dup1 conduit INPUT
	set_instantiation_interface_parameter_value radio_config_status_dup1 associatedClock {}
	set_instantiation_interface_parameter_value radio_config_status_dup1 associatedReset {}
	set_instantiation_interface_parameter_value radio_config_status_dup1 prSafe {false}
	add_instantiation_interface_port radio_config_status_dup1 radio_config_status_dup1 radio_config_status 68 STD_LOGIC_VECTOR Output
	add_instantiation_interface short_long_prach_sel_dup1 conduit INPUT
	set_instantiation_interface_parameter_value short_long_prach_sel_dup1 associatedClock {}
	set_instantiation_interface_parameter_value short_long_prach_sel_dup1 associatedReset {}
	set_instantiation_interface_parameter_value short_long_prach_sel_dup1 prSafe {false}
	add_instantiation_interface_port short_long_prach_sel_dup1 short_long_prach_sel_dup1 short_long_prach_sel 1 STD_LOGIC Output
	add_instantiation_interface rst_soft_n_dup1 conduit INPUT
	set_instantiation_interface_parameter_value rst_soft_n_dup1 associatedClock {}
	set_instantiation_interface_parameter_value rst_soft_n_dup1 associatedReset {}
	set_instantiation_interface_parameter_value rst_soft_n_dup1 prSafe {false}
	add_instantiation_interface_port rst_soft_n_dup1 rst_soft_n_dup1 rst_soft_n 1 STD_LOGIC Output
	add_instantiation_interface bw_config_cc1_dup2 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc1_dup2 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc1_dup2 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc1_dup2 prSafe {false}
	add_instantiation_interface_port bw_config_cc1_dup2 bw_config_cc1_dup2 bw_config_cc1 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface bw_config_cc2_dup2 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc2_dup2 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc2_dup2 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc2_dup2 prSafe {false}
	add_instantiation_interface_port bw_config_cc2_dup2 bw_config_cc2_dup2 bw_config_cc2 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface radio_config_status_dup2 conduit INPUT
	set_instantiation_interface_parameter_value radio_config_status_dup2 associatedClock {}
	set_instantiation_interface_parameter_value radio_config_status_dup2 associatedReset {}
	set_instantiation_interface_parameter_value radio_config_status_dup2 prSafe {false}
	add_instantiation_interface_port radio_config_status_dup2 radio_config_status_dup2 radio_config_status 68 STD_LOGIC_VECTOR Output
	add_instantiation_interface short_long_prach_sel_dup2 conduit INPUT
	set_instantiation_interface_parameter_value short_long_prach_sel_dup2 associatedClock {}
	set_instantiation_interface_parameter_value short_long_prach_sel_dup2 associatedReset {}
	set_instantiation_interface_parameter_value short_long_prach_sel_dup2 prSafe {false}
	add_instantiation_interface_port short_long_prach_sel_dup2 short_long_prach_sel_dup2 short_long_prach_sel 1 STD_LOGIC Output
	add_instantiation_interface rst_soft_n_dup2 conduit INPUT
	set_instantiation_interface_parameter_value rst_soft_n_dup2 associatedClock {}
	set_instantiation_interface_parameter_value rst_soft_n_dup2 associatedReset {}
	set_instantiation_interface_parameter_value rst_soft_n_dup2 prSafe {false}
	add_instantiation_interface_port rst_soft_n_dup2 rst_soft_n_dup2 rst_soft_n 1 STD_LOGIC Output
	add_instantiation_interface bw_config_cc1_dup3 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc1_dup3 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc1_dup3 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc1_dup3 prSafe {false}
	add_instantiation_interface_port bw_config_cc1_dup3 bw_config_cc1_dup3 bw_config_cc1 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface bw_config_cc2_dup3 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc2_dup3 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc2_dup3 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc2_dup3 prSafe {false}
	add_instantiation_interface_port bw_config_cc2_dup3 bw_config_cc2_dup3 bw_config_cc2 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface radio_config_status_dup3 conduit INPUT
	set_instantiation_interface_parameter_value radio_config_status_dup3 associatedClock {}
	set_instantiation_interface_parameter_value radio_config_status_dup3 associatedReset {}
	set_instantiation_interface_parameter_value radio_config_status_dup3 prSafe {false}
	add_instantiation_interface_port radio_config_status_dup3 radio_config_status_dup3 radio_config_status 68 STD_LOGIC_VECTOR Output
	add_instantiation_interface short_long_prach_sel_dup3 conduit INPUT
	set_instantiation_interface_parameter_value short_long_prach_sel_dup3 associatedClock {}
	set_instantiation_interface_parameter_value short_long_prach_sel_dup3 associatedReset {}
	set_instantiation_interface_parameter_value short_long_prach_sel_dup3 prSafe {false}
	add_instantiation_interface_port short_long_prach_sel_dup3 short_long_prach_sel_dup3 short_long_prach_sel 1 STD_LOGIC Output
	add_instantiation_interface rst_soft_n_dup3 conduit INPUT
	set_instantiation_interface_parameter_value rst_soft_n_dup3 associatedClock {}
	set_instantiation_interface_parameter_value rst_soft_n_dup3 associatedReset {}
	set_instantiation_interface_parameter_value rst_soft_n_dup3 prSafe {false}
	add_instantiation_interface_port rst_soft_n_dup3 rst_soft_n_dup3 rst_soft_n 1 STD_LOGIC Output
	add_instantiation_interface rst_soft_n conduit INPUT
	set_instantiation_interface_parameter_value rst_soft_n associatedClock {}
	set_instantiation_interface_parameter_value rst_soft_n associatedReset {}
	set_instantiation_interface_parameter_value rst_soft_n prSafe {false}
	add_instantiation_interface_port rst_soft_n rst_soft_n rst_soft_n 1 STD_LOGIC Input
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection clock_bridge_csr.out_clk/dxc_ss_top_0.csr_in_clk
	set_connection_parameter_value clock_bridge_csr.out_clk/dxc_ss_top_0.csr_in_clk clockDomainSysInfo {1}
	set_connection_parameter_value clock_bridge_csr.out_clk/dxc_ss_top_0.csr_in_clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/dxc_ss_top_0.csr_in_clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/dxc_ss_top_0.csr_in_clk resetDomainSysInfo {1}
	add_connection clock_bridge_csr.out_clk/ecpri_oran_top_0.csr_in_clk
	set_connection_parameter_value clock_bridge_csr.out_clk/ecpri_oran_top_0.csr_in_clk clockDomainSysInfo {1}
	set_connection_parameter_value clock_bridge_csr.out_clk/ecpri_oran_top_0.csr_in_clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/ecpri_oran_top_0.csr_in_clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/ecpri_oran_top_0.csr_in_clk resetDomainSysInfo {1}
	add_connection clock_bridge_csr.out_clk/h2f_bridge.clk
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_bridge.clk clockDomainSysInfo {1}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_bridge.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_bridge.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_bridge.clk resetDomainSysInfo {1}
	add_connection clock_bridge_csr.out_clk/h2f_lw_bridge.clk
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockDomainSysInfo {1}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk resetDomainSysInfo {1}
	add_connection clock_bridge_csr.out_clk/lphy_ss_top_0.clk_csr
	set_connection_parameter_value clock_bridge_csr.out_clk/lphy_ss_top_0.clk_csr clockDomainSysInfo {1}
	set_connection_parameter_value clock_bridge_csr.out_clk/lphy_ss_top_0.clk_csr clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/lphy_ss_top_0.clk_csr clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/lphy_ss_top_0.clk_csr resetDomainSysInfo {1}
	add_connection clock_bridge_csr.out_clk/radio_config_0.clock_csr
	set_connection_parameter_value clock_bridge_csr.out_clk/radio_config_0.clock_csr clockDomainSysInfo {1}
	set_connection_parameter_value clock_bridge_csr.out_clk/radio_config_0.clock_csr clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/radio_config_0.clock_csr clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/radio_config_0.clock_csr resetDomainSysInfo {1}
	add_connection clock_bridge_csr.out_clk/reset_bridge_csr.clk
	set_connection_parameter_value clock_bridge_csr.out_clk/reset_bridge_csr.clk clockDomainSysInfo {1}
	set_connection_parameter_value clock_bridge_csr.out_clk/reset_bridge_csr.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/reset_bridge_csr.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/reset_bridge_csr.clk resetDomainSysInfo {1}
	add_connection clock_bridge_dsp.out_clk/dxc_ss_top_0.dsp_in_clk
	set_connection_parameter_value clock_bridge_dsp.out_clk/dxc_ss_top_0.dsp_in_clk clockDomainSysInfo {2}
	set_connection_parameter_value clock_bridge_dsp.out_clk/dxc_ss_top_0.dsp_in_clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/dxc_ss_top_0.dsp_in_clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/dxc_ss_top_0.dsp_in_clk resetDomainSysInfo {2}
	add_connection clock_bridge_dsp.out_clk/ecpri_oran_top_0.dsp_in_clk
	set_connection_parameter_value clock_bridge_dsp.out_clk/ecpri_oran_top_0.dsp_in_clk clockDomainSysInfo {2}
	set_connection_parameter_value clock_bridge_dsp.out_clk/ecpri_oran_top_0.dsp_in_clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/ecpri_oran_top_0.dsp_in_clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/ecpri_oran_top_0.dsp_in_clk resetDomainSysInfo {2}
	add_connection clock_bridge_dsp.out_clk/lphy_ss_top_0.clk_dsp
	set_connection_parameter_value clock_bridge_dsp.out_clk/lphy_ss_top_0.clk_dsp clockDomainSysInfo {2}
	set_connection_parameter_value clock_bridge_dsp.out_clk/lphy_ss_top_0.clk_dsp clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/lphy_ss_top_0.clk_dsp clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/lphy_ss_top_0.clk_dsp resetDomainSysInfo {2}
	add_connection clock_bridge_dsp.out_clk/radio_config_0.clock_dsp
	set_connection_parameter_value clock_bridge_dsp.out_clk/radio_config_0.clock_dsp clockDomainSysInfo {2}
	set_connection_parameter_value clock_bridge_dsp.out_clk/radio_config_0.clock_dsp clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/radio_config_0.clock_dsp clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/radio_config_0.clock_dsp resetDomainSysInfo {2}
	add_connection clock_bridge_dsp.out_clk/reset_bridge_dsp.clk
	set_connection_parameter_value clock_bridge_dsp.out_clk/reset_bridge_dsp.clk clockDomainSysInfo {2}
	set_connection_parameter_value clock_bridge_dsp.out_clk/reset_bridge_dsp.clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/reset_bridge_dsp.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/reset_bridge_dsp.clk resetDomainSysInfo {2}
	add_connection clock_bridge_ecpri_rx.out_clk/ecpri_oran_top_0.ecpri_rx_in_clk
	set_connection_parameter_value clock_bridge_ecpri_rx.out_clk/ecpri_oran_top_0.ecpri_rx_in_clk clockDomainSysInfo {3}
	set_connection_parameter_value clock_bridge_ecpri_rx.out_clk/ecpri_oran_top_0.ecpri_rx_in_clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_ecpri_rx.out_clk/ecpri_oran_top_0.ecpri_rx_in_clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_ecpri_rx.out_clk/ecpri_oran_top_0.ecpri_rx_in_clk resetDomainSysInfo {3}
	add_connection clock_bridge_ecpri_tx.out_clk/ecpri_oran_top_0.ecpri_tx_in_clk
	set_connection_parameter_value clock_bridge_ecpri_tx.out_clk/ecpri_oran_top_0.ecpri_tx_in_clk clockDomainSysInfo {4}
	set_connection_parameter_value clock_bridge_ecpri_tx.out_clk/ecpri_oran_top_0.ecpri_tx_in_clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_ecpri_tx.out_clk/ecpri_oran_top_0.ecpri_tx_in_clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_ecpri_tx.out_clk/ecpri_oran_top_0.ecpri_tx_in_clk resetDomainSysInfo {4}
	add_connection clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_dl_in_clk
	set_connection_parameter_value clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_dl_in_clk clockDomainSysInfo {5}
	set_connection_parameter_value clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_dl_in_clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_dl_in_clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_dl_in_clk resetDomainSysInfo {5}
	add_connection clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_ul_in_clk
	set_connection_parameter_value clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_ul_in_clk clockDomainSysInfo {5}
	set_connection_parameter_value clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_ul_in_clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_ul_in_clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/ecpri_oran_top_0.eth_xran_ul_in_clk resetDomainSysInfo {5}
	add_connection clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_dl
	set_connection_parameter_value clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_dl clockDomainSysInfo {5}
	set_connection_parameter_value clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_dl clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_dl clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_dl resetDomainSysInfo {5}
	add_connection clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_ul
	set_connection_parameter_value clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_ul clockDomainSysInfo {5}
	set_connection_parameter_value clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_ul clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_ul clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/lphy_ss_top_0.clk_xran_ul resetDomainSysInfo {5}
	add_connection clock_bridge_eth.out_clk/radio_config_0.clock_eth
	set_connection_parameter_value clock_bridge_eth.out_clk/radio_config_0.clock_eth clockDomainSysInfo {5}
	set_connection_parameter_value clock_bridge_eth.out_clk/radio_config_0.clock_eth clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/radio_config_0.clock_eth clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/radio_config_0.clock_eth resetDomainSysInfo {5}
	add_connection clock_bridge_eth.out_clk/reset_bridge_eth.clk
	set_connection_parameter_value clock_bridge_eth.out_clk/reset_bridge_eth.clk clockDomainSysInfo {5}
	set_connection_parameter_value clock_bridge_eth.out_clk/reset_bridge_eth.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/reset_bridge_eth.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth.out_clk/reset_bridge_eth.clk resetDomainSysInfo {5}
	add_connection dxc_ss_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup2
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup2 endPort {}
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup2 endPortLSB {0}
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup2 startPort {}
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup2 startPortLSB {0}
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup2 width {0}
	add_connection dxc_ss_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup2
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup2 endPort {}
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup2 endPortLSB {0}
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup2 startPort {}
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup2 startPortLSB {0}
	set_connection_parameter_value dxc_ss_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup2 width {0}
	add_connection dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.syncResets {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l1/lphy_ss_top_0.lphy_ss_ul_sink_l1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.syncResets {FALSE}
	set_connection_parameter_value dxc_ss_top_0.ddc_source_l2/lphy_ss_top_0.lphy_ss_ul_sink_l2 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection dxc_ss_top_0.soft_rst/signal_replicator_0.rst_soft_n_dup2
	set_connection_parameter_value dxc_ss_top_0.soft_rst/signal_replicator_0.rst_soft_n_dup2 endPort {}
	set_connection_parameter_value dxc_ss_top_0.soft_rst/signal_replicator_0.rst_soft_n_dup2 endPortLSB {0}
	set_connection_parameter_value dxc_ss_top_0.soft_rst/signal_replicator_0.rst_soft_n_dup2 startPort {}
	set_connection_parameter_value dxc_ss_top_0.soft_rst/signal_replicator_0.rst_soft_n_dup2 startPortLSB {0}
	set_connection_parameter_value dxc_ss_top_0.soft_rst/signal_replicator_0.rst_soft_n_dup2 width {0}
	add_connection ecpri_oran_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup3
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup3 endPort {}
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup3 endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup3 startPort {}
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup3 startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc1/signal_replicator_0.bw_config_cc1_dup3 width {0}
	add_connection ecpri_oran_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup3
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup3 endPort {}
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup3 endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup3 startPort {}
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup3 startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.bw_config_cc2/signal_replicator_0.bw_config_cc2_dup3 width {0}
	add_connection ecpri_oran_top_0.coupling_err_clear/radio_config_0.coupling_err_clear
	set_connection_parameter_value ecpri_oran_top_0.coupling_err_clear/radio_config_0.coupling_err_clear endPort {}
	set_connection_parameter_value ecpri_oran_top_0.coupling_err_clear/radio_config_0.coupling_err_clear endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.coupling_err_clear/radio_config_0.coupling_err_clear startPort {}
	set_connection_parameter_value ecpri_oran_top_0.coupling_err_clear/radio_config_0.coupling_err_clear startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.coupling_err_clear/radio_config_0.coupling_err_clear width {0}
	add_connection ecpri_oran_top_0.cu_coupling_status/radio_config_0.cu_coupling_status
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_status/radio_config_0.cu_coupling_status endPort {}
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_status/radio_config_0.cu_coupling_status endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_status/radio_config_0.cu_coupling_status startPort {}
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_status/radio_config_0.cu_coupling_status startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_status/radio_config_0.cu_coupling_status width {0}
	add_connection ecpri_oran_top_0.cu_coupling_version/radio_config_0.cu_coupling_version
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_version/radio_config_0.cu_coupling_version endPort {}
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_version/radio_config_0.cu_coupling_version endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_version/radio_config_0.cu_coupling_version startPort {}
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_version/radio_config_0.cu_coupling_version startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.cu_coupling_version/radio_config_0.cu_coupling_version width {0}
	add_connection ecpri_oran_top_0.dl_axc_id_intr/radio_config_0.dl_axc_id_intr
	set_connection_parameter_value ecpri_oran_top_0.dl_axc_id_intr/radio_config_0.dl_axc_id_intr endPort {}
	set_connection_parameter_value ecpri_oran_top_0.dl_axc_id_intr/radio_config_0.dl_axc_id_intr endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.dl_axc_id_intr/radio_config_0.dl_axc_id_intr startPort {}
	set_connection_parameter_value ecpri_oran_top_0.dl_axc_id_intr/radio_config_0.dl_axc_id_intr startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.dl_axc_id_intr/radio_config_0.dl_axc_id_intr width {0}
	add_connection ecpri_oran_top_0.downlink_eaxc_id_concat/radio_config_0.downlink_eaxc_id_concat
	set_connection_parameter_value ecpri_oran_top_0.downlink_eaxc_id_concat/radio_config_0.downlink_eaxc_id_concat endPort {}
	set_connection_parameter_value ecpri_oran_top_0.downlink_eaxc_id_concat/radio_config_0.downlink_eaxc_id_concat endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.downlink_eaxc_id_concat/radio_config_0.downlink_eaxc_id_concat startPort {}
	set_connection_parameter_value ecpri_oran_top_0.downlink_eaxc_id_concat/radio_config_0.downlink_eaxc_id_concat startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.downlink_eaxc_id_concat/radio_config_0.downlink_eaxc_id_concat width {0}
	add_connection ecpri_oran_top_0.oran_rx_cplane_concat/lphy_ss_top_0.oran_rx_cplane_concat
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_cplane_concat/lphy_ss_top_0.oran_rx_cplane_concat endPort {}
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_cplane_concat/lphy_ss_top_0.oran_rx_cplane_concat endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_cplane_concat/lphy_ss_top_0.oran_rx_cplane_concat startPort {}
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_cplane_concat/lphy_ss_top_0.oran_rx_cplane_concat startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_cplane_concat/lphy_ss_top_0.oran_rx_cplane_concat width {0}
	add_connection ecpri_oran_top_0.oran_rx_uplane_concat/lphy_ss_top_0.oran_rx_uplane_concat
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_uplane_concat/lphy_ss_top_0.oran_rx_uplane_concat endPort {}
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_uplane_concat/lphy_ss_top_0.oran_rx_uplane_concat endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_uplane_concat/lphy_ss_top_0.oran_rx_uplane_concat startPort {}
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_uplane_concat/lphy_ss_top_0.oran_rx_uplane_concat startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.oran_rx_uplane_concat/lphy_ss_top_0.oran_rx_uplane_concat width {0}
	add_connection ecpri_oran_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup3
	set_connection_parameter_value ecpri_oran_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup3 endPort {}
	set_connection_parameter_value ecpri_oran_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup3 endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup3 startPort {}
	set_connection_parameter_value ecpri_oran_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup3 startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup3 width {0}
	add_connection ecpri_oran_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel_dup3
	set_connection_parameter_value ecpri_oran_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel_dup3 endPort {}
	set_connection_parameter_value ecpri_oran_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel_dup3 endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel_dup3 startPort {}
	set_connection_parameter_value ecpri_oran_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel_dup3 startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel_dup3 width {0}
	add_connection ecpri_oran_top_0.ul_axc_id_intr/radio_config_0.ul_eaxc_id_intr
	set_connection_parameter_value ecpri_oran_top_0.ul_axc_id_intr/radio_config_0.ul_eaxc_id_intr endPort {}
	set_connection_parameter_value ecpri_oran_top_0.ul_axc_id_intr/radio_config_0.ul_eaxc_id_intr endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.ul_axc_id_intr/radio_config_0.ul_eaxc_id_intr startPort {}
	set_connection_parameter_value ecpri_oran_top_0.ul_axc_id_intr/radio_config_0.ul_eaxc_id_intr startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.ul_axc_id_intr/radio_config_0.ul_eaxc_id_intr width {0}
	add_connection ecpri_oran_top_0.ul_req_disable/radio_config_0.ul_req_disable
	set_connection_parameter_value ecpri_oran_top_0.ul_req_disable/radio_config_0.ul_req_disable endPort {}
	set_connection_parameter_value ecpri_oran_top_0.ul_req_disable/radio_config_0.ul_req_disable endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.ul_req_disable/radio_config_0.ul_req_disable startPort {}
	set_connection_parameter_value ecpri_oran_top_0.ul_req_disable/radio_config_0.ul_req_disable startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.ul_req_disable/radio_config_0.ul_req_disable width {0}
	add_connection ecpri_oran_top_0.ul_rtc_id_intr/radio_config_0.ul_rtc_id_intr
	set_connection_parameter_value ecpri_oran_top_0.ul_rtc_id_intr/radio_config_0.ul_rtc_id_intr endPort {}
	set_connection_parameter_value ecpri_oran_top_0.ul_rtc_id_intr/radio_config_0.ul_rtc_id_intr endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.ul_rtc_id_intr/radio_config_0.ul_rtc_id_intr startPort {}
	set_connection_parameter_value ecpri_oran_top_0.ul_rtc_id_intr/radio_config_0.ul_rtc_id_intr startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.ul_rtc_id_intr/radio_config_0.ul_rtc_id_intr width {0}
	add_connection ecpri_oran_top_0.uplink_eaxc_id_concat/radio_config_0.uplink_eaxc_id_concat
	set_connection_parameter_value ecpri_oran_top_0.uplink_eaxc_id_concat/radio_config_0.uplink_eaxc_id_concat endPort {}
	set_connection_parameter_value ecpri_oran_top_0.uplink_eaxc_id_concat/radio_config_0.uplink_eaxc_id_concat endPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.uplink_eaxc_id_concat/radio_config_0.uplink_eaxc_id_concat startPort {}
	set_connection_parameter_value ecpri_oran_top_0.uplink_eaxc_id_concat/radio_config_0.uplink_eaxc_id_concat startPortLSB {0}
	set_connection_parameter_value ecpri_oran_top_0.uplink_eaxc_id_concat/radio_config_0.uplink_eaxc_id_concat width {0}
	add_connection ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.syncResets {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_cplane_source/lphy_ss_top_0.xran_demapper_cplane_source qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.syncResets {FALSE}
	set_connection_parameter_value ecpri_oran_top_0.xran_demapper_source/lphy_ss_top_0.xran_demapper_source qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge addressMapSysInfo {}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge addressWidthSysInfo {23}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge arbitrationPriority {1}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge baseAddress {0x00400000}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge defaultConnection {0}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge domainAlias {}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_bridge.m0/lphy_ss_top_0.pb_mm_bridge slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 addressWidthSysInfo {20}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 baseAddress {0x000a0000}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_top_0.h2f_lw_bridge_s0 slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 addressWidthSysInfo {20}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 baseAddress {0x0000}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_top_0.h2f_lw_bridge_s0 slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 addressWidthSysInfo {20}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 baseAddress {0x00080000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top_0.h2f_lw_bridge_s0 slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/radio_config_0.csr
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr addressWidthSysInfo {20}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr baseAddress {0x00090000}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/radio_config_0.csr slaveDataWidthSysInfo {-1}
	add_connection lphy_ss_top_0.bw_confg_cc1/signal_replicator_0.bw_config_cc1_dup1
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc1/signal_replicator_0.bw_config_cc1_dup1 endPort {}
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc1/signal_replicator_0.bw_config_cc1_dup1 endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc1/signal_replicator_0.bw_config_cc1_dup1 startPort {}
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc1/signal_replicator_0.bw_config_cc1_dup1 startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc1/signal_replicator_0.bw_config_cc1_dup1 width {0}
	add_connection lphy_ss_top_0.bw_confg_cc2/signal_replicator_0.bw_config_cc2_dup1
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc2/signal_replicator_0.bw_config_cc2_dup1 endPort {}
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc2/signal_replicator_0.bw_config_cc2_dup1 endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc2/signal_replicator_0.bw_config_cc2_dup1 startPort {}
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc2/signal_replicator_0.bw_config_cc2_dup1 startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.bw_confg_cc2/signal_replicator_0.bw_config_cc2_dup1 width {0}
	add_connection lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.syncResets {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l1/ecpri_oran_top_0.coupling_prach_sink_l1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.syncResets {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_avst_sink_l2/ecpri_oran_top_0.coupling_prach_sink_l2 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection lphy_ss_top_0.coupling_prach_timing_ref/ecpri_oran_top_0.coupling_prach_timing_ref
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_timing_ref/ecpri_oran_top_0.coupling_prach_timing_ref endPort {}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_timing_ref/ecpri_oran_top_0.coupling_prach_timing_ref endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_timing_ref/ecpri_oran_top_0.coupling_prach_timing_ref startPort {}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_timing_ref/ecpri_oran_top_0.coupling_prach_timing_ref startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.coupling_prach_timing_ref/ecpri_oran_top_0.coupling_prach_timing_ref width {0}
	add_connection lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.syncResets {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l1/ecpri_oran_top_0.coupling_pusch_sink_l1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.syncResets {FALSE}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_avst_sink_l2/ecpri_oran_top_0.coupling_pusch_sink_l2 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection lphy_ss_top_0.coupling_pusch_timing_ref/ecpri_oran_top_0.coupling_pusch_timing_ref
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_timing_ref/ecpri_oran_top_0.coupling_pusch_timing_ref endPort {}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_timing_ref/ecpri_oran_top_0.coupling_pusch_timing_ref endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_timing_ref/ecpri_oran_top_0.coupling_pusch_timing_ref startPort {}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_timing_ref/ecpri_oran_top_0.coupling_pusch_timing_ref startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.coupling_pusch_timing_ref/ecpri_oran_top_0.coupling_pusch_timing_ref width {0}
	add_connection lphy_ss_top_0.dl_input_hfn_pulse/radio_config_0.dl_input_hfn_pulse
	set_connection_parameter_value lphy_ss_top_0.dl_input_hfn_pulse/radio_config_0.dl_input_hfn_pulse endPort {}
	set_connection_parameter_value lphy_ss_top_0.dl_input_hfn_pulse/radio_config_0.dl_input_hfn_pulse endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.dl_input_hfn_pulse/radio_config_0.dl_input_hfn_pulse startPort {}
	set_connection_parameter_value lphy_ss_top_0.dl_input_hfn_pulse/radio_config_0.dl_input_hfn_pulse startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.dl_input_hfn_pulse/radio_config_0.dl_input_hfn_pulse width {0}
	add_connection lphy_ss_top_0.dspba_cnfg_param_concat/radio_config_0.dspba_cnfg_param_concat
	set_connection_parameter_value lphy_ss_top_0.dspba_cnfg_param_concat/radio_config_0.dspba_cnfg_param_concat endPort {}
	set_connection_parameter_value lphy_ss_top_0.dspba_cnfg_param_concat/radio_config_0.dspba_cnfg_param_concat endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.dspba_cnfg_param_concat/radio_config_0.dspba_cnfg_param_concat startPort {}
	set_connection_parameter_value lphy_ss_top_0.dspba_cnfg_param_concat/radio_config_0.dspba_cnfg_param_concat startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.dspba_cnfg_param_concat/radio_config_0.dspba_cnfg_param_concat width {0}
	add_connection lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.syncResets {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l1/dxc_ss_top_0.ifft_duc_sink_l1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.syncResets {FALSE}
	set_connection_parameter_value lphy_ss_top_0.ifft_source_l2/dxc_ss_top_0.ifft_duc_sink_l2 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection lphy_ss_top_0.loopback_enable/radio_config_0.loopback_enable
	set_connection_parameter_value lphy_ss_top_0.loopback_enable/radio_config_0.loopback_enable endPort {}
	set_connection_parameter_value lphy_ss_top_0.loopback_enable/radio_config_0.loopback_enable endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.loopback_enable/radio_config_0.loopback_enable startPort {}
	set_connection_parameter_value lphy_ss_top_0.loopback_enable/radio_config_0.loopback_enable startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.loopback_enable/radio_config_0.loopback_enable width {0}
	add_connection lphy_ss_top_0.lphy_ss_conduit_ports_concat/radio_config_0.lphy_ss_conduit_ports_concat
	set_connection_parameter_value lphy_ss_top_0.lphy_ss_conduit_ports_concat/radio_config_0.lphy_ss_conduit_ports_concat endPort {}
	set_connection_parameter_value lphy_ss_top_0.lphy_ss_conduit_ports_concat/radio_config_0.lphy_ss_conduit_ports_concat endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.lphy_ss_conduit_ports_concat/radio_config_0.lphy_ss_conduit_ports_concat startPort {}
	set_connection_parameter_value lphy_ss_top_0.lphy_ss_conduit_ports_concat/radio_config_0.lphy_ss_conduit_ports_concat startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.lphy_ss_conduit_ports_concat/radio_config_0.lphy_ss_conduit_ports_concat width {0}
	add_connection lphy_ss_top_0.radio_config_status/signal_replicator_0.radio_config_status_dup1
	set_connection_parameter_value lphy_ss_top_0.radio_config_status/signal_replicator_0.radio_config_status_dup1 endPort {}
	set_connection_parameter_value lphy_ss_top_0.radio_config_status/signal_replicator_0.radio_config_status_dup1 endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.radio_config_status/signal_replicator_0.radio_config_status_dup1 startPort {}
	set_connection_parameter_value lphy_ss_top_0.radio_config_status/signal_replicator_0.radio_config_status_dup1 startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.radio_config_status/signal_replicator_0.radio_config_status_dup1 width {0}
	add_connection lphy_ss_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup1
	set_connection_parameter_value lphy_ss_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup1 endPort {}
	set_connection_parameter_value lphy_ss_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup1 endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup1 startPort {}
	set_connection_parameter_value lphy_ss_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup1 startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.rst_soft_n/signal_replicator_0.rst_soft_n_dup1 width {0}
	add_connection lphy_ss_top_0.rx_rtc_id/ecpri_oran_top_0.rx_rtc_id
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id/ecpri_oran_top_0.rx_rtc_id endPort {}
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id/ecpri_oran_top_0.rx_rtc_id endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id/ecpri_oran_top_0.rx_rtc_id startPort {}
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id/ecpri_oran_top_0.rx_rtc_id startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id/ecpri_oran_top_0.rx_rtc_id width {0}
	add_connection lphy_ss_top_0.rx_rtc_id_dl/ecpri_oran_top_0.rx_rtc_id_dl
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id_dl/ecpri_oran_top_0.rx_rtc_id_dl endPort {}
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id_dl/ecpri_oran_top_0.rx_rtc_id_dl endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id_dl/ecpri_oran_top_0.rx_rtc_id_dl startPort {}
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id_dl/ecpri_oran_top_0.rx_rtc_id_dl startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.rx_rtc_id_dl/ecpri_oran_top_0.rx_rtc_id_dl width {0}
	add_connection lphy_ss_top_0.rx_u_axc_id/ecpri_oran_top_0.rx_u_axc_id
	set_connection_parameter_value lphy_ss_top_0.rx_u_axc_id/ecpri_oran_top_0.rx_u_axc_id endPort {}
	set_connection_parameter_value lphy_ss_top_0.rx_u_axc_id/ecpri_oran_top_0.rx_u_axc_id endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.rx_u_axc_id/ecpri_oran_top_0.rx_u_axc_id startPort {}
	set_connection_parameter_value lphy_ss_top_0.rx_u_axc_id/ecpri_oran_top_0.rx_u_axc_id startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.rx_u_axc_id/ecpri_oran_top_0.rx_u_axc_id width {0}
	add_connection lphy_ss_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel
	set_connection_parameter_value lphy_ss_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel endPort {}
	set_connection_parameter_value lphy_ss_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel startPort {}
	set_connection_parameter_value lphy_ss_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.short_long_prach_select/signal_replicator_0.short_long_prach_sel width {0}
	add_connection lphy_ss_top_0.ul_input_hfn_pulse/radio_config_0.ul_input_hfn_pulse
	set_connection_parameter_value lphy_ss_top_0.ul_input_hfn_pulse/radio_config_0.ul_input_hfn_pulse endPort {}
	set_connection_parameter_value lphy_ss_top_0.ul_input_hfn_pulse/radio_config_0.ul_input_hfn_pulse endPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.ul_input_hfn_pulse/radio_config_0.ul_input_hfn_pulse startPort {}
	set_connection_parameter_value lphy_ss_top_0.ul_input_hfn_pulse/radio_config_0.ul_input_hfn_pulse startPortLSB {0}
	set_connection_parameter_value lphy_ss_top_0.ul_input_hfn_pulse/radio_config_0.ul_input_hfn_pulse width {0}
	add_connection radio_config_0.bw_config_cc1/signal_replicator_0.bw_config_cc1
	set_connection_parameter_value radio_config_0.bw_config_cc1/signal_replicator_0.bw_config_cc1 endPort {}
	set_connection_parameter_value radio_config_0.bw_config_cc1/signal_replicator_0.bw_config_cc1 endPortLSB {0}
	set_connection_parameter_value radio_config_0.bw_config_cc1/signal_replicator_0.bw_config_cc1 startPort {}
	set_connection_parameter_value radio_config_0.bw_config_cc1/signal_replicator_0.bw_config_cc1 startPortLSB {0}
	set_connection_parameter_value radio_config_0.bw_config_cc1/signal_replicator_0.bw_config_cc1 width {0}
	add_connection radio_config_0.bw_config_cc2/signal_replicator_0.bw_config_cc2
	set_connection_parameter_value radio_config_0.bw_config_cc2/signal_replicator_0.bw_config_cc2 endPort {}
	set_connection_parameter_value radio_config_0.bw_config_cc2/signal_replicator_0.bw_config_cc2 endPortLSB {0}
	set_connection_parameter_value radio_config_0.bw_config_cc2/signal_replicator_0.bw_config_cc2 startPort {}
	set_connection_parameter_value radio_config_0.bw_config_cc2/signal_replicator_0.bw_config_cc2 startPortLSB {0}
	set_connection_parameter_value radio_config_0.bw_config_cc2/signal_replicator_0.bw_config_cc2 width {0}
	add_connection radio_config_0.frame_status/signal_replicator_0.radio_config_status
	set_connection_parameter_value radio_config_0.frame_status/signal_replicator_0.radio_config_status endPort {}
	set_connection_parameter_value radio_config_0.frame_status/signal_replicator_0.radio_config_status endPortLSB {0}
	set_connection_parameter_value radio_config_0.frame_status/signal_replicator_0.radio_config_status startPort {}
	set_connection_parameter_value radio_config_0.frame_status/signal_replicator_0.radio_config_status startPortLSB {0}
	set_connection_parameter_value radio_config_0.frame_status/signal_replicator_0.radio_config_status width {0}
	add_connection radio_config_0.rst_soft_n/signal_replicator_0.rst_soft_n
	set_connection_parameter_value radio_config_0.rst_soft_n/signal_replicator_0.rst_soft_n endPort {}
	set_connection_parameter_value radio_config_0.rst_soft_n/signal_replicator_0.rst_soft_n endPortLSB {0}
	set_connection_parameter_value radio_config_0.rst_soft_n/signal_replicator_0.rst_soft_n startPort {}
	set_connection_parameter_value radio_config_0.rst_soft_n/signal_replicator_0.rst_soft_n startPortLSB {0}
	set_connection_parameter_value radio_config_0.rst_soft_n/signal_replicator_0.rst_soft_n width {0}
	add_connection radio_config_0.short_long_prach_sel/signal_replicator_0.short_long_prach_sel_dup2
	set_connection_parameter_value radio_config_0.short_long_prach_sel/signal_replicator_0.short_long_prach_sel_dup2 endPort {}
	set_connection_parameter_value radio_config_0.short_long_prach_sel/signal_replicator_0.short_long_prach_sel_dup2 endPortLSB {0}
	set_connection_parameter_value radio_config_0.short_long_prach_sel/signal_replicator_0.short_long_prach_sel_dup2 startPort {}
	set_connection_parameter_value radio_config_0.short_long_prach_sel/signal_replicator_0.short_long_prach_sel_dup2 startPortLSB {0}
	set_connection_parameter_value radio_config_0.short_long_prach_sel/signal_replicator_0.short_long_prach_sel_dup2 width {0}
	add_connection reset_bridge_csr.out_reset/dxc_ss_top_0.csr_in_reset
	set_connection_parameter_value reset_bridge_csr.out_reset/dxc_ss_top_0.csr_in_reset clockDomainSysInfo {6}
	set_connection_parameter_value reset_bridge_csr.out_reset/dxc_ss_top_0.csr_in_reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_csr.out_reset/dxc_ss_top_0.csr_in_reset resetDomainSysInfo {6}
	add_connection reset_bridge_csr.out_reset/ecpri_oran_top_0.csr_in_reset
	set_connection_parameter_value reset_bridge_csr.out_reset/ecpri_oran_top_0.csr_in_reset clockDomainSysInfo {6}
	set_connection_parameter_value reset_bridge_csr.out_reset/ecpri_oran_top_0.csr_in_reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_csr.out_reset/ecpri_oran_top_0.csr_in_reset resetDomainSysInfo {6}
	add_connection reset_bridge_csr.out_reset/h2f_bridge.reset
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_bridge.reset clockDomainSysInfo {6}
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_bridge.reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_bridge.reset resetDomainSysInfo {6}
	add_connection reset_bridge_csr.out_reset/h2f_lw_bridge.reset
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_lw_bridge.reset clockDomainSysInfo {6}
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_lw_bridge.reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_lw_bridge.reset resetDomainSysInfo {6}
	add_connection reset_bridge_csr.out_reset/lphy_ss_top_0.reset_csr
	set_connection_parameter_value reset_bridge_csr.out_reset/lphy_ss_top_0.reset_csr clockDomainSysInfo {6}
	set_connection_parameter_value reset_bridge_csr.out_reset/lphy_ss_top_0.reset_csr clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_csr.out_reset/lphy_ss_top_0.reset_csr resetDomainSysInfo {6}
	add_connection reset_bridge_csr.out_reset/radio_config_0.reset_csr_n
	set_connection_parameter_value reset_bridge_csr.out_reset/radio_config_0.reset_csr_n clockDomainSysInfo {6}
	set_connection_parameter_value reset_bridge_csr.out_reset/radio_config_0.reset_csr_n clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_csr.out_reset/radio_config_0.reset_csr_n resetDomainSysInfo {6}
	add_connection reset_bridge_dsp.out_reset/dxc_ss_top_0.dsp_in_reset
	set_connection_parameter_value reset_bridge_dsp.out_reset/dxc_ss_top_0.dsp_in_reset clockDomainSysInfo {7}
	set_connection_parameter_value reset_bridge_dsp.out_reset/dxc_ss_top_0.dsp_in_reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_dsp.out_reset/dxc_ss_top_0.dsp_in_reset resetDomainSysInfo {7}
	add_connection reset_bridge_dsp.out_reset/ecpri_oran_top_0.dsp_in_reset
	set_connection_parameter_value reset_bridge_dsp.out_reset/ecpri_oran_top_0.dsp_in_reset clockDomainSysInfo {7}
	set_connection_parameter_value reset_bridge_dsp.out_reset/ecpri_oran_top_0.dsp_in_reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_dsp.out_reset/ecpri_oran_top_0.dsp_in_reset resetDomainSysInfo {7}
	add_connection reset_bridge_dsp.out_reset/lphy_ss_top_0.reset_dsp_in
	set_connection_parameter_value reset_bridge_dsp.out_reset/lphy_ss_top_0.reset_dsp_in clockDomainSysInfo {7}
	set_connection_parameter_value reset_bridge_dsp.out_reset/lphy_ss_top_0.reset_dsp_in clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_dsp.out_reset/lphy_ss_top_0.reset_dsp_in resetDomainSysInfo {7}
	add_connection reset_bridge_dsp.out_reset/radio_config_0.reset_dsp_n
	set_connection_parameter_value reset_bridge_dsp.out_reset/radio_config_0.reset_dsp_n clockDomainSysInfo {7}
	set_connection_parameter_value reset_bridge_dsp.out_reset/radio_config_0.reset_dsp_n clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_dsp.out_reset/radio_config_0.reset_dsp_n resetDomainSysInfo {7}
	add_connection reset_bridge_eth.out_reset/ecpri_oran_top_0.eth_xran_dl_in_reset
	set_connection_parameter_value reset_bridge_eth.out_reset/ecpri_oran_top_0.eth_xran_dl_in_reset clockDomainSysInfo {8}
	set_connection_parameter_value reset_bridge_eth.out_reset/ecpri_oran_top_0.eth_xran_dl_in_reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_eth.out_reset/ecpri_oran_top_0.eth_xran_dl_in_reset resetDomainSysInfo {8}
	add_connection reset_bridge_eth.out_reset/ecpri_oran_top_0.eth_xran_ul_in_reset
	set_connection_parameter_value reset_bridge_eth.out_reset/ecpri_oran_top_0.eth_xran_ul_in_reset clockDomainSysInfo {8}
	set_connection_parameter_value reset_bridge_eth.out_reset/ecpri_oran_top_0.eth_xran_ul_in_reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_eth.out_reset/ecpri_oran_top_0.eth_xran_ul_in_reset resetDomainSysInfo {8}
	add_connection reset_bridge_eth.out_reset/lphy_ss_top_0.reset_xran_dl
	set_connection_parameter_value reset_bridge_eth.out_reset/lphy_ss_top_0.reset_xran_dl clockDomainSysInfo {8}
	set_connection_parameter_value reset_bridge_eth.out_reset/lphy_ss_top_0.reset_xran_dl clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_eth.out_reset/lphy_ss_top_0.reset_xran_dl resetDomainSysInfo {8}
	add_connection reset_bridge_eth.out_reset/lphy_ss_top_0.reset_xran_ul
	set_connection_parameter_value reset_bridge_eth.out_reset/lphy_ss_top_0.reset_xran_ul clockDomainSysInfo {8}
	set_connection_parameter_value reset_bridge_eth.out_reset/lphy_ss_top_0.reset_xran_ul clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_eth.out_reset/lphy_ss_top_0.reset_xran_ul resetDomainSysInfo {8}
	add_connection reset_bridge_eth.out_reset/radio_config_0.reset_eth_n
	set_connection_parameter_value reset_bridge_eth.out_reset/radio_config_0.reset_eth_n clockDomainSysInfo {8}
	set_connection_parameter_value reset_bridge_eth.out_reset/radio_config_0.reset_eth_n clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_eth.out_reset/radio_config_0.reset_eth_n resetDomainSysInfo {8}

	# add the exports
	set_interface_property clock_bridge_csr_in_clk EXPORT_OF clock_bridge_csr.in_clk
	set_interface_property clock_bridge_dsp_in_clk EXPORT_OF clock_bridge_dsp.in_clk
	set_interface_property clock_bridge_ecpri_rx_in_clk EXPORT_OF clock_bridge_ecpri_rx.in_clk
	set_interface_property clock_bridge_ecpri_tx_in_clk EXPORT_OF clock_bridge_ecpri_tx.in_clk
	set_interface_property clock_bridge_eth_in_clk EXPORT_OF clock_bridge_eth.in_clk
	set_interface_property h2f_bridge_s0 EXPORT_OF h2f_bridge.s0
	set_interface_property h2f_lw_bridge_s0 EXPORT_OF h2f_lw_bridge.s0
	set_interface_property radio_config_0_auxn_tx_rfp EXPORT_OF radio_config_0.auxN_tx_rfp
	set_interface_property radio_config_0_timeout_cntr_intr_cplane EXPORT_OF radio_config_0.timeout_cntr_intr_cplane
	set_interface_property radio_config_0_timeout_cntr_intr_uplane EXPORT_OF radio_config_0.timeout_cntr_intr_uplane
	set_interface_property radio_config_0_timeout_cntr_intr_clear EXPORT_OF radio_config_0.timeout_cntr_intr_clear
	set_interface_property radio_config_0_timeout_cntr_intr_mask EXPORT_OF radio_config_0.timeout_cntr_intr_mask
	set_interface_property radio_config_0_fifo_full_intr_mask EXPORT_OF radio_config_0.fifo_full_intr_mask
	set_interface_property radio_config_0_fifo_full_intr_clear EXPORT_OF radio_config_0.fifo_full_intr_clear
	set_interface_property radio_config_0_timeout_intr_idle_ms EXPORT_OF radio_config_0.timeout_intr_idle_ms
	set_interface_property radio_config_0_fifo_ful_intr EXPORT_OF radio_config_0.fifo_ful_intr
	set_interface_property csr_in_reset EXPORT_OF reset_bridge_csr.in_reset
	set_interface_property dsp_in_reset EXPORT_OF reset_bridge_dsp.in_reset
	set_interface_property eth_in_reset EXPORT_OF reset_bridge_eth.in_reset
	set_interface_property ddc_avst_sink EXPORT_OF dxc_ss_top_0.ddc_avst_sink
	set_interface_property duc_avst_source EXPORT_OF dxc_ss_top_0.duc_avst_source
	set_interface_property dxc_ss_top_0_capt_duc_source_l1 EXPORT_OF dxc_ss_top_0.capt_duc_source_l1
	set_interface_property dxc_ss_top_0_capt_duc_source_l2 EXPORT_OF dxc_ss_top_0.capt_duc_source_l2
	set_interface_property dxc_ss_top_0_capt_summer_source EXPORT_OF dxc_ss_top_0.capt_summer_source
	set_interface_property dxc_ss_top_0_capt_mixer_source_l1 EXPORT_OF dxc_ss_top_0.capt_mixer_source_l1
	set_interface_property dxc_ss_top_0_capt_mixer_source_l2 EXPORT_OF dxc_ss_top_0.capt_mixer_source_l2
	set_interface_property dxc_ss_top_0_rfp_pulse EXPORT_OF dxc_ss_top_0.rfp_pulse
	set_interface_property dxc_ss_top_0_capt_ddc_source_l1 EXPORT_OF dxc_ss_top_0.capt_ddc_source_l1
	set_interface_property dxc_ss_top_0_capt_ddc_source_l2 EXPORT_OF dxc_ss_top_0.capt_ddc_source_l2
	set_interface_property ecpri_oran_top_0_avst_source_ul EXPORT_OF ecpri_oran_top_0.avst_source_ul
	set_interface_property ecpri_oran_top_0_avst_sink_dl EXPORT_OF ecpri_oran_top_0.avst_sink_dl
	set_interface_property ecpri_ext_sink EXPORT_OF ecpri_oran_top_0.ecpri_ext_sink
	set_interface_property ecpri_ext_source EXPORT_OF ecpri_oran_top_0.ecpri_ext_source
	set_interface_property ptp_tod_concat_out EXPORT_OF ecpri_oran_top_0.ptp_tod
	set_interface_property rx_pcs_ready EXPORT_OF ecpri_oran_top_0.rx_pcs_ready
	set_interface_property tx_lanes_stable EXPORT_OF ecpri_oran_top_0.tx_lanes_stable
	set_interface_property tx_time_of_day_96b_data EXPORT_OF ecpri_oran_top_0.tx_tod_96b_data
	set_interface_property rx_time_of_day_96b_data EXPORT_OF ecpri_oran_top_0.rx_tod_96b_data
	set_interface_property ecpri_oran_top_0_oran_tx_tod_96b_data EXPORT_OF ecpri_oran_top_0.oran_tx_tod_96b_data
	set_interface_property ecpri_oran_top_0_oran_rx_tod_96b_data EXPORT_OF ecpri_oran_top_0.oran_rx_tod_96b_data
	set_interface_property ecpri_oran_top_0_ul_arb_output_fifo_full EXPORT_OF ecpri_oran_top_0.ul_arb_output_fifo_full
	set_interface_property ecpri_oran_top_0_idl_time_cntr_cplane_in_valid EXPORT_OF ecpri_oran_top_0.idl_time_cntr_cplane_in_valid
	set_interface_property ecpri_oran_top_0_idl_time_cntr_uplane_in_valid EXPORT_OF ecpri_oran_top_0.idl_time_cntr_uplane_in_valid
	set_interface_property lphy_ss_top_0_scheduler_source_l1 EXPORT_OF lphy_ss_top_0.scheduler_source_l1
	set_interface_property lphy_ss_top_0_scheduler_source_l2 EXPORT_OF lphy_ss_top_0.scheduler_source_l2
	set_interface_property lphy_ss_top_0_fft_source_l1 EXPORT_OF lphy_ss_top_0.fft_source_l1
	set_interface_property lphy_ss_top_0_fft_source_l2 EXPORT_OF lphy_ss_top_0.fft_source_l2
	set_interface_property coupling_pusch_inj_sink_l1 EXPORT_OF lphy_ss_top_0.coupling_pusch_inj_sink_l1
	set_interface_property coupling_pusch_inj_sink_l2 EXPORT_OF lphy_ss_top_0.coupling_pusch_inj_sink_l2
	set_interface_property coupling_prach_inj_sink_l1 EXPORT_OF lphy_ss_top_0.coupling_prach_inj_sink_l1
	set_interface_property coupling_prach_inj_sink_l2 EXPORT_OF lphy_ss_top_0.coupling_prach_inj_sink_l2
	set_interface_property lphy_ss_top_0_pb_avst_sink EXPORT_OF lphy_ss_top_0.pb_avst_sink
	set_interface_property prach_output_sop_count EXPORT_OF lphy_ss_top_0.output_sop_count
	set_interface_property prach_output_valid_count EXPORT_OF lphy_ss_top_0.output_valid_count
	set_interface_property lphy_ss_top_0_capt_ifft_source_l1 EXPORT_OF lphy_ss_top_0.capt_ifft_source_l1
	set_interface_property lphy_ss_top_0_capt_ifft_source_l2 EXPORT_OF lphy_ss_top_0.capt_ifft_source_l2
	set_interface_property lphy_ss_top_0_capt_prach_out_source_l1 EXPORT_OF lphy_ss_top_0.capt_prach_out_source_l1
	set_interface_property lphy_ss_top_0_capt_prach_out_source_l2 EXPORT_OF lphy_ss_top_0.capt_prach_out_source_l2
	set_interface_property lphy_ss_top_0_prach_ant_mux_fifo_full EXPORT_OF lphy_ss_top_0.prach_ant_mux_fifo_full
	set_interface_property inj_pusch_timing_ref EXPORT_OF lphy_ss_top_0.inj_pusch_timing_ref
	set_interface_property inj_prach_timing_ref EXPORT_OF lphy_ss_top_0.inj_prach_timing_ref

	# set values for exposed HDL parameters
	set_domain_assignment h2f_bridge.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment h2f_bridge.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment h2f_bridge.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment h2f_bridge.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment h2f_bridge.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment h2f_bridge.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment h2f_bridge.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment h2f_bridge.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment h2f_bridge.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment h2f_bridge.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment h2f_bridge.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment h2f_bridge.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment h2f_bridge.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment h2f_bridge.m0 qsys_mm.syncResets TRUE
	set_domain_assignment h2f_bridge.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.syncResets TRUE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
	set_postadaptation_assignment mm_interconnect_1|crosser_003.out/rsp_mux.sink1 qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_agent.cp/router_001.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_cmd_width_adapter.src/cmd_demux_001.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_limiter.rsp_src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_agent.cp/router_002.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_cmd_width_adapter.src/cmd_demux_002.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_rsp_width_adapter.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_rx_dma_ch1_write_master_agent.cp/router_003.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_agent.cp/router_004.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_cmd_width_adapter.src/cmd_demux_004.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_limiter.rsp_src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_agent.cp/router_005.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_cmd_width_adapter.src/cmd_demux_005.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_rsp_width_adapter.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_read_master_agent.cp/router_006.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|ftile_25gbe_1588_tx_dma_ch1_read_master_limiter.rsp_src/ftile_25gbe_1588_tx_dma_ch1_read_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|router_001.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_limiter.cmd_sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|router_002.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_cmd_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|router_003.src/cmd_demux_003.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|router_004.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_limiter.cmd_sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|router_005.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_cmd_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|router_006.src/ftile_25gbe_1588_tx_dma_ch1_read_master_limiter.cmd_sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|router_007.src/rsp_demux.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|router_008.src/rsp_demux_001.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|rsp_demux.src0/crosser_002.in qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|rsp_demux_001.src0/crosser_003.in qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|rsp_mux_001.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_read_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|rsp_mux_002.src/ftile_25gbe_1588_rx_dma_ch1_prefetcher_write_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|rsp_mux_003.src/ftile_25gbe_1588_rx_dma_ch1_write_master_agent.rp qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|rsp_mux_004.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_read_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1
	set_postadaptation_assignment mm_interconnect_1|rsp_mux_005.src/ftile_25gbe_1588_tx_dma_ch1_prefetcher_write_master_rsp_width_adapter.sink qsys_mm.postTransform.pipelineCount 1

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="clock_bridge_csr">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
 <element __value="clock_bridge_dsp">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="clock_bridge_ecpri_rx">
  <datum __value="_sortIndex" value="10" type="int" />
 </element>
 <element __value="clock_bridge_ecpri_tx">
  <datum __value="_sortIndex" value="9" type="int" />
 </element>
 <element __value="clock_bridge_eth">
  <datum __value="_sortIndex" value="8" type="int" />
 </element>
 <element __value="dma_subsys.ftile_25gbe_rx_dma_ch1_reset">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="dma_subsys.ftile_25gbe_tx_dma_ch1_reset">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="dxc_ss_top_0">
  <datum __value="_sortIndex" value="1" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="dxc_ss_top_0.ddc_busin">
  <datum __value="baseAddress" value="589824" type="String" />
 </element>
 <element __value="dxc_ss_top_0.duc_busin">
  <datum __value="baseAddress" value="524288" type="String" />
 </element>
 <element __value="dxc_ss_top_0.h2f_lw_bridge_s0">
  <datum __value="baseAddress" value="655360" type="String" />
 </element>
 <element __value="ecpri_oran_top_0">
  <datum __value="_sortIndex" value="2" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="ecpri_oran_top_0.ecpri_csr">
  <datum __value="baseAddress" value="262144" type="String" />
 </element>
 <element __value="ecpri_oran_top_0.h2f_lw_bridge_s0">
  <datum __value="_lockedAddress" value="0" type="boolean" />
  <datum __value="baseAddress" value="0" type="String" />
 </element>
 <element __value="ed_synth_0.capture_if_csr_dsp_capture">
  <datum __value="_lockedAddress" value="1" type="boolean" />
  <datum __value="baseAddress" value="1069056" type="String" />
 </element>
 <element __value="ed_synth_0.capture_if_csr_ecpri_capture">
  <datum __value="_lockedAddress" value="1" type="boolean" />
  <datum __value="baseAddress" value="1056768" type="String" />
 </element>
 <element __value="ed_synth_0.emif_fm_0_0_addr_span_1_cntl">
  <datum __value="baseAddress" value="1085440" type="String" />
 </element>
 <element __value="ed_synth_0.fifo_status_monitoring_0_csr">
  <datum __value="baseAddress" value="679936" type="String" />
 </element>
 <element __value="ed_synth_0.pattern_buffer_0_csr">
  <datum __value="baseAddress" value="1073152" type="String" />
 </element>
 <element __value="ed_synth_0.xran_timestamp_csr">
  <datum __value="baseAddress" value="684032" type="String" />
 </element>
 <element __value="ftile_subsys.ptp_tile_adapter_i_reconfig_clk">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="ftile_subsys.ptp_tile_adapter_i_reconfig_reset">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="ftile_subsys.ptp_tile_adapter_reconfig_ptp_asym">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="ftile_subsys.ptp_tile_adapter_reconfig_ptp_p2p">
  <datum __value="_lockedAddress" value="0" type="boolean" />
 </element>
 <element __value="h2f_bridge">
  <datum __value="_sortIndex" value="3" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="h2f_bridge.s0">
  <datum __value="baseAddress" value="4718592" type="String" />
 </element>
 <element __value="h2f_lw_bridge">
  <datum __value="_sortIndex" value="4" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0">
  <datum __value="_sortIndex" value="0" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.fft1_busin">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.fft2_busin">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.h2f_lw_bridge_s0">
  <datum __value="_lockedAddress" value="0" type="boolean" />
  <datum __value="baseAddress" value="524288" type="String" />
 </element>
 <element __value="lphy_ss_top_0.ifft1_busin">
  <datum __value="_lockedAddress" value="1" type="boolean" />
  <datum __value="baseAddress" value="655360" type="String" />
 </element>
 <element __value="lphy_ss_top_0.ifft2_busin">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.long_prach_lw_bridge_l1">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.long_prach_lw_bridge_l2">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.pb_ddr_csr">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.pb_lw_bridge">
  <datum __value="_lockedAddress" value="1" type="boolean" />
  <datum __value="baseAddress" value="1060864" type="String" />
 </element>
 <element __value="lphy_ss_top_0.pb_mm_bridge">
  <datum __value="_lockedAddress" value="0" type="boolean" />
  <datum __value="baseAddress" value="4194304" type="String" />
 </element>
 <element __value="lphy_ss_top_0.short_prach_lw_bridge_l1">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.short_prach_lw_bridge_l2">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="lphy_ss_top_0.ul_csr">
  <datum __value="_lockedAddress" value="1" type="boolean" />
 </element>
 <element __value="radio_config_0">
  <datum __value="_sortIndex" value="5" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="radio_config_0.csr">
  <datum __value="_lockedAddress" value="0" type="boolean" />
  <datum __value="baseAddress" value="589824" type="String" />
 </element>
 <element __value="reset_bridge_csr">
  <datum __value="_sortIndex" value="13" type="int" />
 </element>
 <element __value="reset_bridge_dsp">
  <datum __value="_sortIndex" value="12" type="int" />
 </element>
 <element __value="reset_bridge_eth">
  <datum __value="_sortIndex" value="14" type="int" />
 </element>
 <element __value="signal_replicator_0">
  <datum __value="_sortIndex" value="11" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {phipps_peak.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {phipps_peak}
	set_module_property SYSTEM_SCRIPTS {
<systemScripts/>
}

	# save the system
	sync_sysinfo_parameters
	save_system phipps_peak
}

# create the system "rst_ss"
proc do_create_rst_ss {} {
	# create the system
	create_system rst_ss
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component rst_csr ip/rst_ss/rst_csr.ip altera_reset_bridge rst_csr 19.2.0
	load_component rst_csr
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rst_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component rst_dsp ip/rst_ss/rst_dsp.ip altera_reset_bridge rst_dsp 19.2.0
	load_component rst_dsp
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rst_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component rst_eth ip/rst_ss/rst_eth.ip altera_reset_bridge rst_eth 19.2.0
	load_component rst_eth
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rst_eth
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the exports
	set_interface_property rst_csr_clk EXPORT_OF rst_csr.clk
	set_interface_property rst_csr_in_reset EXPORT_OF rst_csr.in_reset
	set_interface_property rst_csr_out_reset EXPORT_OF rst_csr.out_reset
	set_interface_property rst_dsp_clk EXPORT_OF rst_dsp.clk
	set_interface_property rst_dsp_in_reset EXPORT_OF rst_dsp.in_reset
	set_interface_property rst_dsp_out_reset EXPORT_OF rst_dsp.out_reset
	set_interface_property rst_eth_clk EXPORT_OF rst_eth.clk
	set_interface_property rst_eth_in_reset EXPORT_OF rst_eth.in_reset
	set_interface_property rst_eth_out_reset EXPORT_OF rst_eth.out_reset

	# set values for exposed HDL parameters

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="rst_csr">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="rst_dsp">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="rst_eth">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {rst_ss.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {rst_ss}

	# save the system
	sync_sysinfo_parameters
	save_system rst_ss
}

# create the system "sys_manager"
proc do_create_sys_manager {} {
	# create the system
	create_system sys_manager
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component clk_100 ip/qsys_top/clk_100.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component clk_100
	set_component_parameter_value EXPLICIT_CLOCK_RATE {100000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_100
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {100000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {100000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component dma_subsys_port0_rx_dma_resetn ip/sys_manager/dma_subsys_port0_rx_dma_resetn.ip altera_reset_bridge dma_subsys_port0_rx_dma_resetn 19.2.0
	load_component dma_subsys_port0_rx_dma_resetn
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation dma_subsys_port0_rx_dma_resetn
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component dma_subsys_port1_rx_dma_resetn ip/sys_manager/dma_subsys_port1_rx_dma_resetn.ip altera_reset_bridge dma_subsys_port1_rx_dma_resetn 19.2.0
	load_component dma_subsys_port1_rx_dma_resetn
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation dma_subsys_port1_rx_dma_resetn
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component ftile_iopll_ptp_sampling ip/qsys_top/qsys_top_iopll_0.ip altera_iopll iopll_0 19.3.1
	load_component ftile_iopll_ptp_sampling
	set_component_parameter_value gui_active_clk {0}
	set_component_parameter_value gui_c_cnt_in_src0 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src1 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src2 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src3 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src4 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src5 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src6 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src7 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src8 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_cal_code_hex_file {iossm.hex}
	set_component_parameter_value gui_cal_converge {0}
	set_component_parameter_value gui_cal_error {cal_clean}
	set_component_parameter_value gui_cascade_counter0 {0}
	set_component_parameter_value gui_cascade_counter1 {0}
	set_component_parameter_value gui_cascade_counter10 {0}
	set_component_parameter_value gui_cascade_counter11 {0}
	set_component_parameter_value gui_cascade_counter12 {0}
	set_component_parameter_value gui_cascade_counter13 {0}
	set_component_parameter_value gui_cascade_counter14 {0}
	set_component_parameter_value gui_cascade_counter15 {0}
	set_component_parameter_value gui_cascade_counter16 {0}
	set_component_parameter_value gui_cascade_counter17 {0}
	set_component_parameter_value gui_cascade_counter2 {0}
	set_component_parameter_value gui_cascade_counter3 {0}
	set_component_parameter_value gui_cascade_counter4 {0}
	set_component_parameter_value gui_cascade_counter5 {0}
	set_component_parameter_value gui_cascade_counter6 {0}
	set_component_parameter_value gui_cascade_counter7 {0}
	set_component_parameter_value gui_cascade_counter8 {0}
	set_component_parameter_value gui_cascade_counter9 {0}
	set_component_parameter_value gui_cascade_outclk_index {0}
	set_component_parameter_value gui_clk_bad {0}
	set_component_parameter_value gui_clock_name_global {0}
	set_component_parameter_value gui_clock_name_string0 {outclk0}
	set_component_parameter_value gui_clock_name_string1 {outclk1}
	set_component_parameter_value gui_clock_name_string10 {outclk10}
	set_component_parameter_value gui_clock_name_string11 {outclk11}
	set_component_parameter_value gui_clock_name_string12 {outclk12}
	set_component_parameter_value gui_clock_name_string13 {outclk13}
	set_component_parameter_value gui_clock_name_string14 {outclk14}
	set_component_parameter_value gui_clock_name_string15 {outclk15}
	set_component_parameter_value gui_clock_name_string16 {outclk16}
	set_component_parameter_value gui_clock_name_string17 {outclk17}
	set_component_parameter_value gui_clock_name_string2 {outclk2}
	set_component_parameter_value gui_clock_name_string3 {outclk3}
	set_component_parameter_value gui_clock_name_string4 {outclk4}
	set_component_parameter_value gui_clock_name_string5 {outclk5}
	set_component_parameter_value gui_clock_name_string6 {outclk6}
	set_component_parameter_value gui_clock_name_string7 {outclk7}
	set_component_parameter_value gui_clock_name_string8 {outclk8}
	set_component_parameter_value gui_clock_name_string9 {outclk9}
	set_component_parameter_value gui_clock_to_compensate {0}
	set_component_parameter_value gui_debug_mode {0}
	set_component_parameter_value gui_divide_factor_c0 {6}
	set_component_parameter_value gui_divide_factor_c1 {6}
	set_component_parameter_value gui_divide_factor_c10 {6}
	set_component_parameter_value gui_divide_factor_c11 {6}
	set_component_parameter_value gui_divide_factor_c12 {6}
	set_component_parameter_value gui_divide_factor_c13 {6}
	set_component_parameter_value gui_divide_factor_c14 {6}
	set_component_parameter_value gui_divide_factor_c15 {6}
	set_component_parameter_value gui_divide_factor_c16 {6}
	set_component_parameter_value gui_divide_factor_c17 {6}
	set_component_parameter_value gui_divide_factor_c2 {6}
	set_component_parameter_value gui_divide_factor_c3 {6}
	set_component_parameter_value gui_divide_factor_c4 {6}
	set_component_parameter_value gui_divide_factor_c5 {6}
	set_component_parameter_value gui_divide_factor_c6 {6}
	set_component_parameter_value gui_divide_factor_c7 {6}
	set_component_parameter_value gui_divide_factor_c8 {6}
	set_component_parameter_value gui_divide_factor_c9 {6}
	set_component_parameter_value gui_divide_factor_n {1}
	set_component_parameter_value gui_dps_cntr {C0}
	set_component_parameter_value gui_dps_dir {Positive}
	set_component_parameter_value gui_dps_num {1}
	set_component_parameter_value gui_dsm_out_sel {1st_order}
	set_component_parameter_value gui_duty_cycle0 {50.0}
	set_component_parameter_value gui_duty_cycle1 {50.0}
	set_component_parameter_value gui_duty_cycle10 {50.0}
	set_component_parameter_value gui_duty_cycle11 {50.0}
	set_component_parameter_value gui_duty_cycle12 {50.0}
	set_component_parameter_value gui_duty_cycle13 {50.0}
	set_component_parameter_value gui_duty_cycle14 {50.0}
	set_component_parameter_value gui_duty_cycle15 {50.0}
	set_component_parameter_value gui_duty_cycle16 {50.0}
	set_component_parameter_value gui_duty_cycle17 {50.0}
	set_component_parameter_value gui_duty_cycle2 {50.0}
	set_component_parameter_value gui_duty_cycle3 {50.0}
	set_component_parameter_value gui_duty_cycle4 {50.0}
	set_component_parameter_value gui_duty_cycle5 {50.0}
	set_component_parameter_value gui_duty_cycle6 {50.0}
	set_component_parameter_value gui_duty_cycle7 {50.0}
	set_component_parameter_value gui_duty_cycle8 {50.0}
	set_component_parameter_value gui_duty_cycle9 {50.0}
	set_component_parameter_value gui_en_adv_params {0}
	set_component_parameter_value gui_en_dps_ports {0}
	set_component_parameter_value gui_en_extclkout_ports {0}
	set_component_parameter_value gui_en_iossm_reconf {0}
	set_component_parameter_value gui_en_lvds_ports {Disabled}
	set_component_parameter_value gui_en_periphery_ports {0}
	set_component_parameter_value gui_en_phout_ports {0}
	set_component_parameter_value gui_en_reconf {0}
	set_component_parameter_value gui_enable_cascade_in {0}
	set_component_parameter_value gui_enable_cascade_out {0}
	set_component_parameter_value gui_enable_mif_dps {0}
	set_component_parameter_value gui_enable_output_counter_cascading {0}
	set_component_parameter_value gui_enable_permit_cal {0}
	set_component_parameter_value gui_enable_upstream_out_clk {0}
	set_component_parameter_value gui_existing_mif_file_path {~/pll.mif}
	set_component_parameter_value gui_extclkout_0_source {C0}
	set_component_parameter_value gui_extclkout_1_source {C0}
	set_component_parameter_value gui_extclkout_source {C0}
	set_component_parameter_value gui_feedback_clock {Global Clock}
	set_component_parameter_value gui_fix_vco_frequency {0}
	set_component_parameter_value gui_fixed_vco_frequency {600.0}
	set_component_parameter_value gui_fixed_vco_frequency_ps {1667.0}
	set_component_parameter_value gui_frac_multiply_factor {1.0}
	set_component_parameter_value gui_fractional_cout {32}
	set_component_parameter_value gui_include_iossm {0}
	set_component_parameter_value gui_is_downstream_via_core {0}
	set_component_parameter_value gui_location_type {I/O Bank}
	set_component_parameter_value gui_lock_setting {Low Lock Time}
	set_component_parameter_value gui_mif_config_name {unnamed}
	set_component_parameter_value gui_mif_gen_options {Generate New MIF File}
	set_component_parameter_value gui_multiply_factor {6}
	set_component_parameter_value gui_new_mif_file_path {~/pll.mif}
	set_component_parameter_value gui_number_of_clocks {1}
	set_component_parameter_value gui_operation_mode {direct}
	set_component_parameter_value gui_output_clock_frequency0 {114.285714}
	set_component_parameter_value gui_output_clock_frequency1 {100.0}
	set_component_parameter_value gui_output_clock_frequency10 {100.0}
	set_component_parameter_value gui_output_clock_frequency11 {100.0}
	set_component_parameter_value gui_output_clock_frequency12 {100.0}
	set_component_parameter_value gui_output_clock_frequency13 {100.0}
	set_component_parameter_value gui_output_clock_frequency14 {100.0}
	set_component_parameter_value gui_output_clock_frequency15 {100.0}
	set_component_parameter_value gui_output_clock_frequency16 {100.0}
	set_component_parameter_value gui_output_clock_frequency17 {100.0}
	set_component_parameter_value gui_output_clock_frequency2 {100.0}
	set_component_parameter_value gui_output_clock_frequency3 {100.0}
	set_component_parameter_value gui_output_clock_frequency4 {100.0}
	set_component_parameter_value gui_output_clock_frequency5 {100.0}
	set_component_parameter_value gui_output_clock_frequency6 {100.0}
	set_component_parameter_value gui_output_clock_frequency7 {100.0}
	set_component_parameter_value gui_output_clock_frequency8 {100.0}
	set_component_parameter_value gui_output_clock_frequency9 {100.0}
	set_component_parameter_value gui_output_clock_frequency_ps0 {8750.0}
	set_component_parameter_value gui_output_clock_frequency_ps1 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps10 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps11 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps12 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps13 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps14 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps15 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps16 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps17 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps2 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps3 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps4 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps5 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps6 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps7 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps8 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps9 {10000.0}
	set_component_parameter_value gui_parameter_table_hex_file {seq_params_sim.hex}
	set_component_parameter_value gui_phase_shift0 {0.0}
	set_component_parameter_value gui_phase_shift1 {0.0}
	set_component_parameter_value gui_phase_shift10 {0.0}
	set_component_parameter_value gui_phase_shift11 {0.0}
	set_component_parameter_value gui_phase_shift12 {0.0}
	set_component_parameter_value gui_phase_shift13 {0.0}
	set_component_parameter_value gui_phase_shift14 {0.0}
	set_component_parameter_value gui_phase_shift15 {0.0}
	set_component_parameter_value gui_phase_shift16 {0.0}
	set_component_parameter_value gui_phase_shift17 {0.0}
	set_component_parameter_value gui_phase_shift2 {0.0}
	set_component_parameter_value gui_phase_shift3 {0.0}
	set_component_parameter_value gui_phase_shift4 {0.0}
	set_component_parameter_value gui_phase_shift5 {0.0}
	set_component_parameter_value gui_phase_shift6 {0.0}
	set_component_parameter_value gui_phase_shift7 {0.0}
	set_component_parameter_value gui_phase_shift8 {0.0}
	set_component_parameter_value gui_phase_shift9 {0.0}
	set_component_parameter_value gui_phase_shift_deg0 {0.0}
	set_component_parameter_value gui_phase_shift_deg1 {0.0}
	set_component_parameter_value gui_phase_shift_deg10 {0.0}
	set_component_parameter_value gui_phase_shift_deg11 {0.0}
	set_component_parameter_value gui_phase_shift_deg12 {0.0}
	set_component_parameter_value gui_phase_shift_deg13 {0.0}
	set_component_parameter_value gui_phase_shift_deg14 {0.0}
	set_component_parameter_value gui_phase_shift_deg15 {0.0}
	set_component_parameter_value gui_phase_shift_deg16 {0.0}
	set_component_parameter_value gui_phase_shift_deg17 {0.0}
	set_component_parameter_value gui_phase_shift_deg2 {0.0}
	set_component_parameter_value gui_phase_shift_deg3 {0.0}
	set_component_parameter_value gui_phase_shift_deg4 {0.0}
	set_component_parameter_value gui_phase_shift_deg5 {0.0}
	set_component_parameter_value gui_phase_shift_deg6 {0.0}
	set_component_parameter_value gui_phase_shift_deg7 {0.0}
	set_component_parameter_value gui_phase_shift_deg8 {0.0}
	set_component_parameter_value gui_phase_shift_deg9 {0.0}
	set_component_parameter_value gui_phout_division {1}
	set_component_parameter_value gui_pll_auto_reset {0}
	set_component_parameter_value gui_pll_bandwidth_preset {Low}
	set_component_parameter_value gui_pll_cal_done {0}
	set_component_parameter_value gui_pll_cascading_mode {adjpllin}
	set_component_parameter_value gui_pll_freqcal_en {1}
	set_component_parameter_value gui_pll_freqcal_req_flag {1}
	set_component_parameter_value gui_pll_m_cnt_in_src {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_pll_mode {Integer-N PLL}
	set_component_parameter_value gui_pll_tclk_mux_en {0}
	set_component_parameter_value gui_pll_tclk_sel {pll_tclk_m_src}
	set_component_parameter_value gui_pll_type {S10_Simple}
	set_component_parameter_value gui_pll_vco_freq_band_0 {pll_freq_clk0_band18}
	set_component_parameter_value gui_pll_vco_freq_band_1 {pll_freq_clk1_band18}
	set_component_parameter_value gui_prot_mode {UNUSED}
	set_component_parameter_value gui_ps_units0 {ps}
	set_component_parameter_value gui_ps_units1 {ps}
	set_component_parameter_value gui_ps_units10 {ps}
	set_component_parameter_value gui_ps_units11 {ps}
	set_component_parameter_value gui_ps_units12 {ps}
	set_component_parameter_value gui_ps_units13 {ps}
	set_component_parameter_value gui_ps_units14 {ps}
	set_component_parameter_value gui_ps_units15 {ps}
	set_component_parameter_value gui_ps_units16 {ps}
	set_component_parameter_value gui_ps_units17 {ps}
	set_component_parameter_value gui_ps_units2 {ps}
	set_component_parameter_value gui_ps_units3 {ps}
	set_component_parameter_value gui_ps_units4 {ps}
	set_component_parameter_value gui_ps_units5 {ps}
	set_component_parameter_value gui_ps_units6 {ps}
	set_component_parameter_value gui_ps_units7 {ps}
	set_component_parameter_value gui_ps_units8 {ps}
	set_component_parameter_value gui_ps_units9 {ps}
	set_component_parameter_value gui_refclk1_frequency {100.0}
	set_component_parameter_value gui_refclk_might_change {0}
	set_component_parameter_value gui_refclk_switch {0}
	set_component_parameter_value gui_reference_clock_frequency {100.0}
	set_component_parameter_value gui_reference_clock_frequency_ps {10000.0}
	set_component_parameter_value gui_simulation_type {0}
	set_component_parameter_value gui_skip_sdc_generation {0}
	set_component_parameter_value gui_switchover_delay {0}
	set_component_parameter_value gui_switchover_mode {Automatic Switchover}
	set_component_parameter_value gui_use_NDFB_modes {0}
	set_component_parameter_value gui_use_coreclk {1}
	set_component_parameter_value gui_use_locked {1}
	set_component_parameter_value gui_use_logical {0}
	set_component_parameter_value gui_user_base_address {0}
	set_component_parameter_value gui_usr_device_speed_grade {1}
	set_component_parameter_value gui_vco_frequency {600.0}
	set_component_parameter_value hp_qsys_scripting_mode {0}
	set_component_parameter_value system_info_device_iobank_rev {}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ftile_iopll_ptp_sampling
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pll}
	set_instantiation_assignment_value embeddedsw.dts.group {clock}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface refclk clock INPUT
	set_instantiation_interface_parameter_value refclk clockRate {100000000}
	set_instantiation_interface_parameter_value refclk externallyDriven {false}
	set_instantiation_interface_parameter_value refclk ptfSchematicName {}
	set_instantiation_interface_assignment_value refclk ui.blockdiagram.direction {input}
	add_instantiation_interface_port refclk refclk clk 1 STD_LOGIC Input
	add_instantiation_interface locked conduit INPUT
	set_instantiation_interface_parameter_value locked associatedClock {}
	set_instantiation_interface_parameter_value locked associatedReset {}
	set_instantiation_interface_parameter_value locked prSafe {false}
	set_instantiation_interface_assignment_value locked ui.blockdiagram.direction {output}
	add_instantiation_interface_port locked locked export 1 STD_LOGIC Output
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {}
	set_instantiation_interface_parameter_value reset synchronousEdges {NONE}
	set_instantiation_interface_assignment_value reset ui.blockdiagram.direction {input}
	add_instantiation_interface_port reset rst reset 1 STD_LOGIC Input
	add_instantiation_interface outclk0 clock OUTPUT
	set_instantiation_interface_parameter_value outclk0 associatedDirectClock {}
	set_instantiation_interface_parameter_value outclk0 clockRate {114285714}
	set_instantiation_interface_parameter_value outclk0 clockRateKnown {true}
	set_instantiation_interface_parameter_value outclk0 externallyDriven {false}
	set_instantiation_interface_parameter_value outclk0 ptfSchematicName {}
	set_instantiation_interface_assignment_value outclk0 ui.blockdiagram.direction {output}
	set_instantiation_interface_sysinfo_parameter_value outclk0 clock_rate {114285714}
	add_instantiation_interface_port outclk0 outclk_0 clk 1 STD_LOGIC Output
	save_instantiation
	add_component ftile_iopll_todsync_sampling ip/qsys_top/ftile_iopll_todsync_sampling.ip altera_iopll ftile_iopll_todsync_sampling 19.3.1
	load_component ftile_iopll_todsync_sampling
	set_component_parameter_value gui_active_clk {0}
	set_component_parameter_value gui_c_cnt_in_src0 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src1 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src2 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src3 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src4 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src5 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src6 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src7 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_c_cnt_in_src8 {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_cal_code_hex_file {iossm.hex}
	set_component_parameter_value gui_cal_converge {0}
	set_component_parameter_value gui_cal_error {cal_clean}
	set_component_parameter_value gui_cascade_counter0 {0}
	set_component_parameter_value gui_cascade_counter1 {0}
	set_component_parameter_value gui_cascade_counter10 {0}
	set_component_parameter_value gui_cascade_counter11 {0}
	set_component_parameter_value gui_cascade_counter12 {0}
	set_component_parameter_value gui_cascade_counter13 {0}
	set_component_parameter_value gui_cascade_counter14 {0}
	set_component_parameter_value gui_cascade_counter15 {0}
	set_component_parameter_value gui_cascade_counter16 {0}
	set_component_parameter_value gui_cascade_counter17 {0}
	set_component_parameter_value gui_cascade_counter2 {0}
	set_component_parameter_value gui_cascade_counter3 {0}
	set_component_parameter_value gui_cascade_counter4 {0}
	set_component_parameter_value gui_cascade_counter5 {0}
	set_component_parameter_value gui_cascade_counter6 {0}
	set_component_parameter_value gui_cascade_counter7 {0}
	set_component_parameter_value gui_cascade_counter8 {0}
	set_component_parameter_value gui_cascade_counter9 {0}
	set_component_parameter_value gui_cascade_outclk_index {0}
	set_component_parameter_value gui_clk_bad {0}
	set_component_parameter_value gui_clock_name_global {0}
	set_component_parameter_value gui_clock_name_string0 {outclk0}
	set_component_parameter_value gui_clock_name_string1 {outclk1}
	set_component_parameter_value gui_clock_name_string10 {outclk10}
	set_component_parameter_value gui_clock_name_string11 {outclk11}
	set_component_parameter_value gui_clock_name_string12 {outclk12}
	set_component_parameter_value gui_clock_name_string13 {outclk13}
	set_component_parameter_value gui_clock_name_string14 {outclk14}
	set_component_parameter_value gui_clock_name_string15 {outclk15}
	set_component_parameter_value gui_clock_name_string16 {outclk16}
	set_component_parameter_value gui_clock_name_string17 {outclk17}
	set_component_parameter_value gui_clock_name_string2 {outclk2}
	set_component_parameter_value gui_clock_name_string3 {outclk3}
	set_component_parameter_value gui_clock_name_string4 {outclk4}
	set_component_parameter_value gui_clock_name_string5 {outclk5}
	set_component_parameter_value gui_clock_name_string6 {outclk6}
	set_component_parameter_value gui_clock_name_string7 {outclk7}
	set_component_parameter_value gui_clock_name_string8 {outclk8}
	set_component_parameter_value gui_clock_name_string9 {outclk9}
	set_component_parameter_value gui_clock_to_compensate {0}
	set_component_parameter_value gui_debug_mode {0}
	set_component_parameter_value gui_divide_factor_c0 {6}
	set_component_parameter_value gui_divide_factor_c1 {6}
	set_component_parameter_value gui_divide_factor_c10 {6}
	set_component_parameter_value gui_divide_factor_c11 {6}
	set_component_parameter_value gui_divide_factor_c12 {6}
	set_component_parameter_value gui_divide_factor_c13 {6}
	set_component_parameter_value gui_divide_factor_c14 {6}
	set_component_parameter_value gui_divide_factor_c15 {6}
	set_component_parameter_value gui_divide_factor_c16 {6}
	set_component_parameter_value gui_divide_factor_c17 {6}
	set_component_parameter_value gui_divide_factor_c2 {6}
	set_component_parameter_value gui_divide_factor_c3 {6}
	set_component_parameter_value gui_divide_factor_c4 {6}
	set_component_parameter_value gui_divide_factor_c5 {6}
	set_component_parameter_value gui_divide_factor_c6 {6}
	set_component_parameter_value gui_divide_factor_c7 {6}
	set_component_parameter_value gui_divide_factor_c8 {6}
	set_component_parameter_value gui_divide_factor_c9 {6}
	set_component_parameter_value gui_divide_factor_n {1}
	set_component_parameter_value gui_dps_cntr {C0}
	set_component_parameter_value gui_dps_dir {Positive}
	set_component_parameter_value gui_dps_num {1}
	set_component_parameter_value gui_dsm_out_sel {1st_order}
	set_component_parameter_value gui_duty_cycle0 {50.0}
	set_component_parameter_value gui_duty_cycle1 {50.0}
	set_component_parameter_value gui_duty_cycle10 {50.0}
	set_component_parameter_value gui_duty_cycle11 {50.0}
	set_component_parameter_value gui_duty_cycle12 {50.0}
	set_component_parameter_value gui_duty_cycle13 {50.0}
	set_component_parameter_value gui_duty_cycle14 {50.0}
	set_component_parameter_value gui_duty_cycle15 {50.0}
	set_component_parameter_value gui_duty_cycle16 {50.0}
	set_component_parameter_value gui_duty_cycle17 {50.0}
	set_component_parameter_value gui_duty_cycle2 {50.0}
	set_component_parameter_value gui_duty_cycle3 {50.0}
	set_component_parameter_value gui_duty_cycle4 {50.0}
	set_component_parameter_value gui_duty_cycle5 {50.0}
	set_component_parameter_value gui_duty_cycle6 {50.0}
	set_component_parameter_value gui_duty_cycle7 {50.0}
	set_component_parameter_value gui_duty_cycle8 {50.0}
	set_component_parameter_value gui_duty_cycle9 {50.0}
	set_component_parameter_value gui_en_adv_params {0}
	set_component_parameter_value gui_en_dps_ports {0}
	set_component_parameter_value gui_en_extclkout_ports {0}
	set_component_parameter_value gui_en_iossm_reconf {0}
	set_component_parameter_value gui_en_lvds_ports {Disabled}
	set_component_parameter_value gui_en_periphery_ports {0}
	set_component_parameter_value gui_en_phout_ports {0}
	set_component_parameter_value gui_en_reconf {0}
	set_component_parameter_value gui_enable_cascade_in {0}
	set_component_parameter_value gui_enable_cascade_out {0}
	set_component_parameter_value gui_enable_mif_dps {0}
	set_component_parameter_value gui_enable_output_counter_cascading {0}
	set_component_parameter_value gui_enable_permit_cal {0}
	set_component_parameter_value gui_enable_upstream_out_clk {0}
	set_component_parameter_value gui_existing_mif_file_path {~/pll.mif}
	set_component_parameter_value gui_extclkout_0_source {C0}
	set_component_parameter_value gui_extclkout_1_source {C0}
	set_component_parameter_value gui_extclkout_source {C0}
	set_component_parameter_value gui_feedback_clock {Global Clock}
	set_component_parameter_value gui_fix_vco_frequency {0}
	set_component_parameter_value gui_fixed_vco_frequency {600.0}
	set_component_parameter_value gui_fixed_vco_frequency_ps {1667.0}
	set_component_parameter_value gui_frac_multiply_factor {1.0}
	set_component_parameter_value gui_fractional_cout {32}
	set_component_parameter_value gui_include_iossm {0}
	set_component_parameter_value gui_is_downstream_via_core {0}
	set_component_parameter_value gui_location_type {I/O Bank}
	set_component_parameter_value gui_lock_setting {Low Lock Time}
	set_component_parameter_value gui_mif_config_name {unnamed}
	set_component_parameter_value gui_mif_gen_options {Generate New MIF File}
	set_component_parameter_value gui_multiply_factor {6}
	set_component_parameter_value gui_new_mif_file_path {~/pll.mif}
	set_component_parameter_value gui_number_of_clocks {1}
	set_component_parameter_value gui_operation_mode {direct}
	set_component_parameter_value gui_output_clock_frequency0 {266.666667}
	set_component_parameter_value gui_output_clock_frequency1 {100.0}
	set_component_parameter_value gui_output_clock_frequency10 {100.0}
	set_component_parameter_value gui_output_clock_frequency11 {100.0}
	set_component_parameter_value gui_output_clock_frequency12 {100.0}
	set_component_parameter_value gui_output_clock_frequency13 {100.0}
	set_component_parameter_value gui_output_clock_frequency14 {100.0}
	set_component_parameter_value gui_output_clock_frequency15 {100.0}
	set_component_parameter_value gui_output_clock_frequency16 {100.0}
	set_component_parameter_value gui_output_clock_frequency17 {100.0}
	set_component_parameter_value gui_output_clock_frequency2 {100.0}
	set_component_parameter_value gui_output_clock_frequency3 {100.0}
	set_component_parameter_value gui_output_clock_frequency4 {100.0}
	set_component_parameter_value gui_output_clock_frequency5 {100.0}
	set_component_parameter_value gui_output_clock_frequency6 {100.0}
	set_component_parameter_value gui_output_clock_frequency7 {100.0}
	set_component_parameter_value gui_output_clock_frequency8 {100.0}
	set_component_parameter_value gui_output_clock_frequency9 {100.0}
	set_component_parameter_value gui_output_clock_frequency_ps0 {3750.0}
	set_component_parameter_value gui_output_clock_frequency_ps1 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps10 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps11 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps12 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps13 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps14 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps15 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps16 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps17 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps2 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps3 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps4 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps5 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps6 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps7 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps8 {10000.0}
	set_component_parameter_value gui_output_clock_frequency_ps9 {10000.0}
	set_component_parameter_value gui_parameter_table_hex_file {seq_params_sim.hex}
	set_component_parameter_value gui_phase_shift0 {0.0}
	set_component_parameter_value gui_phase_shift1 {0.0}
	set_component_parameter_value gui_phase_shift10 {0.0}
	set_component_parameter_value gui_phase_shift11 {0.0}
	set_component_parameter_value gui_phase_shift12 {0.0}
	set_component_parameter_value gui_phase_shift13 {0.0}
	set_component_parameter_value gui_phase_shift14 {0.0}
	set_component_parameter_value gui_phase_shift15 {0.0}
	set_component_parameter_value gui_phase_shift16 {0.0}
	set_component_parameter_value gui_phase_shift17 {0.0}
	set_component_parameter_value gui_phase_shift2 {0.0}
	set_component_parameter_value gui_phase_shift3 {0.0}
	set_component_parameter_value gui_phase_shift4 {0.0}
	set_component_parameter_value gui_phase_shift5 {0.0}
	set_component_parameter_value gui_phase_shift6 {0.0}
	set_component_parameter_value gui_phase_shift7 {0.0}
	set_component_parameter_value gui_phase_shift8 {0.0}
	set_component_parameter_value gui_phase_shift9 {0.0}
	set_component_parameter_value gui_phase_shift_deg0 {0.0}
	set_component_parameter_value gui_phase_shift_deg1 {0.0}
	set_component_parameter_value gui_phase_shift_deg10 {0.0}
	set_component_parameter_value gui_phase_shift_deg11 {0.0}
	set_component_parameter_value gui_phase_shift_deg12 {0.0}
	set_component_parameter_value gui_phase_shift_deg13 {0.0}
	set_component_parameter_value gui_phase_shift_deg14 {0.0}
	set_component_parameter_value gui_phase_shift_deg15 {0.0}
	set_component_parameter_value gui_phase_shift_deg16 {0.0}
	set_component_parameter_value gui_phase_shift_deg17 {0.0}
	set_component_parameter_value gui_phase_shift_deg2 {0.0}
	set_component_parameter_value gui_phase_shift_deg3 {0.0}
	set_component_parameter_value gui_phase_shift_deg4 {0.0}
	set_component_parameter_value gui_phase_shift_deg5 {0.0}
	set_component_parameter_value gui_phase_shift_deg6 {0.0}
	set_component_parameter_value gui_phase_shift_deg7 {0.0}
	set_component_parameter_value gui_phase_shift_deg8 {0.0}
	set_component_parameter_value gui_phase_shift_deg9 {0.0}
	set_component_parameter_value gui_phout_division {1}
	set_component_parameter_value gui_pll_auto_reset {0}
	set_component_parameter_value gui_pll_bandwidth_preset {High}
	set_component_parameter_value gui_pll_cal_done {0}
	set_component_parameter_value gui_pll_cascading_mode {adjpllin}
	set_component_parameter_value gui_pll_freqcal_en {1}
	set_component_parameter_value gui_pll_freqcal_req_flag {1}
	set_component_parameter_value gui_pll_m_cnt_in_src {c_m_cnt_in_src_ph_mux_clk}
	set_component_parameter_value gui_pll_mode {Integer-N PLL}
	set_component_parameter_value gui_pll_tclk_mux_en {0}
	set_component_parameter_value gui_pll_tclk_sel {pll_tclk_m_src}
	set_component_parameter_value gui_pll_type {S10_Simple}
	set_component_parameter_value gui_pll_vco_freq_band_0 {pll_freq_clk0_band18}
	set_component_parameter_value gui_pll_vco_freq_band_1 {pll_freq_clk1_band18}
	set_component_parameter_value gui_prot_mode {UNUSED}
	set_component_parameter_value gui_ps_units0 {ps}
	set_component_parameter_value gui_ps_units1 {ps}
	set_component_parameter_value gui_ps_units10 {ps}
	set_component_parameter_value gui_ps_units11 {ps}
	set_component_parameter_value gui_ps_units12 {ps}
	set_component_parameter_value gui_ps_units13 {ps}
	set_component_parameter_value gui_ps_units14 {ps}
	set_component_parameter_value gui_ps_units15 {ps}
	set_component_parameter_value gui_ps_units16 {ps}
	set_component_parameter_value gui_ps_units17 {ps}
	set_component_parameter_value gui_ps_units2 {ps}
	set_component_parameter_value gui_ps_units3 {ps}
	set_component_parameter_value gui_ps_units4 {ps}
	set_component_parameter_value gui_ps_units5 {ps}
	set_component_parameter_value gui_ps_units6 {ps}
	set_component_parameter_value gui_ps_units7 {ps}
	set_component_parameter_value gui_ps_units8 {ps}
	set_component_parameter_value gui_ps_units9 {ps}
	set_component_parameter_value gui_refclk1_frequency {100.0}
	set_component_parameter_value gui_refclk_might_change {0}
	set_component_parameter_value gui_refclk_switch {0}
	set_component_parameter_value gui_reference_clock_frequency {156.25}
	set_component_parameter_value gui_reference_clock_frequency_ps {6400.0}
	set_component_parameter_value gui_simulation_type {0}
	set_component_parameter_value gui_skip_sdc_generation {0}
	set_component_parameter_value gui_switchover_delay {0}
	set_component_parameter_value gui_switchover_mode {Automatic Switchover}
	set_component_parameter_value gui_use_NDFB_modes {0}
	set_component_parameter_value gui_use_coreclk {1}
	set_component_parameter_value gui_use_locked {1}
	set_component_parameter_value gui_use_logical {0}
	set_component_parameter_value gui_user_base_address {0}
	set_component_parameter_value gui_usr_device_speed_grade {1}
	set_component_parameter_value gui_vco_frequency {600.0}
	set_component_parameter_value hp_qsys_scripting_mode {0}
	set_component_parameter_value system_info_device_iobank_rev {}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ftile_iopll_todsync_sampling
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,pll}
	set_instantiation_assignment_value embeddedsw.dts.group {clock}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface refclk clock INPUT
	set_instantiation_interface_parameter_value refclk clockRate {156250000}
	set_instantiation_interface_parameter_value refclk externallyDriven {false}
	set_instantiation_interface_parameter_value refclk ptfSchematicName {}
	set_instantiation_interface_assignment_value refclk ui.blockdiagram.direction {input}
	add_instantiation_interface_port refclk refclk clk 1 STD_LOGIC Input
	add_instantiation_interface locked conduit INPUT
	set_instantiation_interface_parameter_value locked associatedClock {}
	set_instantiation_interface_parameter_value locked associatedReset {}
	set_instantiation_interface_parameter_value locked prSafe {false}
	set_instantiation_interface_assignment_value locked ui.blockdiagram.direction {output}
	add_instantiation_interface_port locked locked lock 1 STD_LOGIC Output
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {}
	set_instantiation_interface_parameter_value reset synchronousEdges {NONE}
	set_instantiation_interface_assignment_value reset ui.blockdiagram.direction {input}
	add_instantiation_interface_port reset rst reset 1 STD_LOGIC Input
	add_instantiation_interface outclk0 clock OUTPUT
	set_instantiation_interface_parameter_value outclk0 associatedDirectClock {}
	set_instantiation_interface_parameter_value outclk0 clockRate {266927082}
	set_instantiation_interface_parameter_value outclk0 clockRateKnown {true}
	set_instantiation_interface_parameter_value outclk0 externallyDriven {false}
	set_instantiation_interface_parameter_value outclk0 ptfSchematicName {}
	set_instantiation_interface_assignment_value outclk0 ui.blockdiagram.direction {output}
	set_instantiation_interface_sysinfo_parameter_value outclk0 clock_rate {266927082}
	add_instantiation_interface_port outclk0 outclk_0 clk 1 STD_LOGIC Output
	save_instantiation
	add_component qsys_top_master_todclk_0 ip/qsys_top/qsys_top_master_todclk_0.ip altera_clock_bridge qsys_top_master_todclk_0 19.2.0
	load_component qsys_top_master_todclk_0
	set_component_parameter_value EXPLICIT_CLOCK_RATE {156250000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation qsys_top_master_todclk_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {156250000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {156250000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component rst_in ip/qsys_top/rst_in.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component rst_in
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rst_in
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component sysid ip/qsys_top/sysid.ip altera_avalon_sysid_qsys altera_avalon_sysid_qsys_inst 19.1.5
	load_component sysid
	set_component_parameter_value id {-1395275010}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation sysid
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.ID {-1395275010}
	set_instantiation_assignment_value embeddedsw.CMacro.TIMESTAMP {0}
	set_instantiation_assignment_value embeddedsw.dts.compatible {altr,sysid-1.0}
	set_instantiation_assignment_value embeddedsw.dts.group {sysid}
	set_instantiation_assignment_value embeddedsw.dts.name {sysid}
	set_instantiation_assignment_value embeddedsw.dts.params.id {-1395275010}
	set_instantiation_assignment_value embeddedsw.dts.params.timestamp {0}
	set_instantiation_assignment_value embeddedsw.dts.vendor {altr}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clock clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface control_slave avalon INPUT
	set_instantiation_interface_parameter_value control_slave addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value control_slave addressGroup {0}
	set_instantiation_interface_parameter_value control_slave addressSpan {8}
	set_instantiation_interface_parameter_value control_slave addressUnits {WORDS}
	set_instantiation_interface_parameter_value control_slave alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value control_slave associatedClock {clk}
	set_instantiation_interface_parameter_value control_slave associatedReset {reset}
	set_instantiation_interface_parameter_value control_slave bitsPerSymbol {8}
	set_instantiation_interface_parameter_value control_slave bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value control_slave bridgesToMaster {}
	set_instantiation_interface_parameter_value control_slave burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value control_slave burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value control_slave constantBurstBehavior {false}
	set_instantiation_interface_parameter_value control_slave dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value control_slave dfhFeatureId {35}
	set_instantiation_interface_parameter_value control_slave dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value control_slave dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value control_slave dfhGroupId {0}
	set_instantiation_interface_parameter_value control_slave dfhParameterData {}
	set_instantiation_interface_parameter_value control_slave dfhParameterDataLength {}
	set_instantiation_interface_parameter_value control_slave dfhParameterId {}
	set_instantiation_interface_parameter_value control_slave dfhParameterName {}
	set_instantiation_interface_parameter_value control_slave dfhParameterVersion {}
	set_instantiation_interface_parameter_value control_slave explicitAddressSpan {0}
	set_instantiation_interface_parameter_value control_slave holdTime {0}
	set_instantiation_interface_parameter_value control_slave interleaveBursts {false}
	set_instantiation_interface_parameter_value control_slave isBigEndian {false}
	set_instantiation_interface_parameter_value control_slave isFlash {false}
	set_instantiation_interface_parameter_value control_slave isMemoryDevice {false}
	set_instantiation_interface_parameter_value control_slave isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value control_slave linewrapBursts {false}
	set_instantiation_interface_parameter_value control_slave maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value control_slave maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value control_slave minimumReadLatency {1}
	set_instantiation_interface_parameter_value control_slave minimumResponseLatency {1}
	set_instantiation_interface_parameter_value control_slave minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value control_slave prSafe {false}
	set_instantiation_interface_parameter_value control_slave printableDevice {false}
	set_instantiation_interface_parameter_value control_slave readLatency {0}
	set_instantiation_interface_parameter_value control_slave readWaitStates {1}
	set_instantiation_interface_parameter_value control_slave readWaitTime {1}
	set_instantiation_interface_parameter_value control_slave registerIncomingSignals {false}
	set_instantiation_interface_parameter_value control_slave registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value control_slave setupTime {0}
	set_instantiation_interface_parameter_value control_slave timingUnits {Cycles}
	set_instantiation_interface_parameter_value control_slave transparentBridge {false}
	set_instantiation_interface_parameter_value control_slave waitrequestAllowance {0}
	set_instantiation_interface_parameter_value control_slave wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value control_slave writeLatency {0}
	set_instantiation_interface_parameter_value control_slave writeWaitStates {0}
	set_instantiation_interface_parameter_value control_slave writeWaitTime {0}
	set_instantiation_interface_assignment_value control_slave embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value control_slave embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value control_slave embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value control_slave embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value control_slave address_map {<address-map><slave name='control_slave' start='0x0' end='0x8' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value control_slave address_width {3}
	set_instantiation_interface_sysinfo_parameter_value control_slave max_slave_data_width {32}
	add_instantiation_interface_port control_slave readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port control_slave address address 1 STD_LOGIC Input
	save_instantiation
	add_component user_rst_clkgate_0 ip/qsys_top/user_rst_clkgate_0.ip altera_s10_user_rst_clkgate altera_s10_user_rst_clkgate_inst 19.4.5
	load_component user_rst_clkgate_0
	set_component_parameter_value outputType {Conduit Interface}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation user_rst_clkgate_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface ninit_done conduit INPUT
	set_instantiation_interface_parameter_value ninit_done associatedClock {}
	set_instantiation_interface_parameter_value ninit_done associatedReset {}
	set_instantiation_interface_parameter_value ninit_done prSafe {false}
	add_instantiation_interface_port ninit_done ninit_done ninit_done 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the exports
	set_interface_property clk_100_in_clk EXPORT_OF clk_100.in_clk
	set_interface_property clk_100_out_clk EXPORT_OF clk_100.out_clk
	set_interface_property dma_subsys_port0_rx_dma_resetn_clk EXPORT_OF dma_subsys_port0_rx_dma_resetn.clk
	set_interface_property dma_subsys_port0_rx_dma_resetn_in_reset EXPORT_OF dma_subsys_port0_rx_dma_resetn.in_reset
	set_interface_property dma_subsys_port0_rx_dma_resetn_out_reset EXPORT_OF dma_subsys_port0_rx_dma_resetn.out_reset
	set_interface_property dma_subsys_port1_rx_dma_resetn_clk EXPORT_OF dma_subsys_port1_rx_dma_resetn.clk
	set_interface_property dma_subsys_port1_rx_dma_resetn_in_reset EXPORT_OF dma_subsys_port1_rx_dma_resetn.in_reset
	set_interface_property dma_subsys_port1_rx_dma_resetn_out_reset EXPORT_OF dma_subsys_port1_rx_dma_resetn.out_reset
	set_interface_property ftile_iopll_ptp_sampling_refclk EXPORT_OF ftile_iopll_ptp_sampling.refclk
	set_interface_property ftile_iopll_ptp_sampling_reset EXPORT_OF ftile_iopll_ptp_sampling.reset
	set_interface_property ftile_iopll_ptp_sampling_outclk0 EXPORT_OF ftile_iopll_ptp_sampling.outclk0
	set_interface_property ftile_iopll_todsync_sampling_refclk EXPORT_OF ftile_iopll_todsync_sampling.refclk
	set_interface_property ftile_iopll_todsync_sampling_locked EXPORT_OF ftile_iopll_todsync_sampling.locked
	set_interface_property ftile_iopll_todsync_sampling_reset EXPORT_OF ftile_iopll_todsync_sampling.reset
	set_interface_property ftile_iopll_todsync_sampling_outclk0 EXPORT_OF ftile_iopll_todsync_sampling.outclk0
	set_interface_property qsys_top_master_todclk_0_in_clk EXPORT_OF qsys_top_master_todclk_0.in_clk
	set_interface_property qsys_top_master_todclk_0_out_clk EXPORT_OF qsys_top_master_todclk_0.out_clk
	set_interface_property rst_in_clk EXPORT_OF rst_in.clk
	set_interface_property rst_in_in_reset EXPORT_OF rst_in.in_reset
	set_interface_property rst_in_out_reset EXPORT_OF rst_in.out_reset
	set_interface_property sysid_clk EXPORT_OF sysid.clk
	set_interface_property sysid_reset EXPORT_OF sysid.reset
	set_interface_property sysid_control_slave EXPORT_OF sysid.control_slave
	set_interface_property user_rst_clkgate_0_ninit_done EXPORT_OF user_rst_clkgate_0.ninit_done

	# set values for exposed HDL parameters

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="clk_100">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="dma_subsys_port0_rx_dma_resetn">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="dma_subsys_port1_rx_dma_resetn">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="ftile_iopll_ptp_sampling">
  <datum __value="_sortIndex" value="8" type="int" />
 </element>
 <element __value="ftile_iopll_todsync_sampling">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
 <element __value="qsys_top_master_todclk_0">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="rst_in">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="sysid">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="user_rst_clkgate_0">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {sys_manager.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {sys_manager}

	# save the system
	sync_sysinfo_parameters
	save_system sys_manager
}

# create the system "tod_slave_sub_system"
proc do_create_tod_slave_sub_system {} {
	# create the system
	create_system tod_slave_sub_system
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component master_tod_split ip/tod_slave_sub_system/master_tod_split.ip tod_conduit_split master_tod_split 1.0
	load_component master_tod_split
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation master_tod_split
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface conduit_end conduit INPUT
	set_instantiation_interface_parameter_value conduit_end associatedClock {}
	set_instantiation_interface_parameter_value conduit_end associatedReset {}
	set_instantiation_interface_parameter_value conduit_end prSafe {false}
	add_instantiation_interface_port conduit_end data_conduit_in data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port conduit_end valid_conduit_in valid 1 STD_LOGIC Input
	add_instantiation_interface conduit_end_1 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_1 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_1 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_1 prSafe {false}
	add_instantiation_interface_port conduit_end_1 data_conduit_out_1 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_1 valid_conduit_out_1 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_2 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_2 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_2 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_2 prSafe {false}
	add_instantiation_interface_port conduit_end_2 data_conduit_out_2 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_2 valid_conduit_out_2 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_3 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_3 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_3 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_3 prSafe {false}
	add_instantiation_interface_port conduit_end_3 data_conduit_out_3 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_3 valid_conduit_out_3 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_4 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_4 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_4 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_4 prSafe {false}
	add_instantiation_interface_port conduit_end_4 data_conduit_out_4 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_4 valid_conduit_out_4 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_5 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_5 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_5 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_5 prSafe {false}
	add_instantiation_interface_port conduit_end_5 data_conduit_out_5 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_5 valid_conduit_out_5 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_6 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_6 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_6 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_6 prSafe {false}
	add_instantiation_interface_port conduit_end_6 data_conduit_out_6 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_6 valid_conduit_out_6 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_7 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_7 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_7 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_7 prSafe {false}
	add_instantiation_interface_port conduit_end_7 data_conduit_out_7 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_7 valid_conduit_out_7 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_8 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_8 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_8 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_8 prSafe {false}
	add_instantiation_interface_port conduit_end_8 data_conduit_out_8 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_8 valid_conduit_out_8 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_9 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_9 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_9 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_9 prSafe {false}
	add_instantiation_interface_port conduit_end_9 data_conduit_out_9 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_9 valid_conduit_out_9 valid 1 STD_LOGIC Output
	add_instantiation_interface conduit_end_10 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_10 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_10 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_10 prSafe {false}
	add_instantiation_interface_port conduit_end_10 data_conduit_out_10 data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port conduit_end_10 valid_conduit_out_10 valid 1 STD_LOGIC Output
	save_instantiation
	add_component port_12_tod_stack ip/tod_slave_sub_system/port_0_tod_stack_1.ip port_tod_stack port_0_tod_stack_1 1.0
	load_component port_12_tod_stack
	set_component_parameter_value NUMPORTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation port_12_tod_stack
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface reconfig_clk clock INPUT
	set_instantiation_interface_parameter_value reconfig_clk clockRate {0}
	set_instantiation_interface_parameter_value reconfig_clk externallyDriven {false}
	set_instantiation_interface_parameter_value reconfig_clk ptfSchematicName {}
	add_instantiation_interface_port reconfig_clk i_reconfig_clk clk 1 STD_LOGIC Input
	add_instantiation_interface reconfig_resetn reset INPUT
	set_instantiation_interface_parameter_value reconfig_resetn associatedClock {reconfig_clk}
	set_instantiation_interface_parameter_value reconfig_resetn synchronousEdges {DEASSERT}
	add_instantiation_interface_port reconfig_resetn i_reconfig_reset reset_n 1 STD_LOGIC Input
	add_instantiation_interface tx_clk clock INPUT
	set_instantiation_interface_parameter_value tx_clk clockRate {0}
	set_instantiation_interface_parameter_value tx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value tx_clk ptfSchematicName {}
	add_instantiation_interface_port tx_clk i_clk_tx_tod clk 1 STD_LOGIC Input
	add_instantiation_interface rx_clk clock INPUT
	set_instantiation_interface_parameter_value rx_clk clockRate {0}
	set_instantiation_interface_parameter_value rx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value rx_clk ptfSchematicName {}
	add_instantiation_interface_port rx_clk i_clk_rx_tod clk 1 STD_LOGIC Input
	add_instantiation_interface mtod_clk clock INPUT
	set_instantiation_interface_parameter_value mtod_clk clockRate {0}
	set_instantiation_interface_parameter_value mtod_clk externallyDriven {false}
	set_instantiation_interface_parameter_value mtod_clk ptfSchematicName {}
	add_instantiation_interface_port mtod_clk i_clk_master_tod clk 1 STD_LOGIC Input
	add_instantiation_interface todsync_sample_clk clock INPUT
	set_instantiation_interface_parameter_value todsync_sample_clk clockRate {0}
	set_instantiation_interface_parameter_value todsync_sample_clk externallyDriven {false}
	set_instantiation_interface_parameter_value todsync_sample_clk ptfSchematicName {}
	add_instantiation_interface_port todsync_sample_clk i_clk_todsync_sample clk 1 STD_LOGIC Input
	add_instantiation_interface todsycn_sample_clk_10g clock INPUT
	set_instantiation_interface_parameter_value todsycn_sample_clk_10g clockRate {0}
	set_instantiation_interface_parameter_value todsycn_sample_clk_10g externallyDriven {false}
	set_instantiation_interface_parameter_value todsycn_sample_clk_10g ptfSchematicName {}
	add_instantiation_interface_port todsycn_sample_clk_10g i_clk_todsync_sample_10g clk 1 STD_LOGIC Input
	add_instantiation_interface todsync_sample_locked conduit INPUT
	set_instantiation_interface_parameter_value todsync_sample_locked associatedClock {todsync_sample_clk}
	set_instantiation_interface_parameter_value todsync_sample_locked associatedReset {}
	set_instantiation_interface_parameter_value todsync_sample_locked prSafe {false}
	add_instantiation_interface_port todsync_sample_locked i_clk_todsync_sample_locked lock 1 STD_LOGIC Input
	add_instantiation_interface todsync_sample_lock_10g conduit INPUT
	set_instantiation_interface_parameter_value todsync_sample_lock_10g associatedClock {todsycn_sample_clk_10g}
	set_instantiation_interface_parameter_value todsync_sample_lock_10g associatedReset {}
	set_instantiation_interface_parameter_value todsync_sample_lock_10g prSafe {false}
	add_instantiation_interface_port todsync_sample_lock_10g i_clk_todsync_sample_locked_10g lock 1 STD_LOGIC Input
	add_instantiation_interface master_tod_interface conduit INPUT
	set_instantiation_interface_parameter_value master_tod_interface associatedClock {}
	set_instantiation_interface_parameter_value master_tod_interface associatedReset {}
	set_instantiation_interface_parameter_value master_tod_interface prSafe {false}
	add_instantiation_interface_port master_tod_interface i_ptp_master_tod_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port master_tod_interface i_ptp_master_tod data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface tx_tod_interface conduit INPUT
	set_instantiation_interface_parameter_value tx_tod_interface associatedClock {}
	set_instantiation_interface_parameter_value tx_tod_interface associatedReset {}
	set_instantiation_interface_parameter_value tx_tod_interface prSafe {false}
	add_instantiation_interface_port tx_tod_interface ptp_tx_tod_valid_muxed tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port tx_tod_interface ptp_tx_tod_muxed tdata 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface rx_tod_interface conduit INPUT
	set_instantiation_interface_parameter_value rx_tod_interface associatedClock {}
	set_instantiation_interface_parameter_value rx_tod_interface associatedReset {}
	set_instantiation_interface_parameter_value rx_tod_interface prSafe {false}
	add_instantiation_interface_port rx_tod_interface ptp_rx_tod_valid_muxed tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port rx_tod_interface ptp_rx_tod_muxed tdata 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface tx_pll_locked conduit INPUT
	set_instantiation_interface_parameter_value tx_pll_locked associatedClock {tx_clk}
	set_instantiation_interface_parameter_value tx_pll_locked associatedReset {}
	set_instantiation_interface_parameter_value tx_pll_locked prSafe {false}
	add_instantiation_interface_port tx_pll_locked i_tx_pll_locked lock 1 STD_LOGIC Input
	add_instantiation_interface mtod_reset_n reset INPUT
	set_instantiation_interface_parameter_value mtod_reset_n associatedClock {mtod_clk}
	set_instantiation_interface_parameter_value mtod_reset_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port mtod_reset_n i_ptp_master_tod_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface todsync_sel conduit INPUT
	set_instantiation_interface_parameter_value todsync_sel associatedClock {}
	set_instantiation_interface_parameter_value todsync_sel associatedReset {}
	set_instantiation_interface_parameter_value todsync_sel prSafe {false}
	add_instantiation_interface_port todsync_sel i_todsync_sel todsync_sel 1 STD_LOGIC Input
	save_instantiation
	add_component port_8_tod_stack ip/tod_slave_sub_system/port_0_tod_stack.ip port_tod_stack port_0_tod_stack 1.0
	load_component port_8_tod_stack
	set_component_parameter_value NUMPORTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation port_8_tod_stack
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface reconfig_clk clock INPUT
	set_instantiation_interface_parameter_value reconfig_clk clockRate {0}
	set_instantiation_interface_parameter_value reconfig_clk externallyDriven {false}
	set_instantiation_interface_parameter_value reconfig_clk ptfSchematicName {}
	add_instantiation_interface_port reconfig_clk i_reconfig_clk clk 1 STD_LOGIC Input
	add_instantiation_interface reconfig_resetn reset INPUT
	set_instantiation_interface_parameter_value reconfig_resetn associatedClock {reconfig_clk}
	set_instantiation_interface_parameter_value reconfig_resetn synchronousEdges {DEASSERT}
	add_instantiation_interface_port reconfig_resetn i_reconfig_reset reset_n 1 STD_LOGIC Input
	add_instantiation_interface tx_clk clock INPUT
	set_instantiation_interface_parameter_value tx_clk clockRate {0}
	set_instantiation_interface_parameter_value tx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value tx_clk ptfSchematicName {}
	add_instantiation_interface_port tx_clk i_clk_tx_tod clk 1 STD_LOGIC Input
	add_instantiation_interface rx_clk clock INPUT
	set_instantiation_interface_parameter_value rx_clk clockRate {0}
	set_instantiation_interface_parameter_value rx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value rx_clk ptfSchematicName {}
	add_instantiation_interface_port rx_clk i_clk_rx_tod clk 1 STD_LOGIC Input
	add_instantiation_interface mtod_clk clock INPUT
	set_instantiation_interface_parameter_value mtod_clk clockRate {0}
	set_instantiation_interface_parameter_value mtod_clk externallyDriven {false}
	set_instantiation_interface_parameter_value mtod_clk ptfSchematicName {}
	add_instantiation_interface_port mtod_clk i_clk_master_tod clk 1 STD_LOGIC Input
	add_instantiation_interface todsync_sample_clk clock INPUT
	set_instantiation_interface_parameter_value todsync_sample_clk clockRate {0}
	set_instantiation_interface_parameter_value todsync_sample_clk externallyDriven {false}
	set_instantiation_interface_parameter_value todsync_sample_clk ptfSchematicName {}
	add_instantiation_interface_port todsync_sample_clk i_clk_todsync_sample clk 1 STD_LOGIC Input
	add_instantiation_interface todsycn_sample_clk_10g clock INPUT
	set_instantiation_interface_parameter_value todsycn_sample_clk_10g clockRate {0}
	set_instantiation_interface_parameter_value todsycn_sample_clk_10g externallyDriven {false}
	set_instantiation_interface_parameter_value todsycn_sample_clk_10g ptfSchematicName {}
	add_instantiation_interface_port todsycn_sample_clk_10g i_clk_todsync_sample_10g clk 1 STD_LOGIC Input
	add_instantiation_interface todsync_sample_locked conduit INPUT
	set_instantiation_interface_parameter_value todsync_sample_locked associatedClock {todsync_sample_clk}
	set_instantiation_interface_parameter_value todsync_sample_locked associatedReset {}
	set_instantiation_interface_parameter_value todsync_sample_locked prSafe {false}
	add_instantiation_interface_port todsync_sample_locked i_clk_todsync_sample_locked lock 1 STD_LOGIC Input
	add_instantiation_interface todsync_sample_lock_10g conduit INPUT
	set_instantiation_interface_parameter_value todsync_sample_lock_10g associatedClock {todsycn_sample_clk_10g}
	set_instantiation_interface_parameter_value todsync_sample_lock_10g associatedReset {}
	set_instantiation_interface_parameter_value todsync_sample_lock_10g prSafe {false}
	add_instantiation_interface_port todsync_sample_lock_10g i_clk_todsync_sample_locked_10g lock 1 STD_LOGIC Input
	add_instantiation_interface master_tod_interface conduit INPUT
	set_instantiation_interface_parameter_value master_tod_interface associatedClock {}
	set_instantiation_interface_parameter_value master_tod_interface associatedReset {}
	set_instantiation_interface_parameter_value master_tod_interface prSafe {false}
	add_instantiation_interface_port master_tod_interface i_ptp_master_tod_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port master_tod_interface i_ptp_master_tod data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface tx_tod_interface conduit INPUT
	set_instantiation_interface_parameter_value tx_tod_interface associatedClock {}
	set_instantiation_interface_parameter_value tx_tod_interface associatedReset {}
	set_instantiation_interface_parameter_value tx_tod_interface prSafe {false}
	add_instantiation_interface_port tx_tod_interface ptp_tx_tod_muxed tdata 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port tx_tod_interface ptp_tx_tod_valid_muxed tvalid 1 STD_LOGIC Output
	add_instantiation_interface rx_tod_interface conduit INPUT
	set_instantiation_interface_parameter_value rx_tod_interface associatedClock {}
	set_instantiation_interface_parameter_value rx_tod_interface associatedReset {}
	set_instantiation_interface_parameter_value rx_tod_interface prSafe {false}
	add_instantiation_interface_port rx_tod_interface ptp_rx_tod_valid_muxed tvalid 1 STD_LOGIC Output
	add_instantiation_interface_port rx_tod_interface ptp_rx_tod_muxed tdata 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface tx_pll_locked conduit INPUT
	set_instantiation_interface_parameter_value tx_pll_locked associatedClock {tx_clk}
	set_instantiation_interface_parameter_value tx_pll_locked associatedReset {}
	set_instantiation_interface_parameter_value tx_pll_locked prSafe {false}
	add_instantiation_interface_port tx_pll_locked i_tx_pll_locked lock 1 STD_LOGIC Input
	add_instantiation_interface mtod_reset_n reset INPUT
	set_instantiation_interface_parameter_value mtod_reset_n associatedClock {mtod_clk}
	set_instantiation_interface_parameter_value mtod_reset_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port mtod_reset_n i_ptp_master_tod_rst_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface todsync_sel conduit INPUT
	set_instantiation_interface_parameter_value todsync_sel associatedClock {}
	set_instantiation_interface_parameter_value todsync_sel associatedReset {}
	set_instantiation_interface_parameter_value todsync_sel prSafe {false}
	add_instantiation_interface_port todsync_sel i_todsync_sel todsync_sel 1 STD_LOGIC Input
	save_instantiation
	add_component tod_subsys_clk_100 ip/tod_slave_sub_system/tod_subsys_clk_100.ip altera_clock_bridge tod_subsys_clk_100 19.2.0
	load_component tod_subsys_clk_100
	set_component_parameter_value EXPLICIT_CLOCK_RATE {100000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tod_subsys_clk_100
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {100000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {100000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component tod_subsys_mtod_clk ip/tod_slave_sub_system/tod_subsys_mtod_clk.ip altera_clock_bridge tod_subsys_mtod_clk 19.2.0
	load_component tod_subsys_mtod_clk
	set_component_parameter_value EXPLICIT_CLOCK_RATE {156250000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tod_subsys_mtod_clk
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {156250000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {156250000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component tod_subsys_rst_100 ip/tod_slave_sub_system/tod_subsys_rst_100.ip altera_reset_bridge tod_subsys_rst_100 19.2.0
	load_component tod_subsys_rst_100
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tod_subsys_rst_100
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component todsync_sample_plllock_split ip/tod_slave_sub_system/todsync_sample_plllock_split.ip conduit_split todsync_sample_plllock_split 1.0
	load_component todsync_sample_plllock_split
	set_component_parameter_value SIGNAL_WIDTH {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation todsync_sample_plllock_split
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface conduit_end conduit INPUT
	set_instantiation_interface_parameter_value conduit_end associatedClock {}
	set_instantiation_interface_parameter_value conduit_end associatedReset {}
	set_instantiation_interface_parameter_value conduit_end prSafe {false}
	add_instantiation_interface_port conduit_end conduit_in lock 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface conduit_end_1 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_1 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_1 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_1 prSafe {false}
	add_instantiation_interface_port conduit_end_1 conduit_out_1 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_2 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_2 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_2 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_2 prSafe {false}
	add_instantiation_interface_port conduit_end_2 conduit_out_2 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_3 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_3 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_3 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_3 prSafe {false}
	add_instantiation_interface_port conduit_end_3 conduit_out_3 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_4 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_4 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_4 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_4 prSafe {false}
	add_instantiation_interface_port conduit_end_4 conduit_out_4 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_5 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_5 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_5 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_5 prSafe {false}
	add_instantiation_interface_port conduit_end_5 conduit_out_5 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_6 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_6 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_6 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_6 prSafe {false}
	add_instantiation_interface_port conduit_end_6 conduit_out_6 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_7 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_7 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_7 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_7 prSafe {false}
	add_instantiation_interface_port conduit_end_7 conduit_out_7 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_8 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_8 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_8 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_8 prSafe {false}
	add_instantiation_interface_port conduit_end_8 conduit_out_8 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_9 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_9 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_9 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_9 prSafe {false}
	add_instantiation_interface_port conduit_end_9 conduit_out_9 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_10 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_10 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_10 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_10 prSafe {false}
	add_instantiation_interface_port conduit_end_10 conduit_out_10 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_11 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_11 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_11 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_11 prSafe {false}
	add_instantiation_interface_port conduit_end_11 conduit_out_11 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_12 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_12 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_12 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_12 prSafe {false}
	add_instantiation_interface_port conduit_end_12 conduit_out_12 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_13 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_13 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_13 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_13 prSafe {false}
	add_instantiation_interface_port conduit_end_13 conduit_out_13 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_14 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_14 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_14 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_14 prSafe {false}
	add_instantiation_interface_port conduit_end_14 conduit_out_14 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_15 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_15 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_15 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_15 prSafe {false}
	add_instantiation_interface_port conduit_end_15 conduit_out_15 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_16 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_16 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_16 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_16 prSafe {false}
	add_instantiation_interface_port conduit_end_16 conduit_out_16 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_17 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_17 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_17 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_17 prSafe {false}
	add_instantiation_interface_port conduit_end_17 conduit_out_17 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_18 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_18 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_18 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_18 prSafe {false}
	add_instantiation_interface_port conduit_end_18 conduit_out_18 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_19 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_19 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_19 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_19 prSafe {false}
	add_instantiation_interface_port conduit_end_19 conduit_out_19 lock 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface conduit_end_20 conduit INPUT
	set_instantiation_interface_parameter_value conduit_end_20 associatedClock {}
	set_instantiation_interface_parameter_value conduit_end_20 associatedReset {}
	set_instantiation_interface_parameter_value conduit_end_20 prSafe {false}
	add_instantiation_interface_port conduit_end_20 conduit_out_20 lock 1 STD_LOGIC_VECTOR Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection master_tod_split.conduit_end_1/port_8_tod_stack.master_tod_interface
	set_connection_parameter_value master_tod_split.conduit_end_1/port_8_tod_stack.master_tod_interface endPort {}
	set_connection_parameter_value master_tod_split.conduit_end_1/port_8_tod_stack.master_tod_interface endPortLSB {0}
	set_connection_parameter_value master_tod_split.conduit_end_1/port_8_tod_stack.master_tod_interface startPort {}
	set_connection_parameter_value master_tod_split.conduit_end_1/port_8_tod_stack.master_tod_interface startPortLSB {0}
	set_connection_parameter_value master_tod_split.conduit_end_1/port_8_tod_stack.master_tod_interface width {0}
	add_connection master_tod_split.conduit_end_2/port_12_tod_stack.master_tod_interface
	set_connection_parameter_value master_tod_split.conduit_end_2/port_12_tod_stack.master_tod_interface endPort {}
	set_connection_parameter_value master_tod_split.conduit_end_2/port_12_tod_stack.master_tod_interface endPortLSB {0}
	set_connection_parameter_value master_tod_split.conduit_end_2/port_12_tod_stack.master_tod_interface startPort {}
	set_connection_parameter_value master_tod_split.conduit_end_2/port_12_tod_stack.master_tod_interface startPortLSB {0}
	set_connection_parameter_value master_tod_split.conduit_end_2/port_12_tod_stack.master_tod_interface width {0}
	add_connection tod_subsys_clk_100.out_clk/port_12_tod_stack.reconfig_clk
	set_connection_parameter_value tod_subsys_clk_100.out_clk/port_12_tod_stack.reconfig_clk clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/port_12_tod_stack.reconfig_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/port_12_tod_stack.reconfig_clk clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/port_12_tod_stack.reconfig_clk resetDomainSysInfo {-1}
	add_connection tod_subsys_clk_100.out_clk/port_8_tod_stack.reconfig_clk
	set_connection_parameter_value tod_subsys_clk_100.out_clk/port_8_tod_stack.reconfig_clk clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/port_8_tod_stack.reconfig_clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/port_8_tod_stack.reconfig_clk clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/port_8_tod_stack.reconfig_clk resetDomainSysInfo {-1}
	add_connection tod_subsys_clk_100.out_clk/tod_subsys_rst_100.clk
	set_connection_parameter_value tod_subsys_clk_100.out_clk/tod_subsys_rst_100.clk clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/tod_subsys_rst_100.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/tod_subsys_rst_100.clk clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_clk_100.out_clk/tod_subsys_rst_100.clk resetDomainSysInfo {-1}
	add_connection tod_subsys_mtod_clk.out_clk/port_12_tod_stack.mtod_clk
	set_connection_parameter_value tod_subsys_mtod_clk.out_clk/port_12_tod_stack.mtod_clk clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_mtod_clk.out_clk/port_12_tod_stack.mtod_clk clockRateSysInfo {156250000.0}
	set_connection_parameter_value tod_subsys_mtod_clk.out_clk/port_12_tod_stack.mtod_clk clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_mtod_clk.out_clk/port_12_tod_stack.mtod_clk resetDomainSysInfo {-1}
	add_connection tod_subsys_mtod_clk.out_clk/port_8_tod_stack.mtod_clk
	set_connection_parameter_value tod_subsys_mtod_clk.out_clk/port_8_tod_stack.mtod_clk clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_mtod_clk.out_clk/port_8_tod_stack.mtod_clk clockRateSysInfo {156250000.0}
	set_connection_parameter_value tod_subsys_mtod_clk.out_clk/port_8_tod_stack.mtod_clk clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_mtod_clk.out_clk/port_8_tod_stack.mtod_clk resetDomainSysInfo {-1}
	add_connection tod_subsys_rst_100.out_reset/port_12_tod_stack.mtod_reset_n
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_12_tod_stack.mtod_reset_n clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_12_tod_stack.mtod_reset_n clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_12_tod_stack.mtod_reset_n resetDomainSysInfo {-1}
	add_connection tod_subsys_rst_100.out_reset/port_12_tod_stack.reconfig_resetn
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_12_tod_stack.reconfig_resetn clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_12_tod_stack.reconfig_resetn clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_12_tod_stack.reconfig_resetn resetDomainSysInfo {-1}
	add_connection tod_subsys_rst_100.out_reset/port_8_tod_stack.mtod_reset_n
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_8_tod_stack.mtod_reset_n clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_8_tod_stack.mtod_reset_n clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_8_tod_stack.mtod_reset_n resetDomainSysInfo {-1}
	add_connection tod_subsys_rst_100.out_reset/port_8_tod_stack.reconfig_resetn
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_8_tod_stack.reconfig_resetn clockDomainSysInfo {-1}
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_8_tod_stack.reconfig_resetn clockResetSysInfo {}
	set_connection_parameter_value tod_subsys_rst_100.out_reset/port_8_tod_stack.reconfig_resetn resetDomainSysInfo {-1}
	add_connection todsync_sample_plllock_split.conduit_end_1/port_8_tod_stack.todsync_sample_locked
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_1/port_8_tod_stack.todsync_sample_locked endPort {}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_1/port_8_tod_stack.todsync_sample_locked endPortLSB {0}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_1/port_8_tod_stack.todsync_sample_locked startPort {}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_1/port_8_tod_stack.todsync_sample_locked startPortLSB {0}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_1/port_8_tod_stack.todsync_sample_locked width {0}
	add_connection todsync_sample_plllock_split.conduit_end_2/port_8_tod_stack.todsync_sample_lock_10g
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_2/port_8_tod_stack.todsync_sample_lock_10g endPort {}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_2/port_8_tod_stack.todsync_sample_lock_10g endPortLSB {0}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_2/port_8_tod_stack.todsync_sample_lock_10g startPort {}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_2/port_8_tod_stack.todsync_sample_lock_10g startPortLSB {0}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_2/port_8_tod_stack.todsync_sample_lock_10g width {0}
	add_connection todsync_sample_plllock_split.conduit_end_3/port_12_tod_stack.todsync_sample_locked
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_3/port_12_tod_stack.todsync_sample_locked endPort {}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_3/port_12_tod_stack.todsync_sample_locked endPortLSB {0}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_3/port_12_tod_stack.todsync_sample_locked startPort {}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_3/port_12_tod_stack.todsync_sample_locked startPortLSB {0}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_3/port_12_tod_stack.todsync_sample_locked width {0}
	add_connection todsync_sample_plllock_split.conduit_end_4/port_12_tod_stack.todsync_sample_lock_10g
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_4/port_12_tod_stack.todsync_sample_lock_10g endPort {}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_4/port_12_tod_stack.todsync_sample_lock_10g endPortLSB {0}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_4/port_12_tod_stack.todsync_sample_lock_10g startPort {}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_4/port_12_tod_stack.todsync_sample_lock_10g startPortLSB {0}
	set_connection_parameter_value todsync_sample_plllock_split.conduit_end_4/port_12_tod_stack.todsync_sample_lock_10g width {0}

	# add the exports
	set_interface_property master_tod_split_conduit_end EXPORT_OF master_tod_split.conduit_end
	set_interface_property master_tod_split_conduit_end_10 EXPORT_OF master_tod_split.conduit_end_10
	set_interface_property port_12_tod_stack_tx_clk EXPORT_OF port_12_tod_stack.tx_clk
	set_interface_property port_12_tod_stack_rx_clk EXPORT_OF port_12_tod_stack.rx_clk
	set_interface_property port_12_tod_stack_todsync_sample_clk EXPORT_OF port_12_tod_stack.todsync_sample_clk
	set_interface_property port_12_tod_stack_todsycn_sample_clk_10g EXPORT_OF port_12_tod_stack.todsycn_sample_clk_10g
	set_interface_property port_12_tod_stack_tx_tod_interface EXPORT_OF port_12_tod_stack.tx_tod_interface
	set_interface_property port_12_tod_stack_rx_tod_interface EXPORT_OF port_12_tod_stack.rx_tod_interface
	set_interface_property port_12_tod_stack_tx_pll_locked EXPORT_OF port_12_tod_stack.tx_pll_locked
	set_interface_property port_12_tod_stack_todsync_sel EXPORT_OF port_12_tod_stack.todsync_sel
	set_interface_property port_8_tod_stack_tx_clk EXPORT_OF port_8_tod_stack.tx_clk
	set_interface_property port_8_tod_stack_rx_clk EXPORT_OF port_8_tod_stack.rx_clk
	set_interface_property port_8_tod_stack_todsync_sample_clk EXPORT_OF port_8_tod_stack.todsync_sample_clk
	set_interface_property port_8_tod_stack_todsycn_sample_clk_10g EXPORT_OF port_8_tod_stack.todsycn_sample_clk_10g
	set_interface_property port_8_tod_stack_tx_tod_interface EXPORT_OF port_8_tod_stack.tx_tod_interface
	set_interface_property port_8_tod_stack_rx_tod_interface EXPORT_OF port_8_tod_stack.rx_tod_interface
	set_interface_property port_8_tod_stack_tx_pll_locked EXPORT_OF port_8_tod_stack.tx_pll_locked
	set_interface_property port_8_tod_stack_todsync_sel EXPORT_OF port_8_tod_stack.todsync_sel
	set_interface_property tod_subsys_clk_100_in_clk EXPORT_OF tod_subsys_clk_100.in_clk
	set_interface_property tod_subsys_mtod_clk_in_clk EXPORT_OF tod_subsys_mtod_clk.in_clk
	set_interface_property tod_subsys_rst_100_in_reset EXPORT_OF tod_subsys_rst_100.in_reset
	set_interface_property todsync_sample_plllock_split_conduit_end EXPORT_OF todsync_sample_plllock_split.conduit_end

	# set values for exposed HDL parameters

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="master_tod_split">
  <datum __value="_sortIndex" value="4" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
 <element __value="port0_tod_stack_0">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="port_12_tod_stack">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="port_8_tod_stack">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="tod_subsys_clk_100">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="tod_subsys_mtod_clk">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="tod_subsys_rst_100">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="todsync_sample_plllock_split">
  <datum __value="_sortIndex" value="3" type="int" />
  <datum __value="sopceditor_expanded" value="1" type="boolean" />
 </element>
</bonusData>
}
	set_module_property FILE {tod_slave_sub_system.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {tod_slave_sub_system}

	# save the system
	sync_sysinfo_parameters
	save_system tod_slave_sub_system
}

# create the system "subsys_ftile_25gbe_1588"
proc do_create_subsys_ftile_25gbe_1588 {} {
	# create the system
	create_system subsys_ftile_25gbe_1588
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters
	add_system_hdl_parameter FP_WIDTH INTEGER {8} {}
	set_system_hdl_parameter_property FP_WIDTH EXPORT true

	# add the components
	add_instance avst_axist_bridge_0 altera_generic_component
	load_instantiation avst_axist_bridge_0
	set_instantiation_property HDL_COMPILATION_LIBRARY {avst_axist_bridge_0}
	set_instantiation_property HDL_ENTITY_NAME {avst_axist_bridge_0}
	set_instantiation_property IP_FILE {}
	add_instantiation_hdl_file {intel_custom_ip/axist_to_avst_bridge/ftile_ghrd_avst_axist_bridge.sv}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv CONTAINS_INLINE_CONFIGURATION {false}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv IS_CONFIGURATION_PACKAGE {false}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv IS_TOP_LEVEL {true}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv TYPE {SYSTEM_VERILOG}
	set_instantiation_hdl_file_property ftile_ghrd_avst_axist_bridge.sv PATH {ftile_ghrd_avst_axist_bridge.sv}
	add_instantiation_hdl_parameter DATA_WIDTH INTEGER {64} {}
	add_instantiation_hdl_parameter NUM_CHANNELS INTEGER {1} {}
	add_instantiation_hdl_parameter NO_OF_BYTES INTEGER {8} {}
	add_instantiation_hdl_parameter EMPTY_BITS INTEGER {3} {}
	add_instantiation_hdl_parameter Tiles STRING {F} {}
	add_instantiation_hdl_parameter SIM_EMULATE INTEGER {1} {}
	add_instantiation_interface i_tx_clk clock INPUT
	set_instantiation_interface_parameter_value i_tx_clk clockRate {0}
	set_instantiation_interface_parameter_value i_tx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value i_tx_clk ptfSchematicName {}
	add_instantiation_interface_port i_tx_clk i_tx_clk clk 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface i_rx_clk clock INPUT
	set_instantiation_interface_parameter_value i_rx_clk clockRate {0}
	set_instantiation_interface_parameter_value i_rx_clk externallyDriven {false}
	set_instantiation_interface_parameter_value i_rx_clk ptfSchematicName {}
	add_instantiation_interface_port i_rx_clk i_rx_clk clk 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface i_tx_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_tx_rst_n associatedClock {i_tx_clk}
	set_instantiation_interface_parameter_value i_tx_rst_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port i_tx_rst_n i_tx_rst_n reset_n 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface i_rx_rst_n reset INPUT
	set_instantiation_interface_parameter_value i_rx_rst_n associatedClock {i_rx_clk}
	set_instantiation_interface_parameter_value i_rx_rst_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port i_rx_rst_n i_rx_rst_n reset_n 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface avst_tx_if avalon_streaming INPUT
	set_instantiation_interface_parameter_value avst_tx_if associatedClock {i_tx_clk}
	set_instantiation_interface_parameter_value avst_tx_if associatedReset {i_tx_rst_n}
	set_instantiation_interface_parameter_value avst_tx_if beatsPerCycle {1}
	set_instantiation_interface_parameter_value avst_tx_if dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value avst_tx_if emptyWithinPacket {false}
	set_instantiation_interface_parameter_value avst_tx_if errorDescriptor {}
	set_instantiation_interface_parameter_value avst_tx_if firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value avst_tx_if highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value avst_tx_if maxChannel {0}
	set_instantiation_interface_parameter_value avst_tx_if packetDescription {}
	set_instantiation_interface_parameter_value avst_tx_if prSafe {false}
	set_instantiation_interface_parameter_value avst_tx_if readyAllowance {0}
	set_instantiation_interface_parameter_value avst_tx_if readyLatency {0}
	set_instantiation_interface_parameter_value avst_tx_if symbolsPerBeat {1}
	add_instantiation_interface_port avst_tx_if o_av_st_tx_ready ready 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_tx_if i_av_st_tx_valid valid 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_data data 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_startofpacket startofpacket 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_endofpacket endofpacket 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_empty empty 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_if i_av_st_tx_error error 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface avst_tx_ptp conduit INPUT
	set_instantiation_interface_parameter_value avst_tx_ptp associatedClock {}
	set_instantiation_interface_parameter_value avst_tx_ptp associatedReset {}
	set_instantiation_interface_parameter_value avst_tx_ptp prSafe {false}
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_req valid 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_fp fingerprint 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_asym i_av_st_tx_ptp_asym 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_asym_p2p_idx i_av_st_tx_ptp_asym_p2p_idx 7 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_asym_sign i_av_st_tx_ptp_asym_sign 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_cf_offset i_av_st_tx_ptp_cf_offset 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_csum_offset i_av_st_tx_ptp_csum_offset 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_eb_offset i_av_st_tx_ptp_eb_offset 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ins_cf i_av_st_tx_ptp_ins_cf 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ins_ets i_av_st_tx_ptp_ins_ets 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_p2p i_av_st_tx_ptp_p2p 1 STD_LOGIC Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_format i_av_st_tx_ptp_ts_format 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_offset i_av_st_tx_ptp_ts_offset 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_valid i_av_st_tx_ptp_ts_valid 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_tx_its i_av_st_tx_ptp_tx_its 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_update_eb i_av_st_tx_ptp_update_eb 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_ptp_zero_csum i_av_st_tx_ptp_zero_csum 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_tx_ptp i_av_st_tx_skip_crc i_av_st_tx_skip_crc 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface axit_tx_if axi4stream OUTPUT
	set_instantiation_interface_parameter_value axit_tx_if associatedClock {i_tx_clk}
	set_instantiation_interface_parameter_value axit_tx_if associatedReset {i_tx_rst_n}
	add_instantiation_interface_port axit_tx_if i_axi_st_tx_tready tready 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tvalid tvalid 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tdata tdata 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tlast tlast 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tkeep tkeep 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port axit_tx_if o_axi_st_tx_tuser_client tuser 2 STD_LOGIC_VECTOR Output
	add_instantiation_interface avst_rx_if avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value avst_rx_if associatedClock {i_rx_clk}
	set_instantiation_interface_parameter_value avst_rx_if associatedReset {i_rx_rst_n}
	set_instantiation_interface_parameter_value avst_rx_if beatsPerCycle {1}
	set_instantiation_interface_parameter_value avst_rx_if dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value avst_rx_if emptyWithinPacket {false}
	set_instantiation_interface_parameter_value avst_rx_if errorDescriptor {}
	set_instantiation_interface_parameter_value avst_rx_if firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value avst_rx_if highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value avst_rx_if maxChannel {0}
	set_instantiation_interface_parameter_value avst_rx_if packetDescription {}
	set_instantiation_interface_parameter_value avst_rx_if prSafe {false}
	set_instantiation_interface_parameter_value avst_rx_if readyAllowance {0}
	set_instantiation_interface_parameter_value avst_rx_if readyLatency {0}
	set_instantiation_interface_parameter_value avst_rx_if symbolsPerBeat {1}
	add_instantiation_interface_port avst_rx_if o_av_st_rx_valid valid 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_data data 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_startofpacket startofpacket 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_endofpacket endofpacket 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_empty empty 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_if o_av_st_rx_error error 6 STD_LOGIC_VECTOR Output
	add_instantiation_interface avst_rx_ptp conduit INPUT
	set_instantiation_interface_parameter_value avst_rx_ptp associatedClock {}
	set_instantiation_interface_parameter_value avst_rx_ptp associatedReset {}
	set_instantiation_interface_parameter_value avst_rx_ptp prSafe {false}
	add_instantiation_interface_port avst_rx_ptp o_av_st_rxstatus_data o_av_st_rxstatus_data 40 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_ptp o_av_st_rxstatus_valid valid 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_rx_ptp o_av_st_ptp_rx_its data 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface axist_rx_if axi4stream INPUT
	set_instantiation_interface_parameter_value axist_rx_if associatedClock {i_rx_clk}
	set_instantiation_interface_parameter_value axist_rx_if associatedReset {i_rx_rst_n}
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tvalid tvalid 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tdata tdata 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tlast tlast 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tkeep tkeep 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port axist_rx_if i_axi_st_rx_tuser_client tuser 7 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_tx_tuser_ptp conduit INPUT
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp associatedClock {}
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp associatedReset {}
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp prSafe {false}
	add_instantiation_interface_port p0_tx_tuser_ptp o_axi_st_tx_tuser_ptp tuser_1 94 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_tx_tuser_ptp_extended conduit INPUT
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp_extended associatedClock {}
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp_extended associatedReset {}
	set_instantiation_interface_parameter_value p0_tx_tuser_ptp_extended prSafe {false}
	add_instantiation_interface_port p0_tx_tuser_ptp_extended o_axi_st_tx_tuser_ptp_extended tuser_2 328 STD_LOGIC_VECTOR Output
	add_instantiation_interface p0_rx_tuser_sts conduit INPUT
	set_instantiation_interface_parameter_value p0_rx_tuser_sts associatedClock {}
	set_instantiation_interface_parameter_value p0_rx_tuser_sts associatedReset {}
	set_instantiation_interface_parameter_value p0_rx_tuser_sts prSafe {false}
	add_instantiation_interface_port p0_rx_tuser_sts i_axi_st_rx_tuser_sts tuser_1 5 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_rx_tuser_sts_extended conduit INPUT
	set_instantiation_interface_parameter_value p0_rx_tuser_sts_extended associatedClock {}
	set_instantiation_interface_parameter_value p0_rx_tuser_sts_extended associatedReset {}
	set_instantiation_interface_parameter_value p0_rx_tuser_sts_extended prSafe {false}
	add_instantiation_interface_port p0_rx_tuser_sts_extended i_axi_st_rx_tuser_sts_extended i_axi_st_rx_tuser_sts_extended 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface p0_rx_ingrts0_interface conduit INPUT
	set_instantiation_interface_parameter_value p0_rx_ingrts0_interface associatedClock {}
	set_instantiation_interface_parameter_value p0_rx_ingrts0_interface associatedReset {}
	set_instantiation_interface_parameter_value p0_rx_ingrts0_interface prSafe {false}
	add_instantiation_interface_port p0_rx_ingrts0_interface i_axi_st_rx_ingrts0_tdata tdata 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port p0_rx_ingrts0_interface i_axi_st_rx_ingrts0_tvalid tvalid 1 STD_LOGIC_VECTOR Input
	save_instantiation
	add_instance ftile_25gbe_rx_dma_ch1 subsys_ftile_25gbe_rx_dma
	add_instance ftile_25gbe_tx_dma_ch1 subsys_ftile_25gbe_tx_dma
	add_component hssi_ets_ts_adapter_0 ip/subsys_ftile_25gbe_1588/ftile_25gbe_hssi_ets_ts_adapter_0.ip hssi_ets_ts_adapter ftile_25gbe_hssi_ets_ts_adapter_0 1.0.0
	load_component hssi_ets_ts_adapter_0
	set_component_parameter_value FP_WIDTH {32}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation hssi_ets_ts_adapter_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface egrs_ts_hssi conduit INPUT
	set_instantiation_interface_parameter_value egrs_ts_hssi associatedClock {}
	set_instantiation_interface_parameter_value egrs_ts_hssi associatedReset {}
	set_instantiation_interface_parameter_value egrs_ts_hssi prSafe {false}
	add_instantiation_interface_port egrs_ts_hssi timestamp_fp_valid tvalid 1 STD_LOGIC Input
	add_instantiation_interface_port egrs_ts_hssi timestamp_fp_data tdata 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface egrs_ts_dma conduit INPUT
	set_instantiation_interface_parameter_value egrs_ts_dma associatedClock {}
	set_instantiation_interface_parameter_value egrs_ts_dma associatedReset {}
	set_instantiation_interface_parameter_value egrs_ts_dma prSafe {false}
	add_instantiation_interface_port egrs_ts_dma aso_timestamp_fp_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port egrs_ts_dma aso_timestamp_fp fingerprint 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port egrs_ts_dma aso_timestamp_data data 96 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component rx_dma_reset_bridge ip/subsys_ftile_25gbe_1588/rx_dma_reset_bridge.ip altera_reset_bridge rx_dma_reset_bridge 19.2.0
	load_component rx_dma_reset_bridge
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_reset_bridge
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component subsys_ftile_25gbe_1588_csr ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_csr.ip altera_avalon_mm_bridge altera_avalon_mm_bridge_inst 20.0.1
	load_component subsys_ftile_25gbe_1588_csr
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {32}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {1}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation subsys_ftile_25gbe_1588_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {256}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component subsys_ftile_25gbe_1588_csrclk ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_csrclk.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component subsys_ftile_25gbe_1588_csrclk
	set_component_parameter_value EXPLICIT_CLOCK_RATE {100000000.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation subsys_ftile_25gbe_1588_csrclk
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {100000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {100000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component subsys_ftile_25gbe_1588_dmaclkout ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_dmaclkout.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component subsys_ftile_25gbe_1588_dmaclkout
	set_component_parameter_value EXPLICIT_CLOCK_RATE {201416015.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation subsys_ftile_25gbe_1588_dmaclkout
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {201416015}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {201416015}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component subsys_ftile_25gbe_1588_o_pll_clk ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_o_pll_clk.ip altera_clock_bridge subsys_ftile_25gbe_1588_o_pll_clk 19.2.0
	load_component subsys_ftile_25gbe_1588_o_pll_clk
	set_component_parameter_value EXPLICIT_CLOCK_RATE {402832031.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation subsys_ftile_25gbe_1588_o_pll_clk
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {402832031}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {402832031}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component subsys_ftile_25gbe_1588_reset ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_reset.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component subsys_ftile_25gbe_1588_reset
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation subsys_ftile_25gbe_1588_reset
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_in_ts/hssi_ets_ts_adapter_0.egrs_ts_dma
	set_connection_parameter_value ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_in_ts/hssi_ets_ts_adapter_0.egrs_ts_dma endPort {}
	set_connection_parameter_value ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_in_ts/hssi_ets_ts_adapter_0.egrs_ts_dma endPortLSB {0}
	set_connection_parameter_value ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_in_ts/hssi_ets_ts_adapter_0.egrs_ts_dma startPort {}
	set_connection_parameter_value ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_in_ts/hssi_ets_ts_adapter_0.egrs_ts_dma startPortLSB {0}
	set_connection_parameter_value ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_in_ts/hssi_ets_ts_adapter_0.egrs_ts_dma width {0}
	add_connection rx_dma_reset_bridge.out_reset/ftile_25gbe_rx_dma_ch1.reset
	set_connection_parameter_value rx_dma_reset_bridge.out_reset/ftile_25gbe_rx_dma_ch1.reset clockDomainSysInfo {1}
	set_connection_parameter_value rx_dma_reset_bridge.out_reset/ftile_25gbe_rx_dma_ch1.reset clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset_bridge.out_reset/ftile_25gbe_rx_dma_ch1.reset resetDomainSysInfo {1}
	add_connection subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr addressMapSysInfo {<address-map><slave name='ftile_25gbe_tx_dma_ch1.tx_dma_prefetcher.Csr' start='0x0' end='0x20' datawidth='32' /><slave name='ftile_25gbe_tx_dma_ch1.tx_dma_dispatcher.CSR' start='0x20' end='0x40' datawidth='32' /><slave name='ftile_25gbe_rx_dma_ch1.rx_dma_prefetcher.Csr' start='0x80' end='0xA0' datawidth='32' /><slave name='ftile_25gbe_rx_dma_ch1.rx_dma_dispatcher.CSR' start='0xA0' end='0xC0' datawidth='32' /></address-map>}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr addressWidthSysInfo {8}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr arbitrationPriority {1}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr baseAddress {0x0080}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr defaultConnection {0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr domainAlias {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_rx_dma_ch1.csr slaveDataWidthSysInfo {-1}
	add_connection subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr addressMapSysInfo {<address-map><slave name='ftile_25gbe_tx_dma_ch1.tx_dma_prefetcher.Csr' start='0x0' end='0x20' datawidth='32' /><slave name='ftile_25gbe_tx_dma_ch1.tx_dma_dispatcher.CSR' start='0x20' end='0x40' datawidth='32' /><slave name='ftile_25gbe_rx_dma_ch1.rx_dma_prefetcher.Csr' start='0x80' end='0xA0' datawidth='32' /><slave name='ftile_25gbe_rx_dma_ch1.rx_dma_dispatcher.CSR' start='0xA0' end='0xC0' datawidth='32' /></address-map>}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr addressWidthSysInfo {8}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr arbitrationPriority {1}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr baseAddress {0x0000}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr defaultConnection {0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr domainAlias {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csr.m0/ftile_25gbe_tx_dma_ch1.csr slaveDataWidthSysInfo {32}
	add_connection subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_csr.clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_csr.clk clockDomainSysInfo {4}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_csr.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_csr.clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_csr.clk resetDomainSysInfo {4}
	add_connection subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_reset.clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_reset.clk clockDomainSysInfo {4}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_reset.clk clockRateSysInfo {100000000.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_reset.clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_csrclk.out_clk/subsys_ftile_25gbe_1588_reset.clk resetDomainSysInfo {4}
	add_connection subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_rx_dma_ch1.dma_clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_rx_dma_ch1.dma_clk clockDomainSysInfo {6}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_rx_dma_ch1.dma_clk clockRateSysInfo {201416015.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_rx_dma_ch1.dma_clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_rx_dma_ch1.dma_clk resetDomainSysInfo {6}
	add_connection subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_tx_dma_ch1.dma_clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_tx_dma_ch1.dma_clk clockDomainSysInfo {6}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_tx_dma_ch1.dma_clk clockRateSysInfo {201416015.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_tx_dma_ch1.dma_clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/ftile_25gbe_tx_dma_ch1.dma_clk resetDomainSysInfo {6}
	add_connection subsys_ftile_25gbe_1588_dmaclkout.out_clk/rx_dma_reset_bridge.clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/rx_dma_reset_bridge.clk clockDomainSysInfo {6}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/rx_dma_reset_bridge.clk clockRateSysInfo {201416015.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/rx_dma_reset_bridge.clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_dmaclkout.out_clk/rx_dma_reset_bridge.clk resetDomainSysInfo {6}
	add_connection subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_rx_clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_rx_clk clockDomainSysInfo {7}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_rx_clk clockRateSysInfo {402832031.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_rx_clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_rx_clk resetDomainSysInfo {7}
	add_connection subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_tx_clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_tx_clk clockDomainSysInfo {7}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_tx_clk clockRateSysInfo {402832031.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_tx_clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/avst_axist_bridge_0.i_tx_clk resetDomainSysInfo {7}
	add_connection subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_rx_dma_ch1.ftile_clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_rx_dma_ch1.ftile_clk clockDomainSysInfo {7}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_rx_dma_ch1.ftile_clk clockRateSysInfo {402832031.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_rx_dma_ch1.ftile_clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_rx_dma_ch1.ftile_clk resetDomainSysInfo {7}
	add_connection subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_tx_dma_ch1.ftile_clk
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_tx_dma_ch1.ftile_clk clockDomainSysInfo {7}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_tx_dma_ch1.ftile_clk clockRateSysInfo {402832031.0}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_tx_dma_ch1.ftile_clk clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_o_pll_clk.out_clk/ftile_25gbe_tx_dma_ch1.ftile_clk resetDomainSysInfo {7}
	add_connection subsys_ftile_25gbe_1588_reset.out_reset/ftile_25gbe_tx_dma_ch1.reset
	set_connection_parameter_value subsys_ftile_25gbe_1588_reset.out_reset/ftile_25gbe_tx_dma_ch1.reset clockDomainSysInfo {5}
	set_connection_parameter_value subsys_ftile_25gbe_1588_reset.out_reset/ftile_25gbe_tx_dma_ch1.reset clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_reset.out_reset/ftile_25gbe_tx_dma_ch1.reset resetDomainSysInfo {5}
	add_connection subsys_ftile_25gbe_1588_reset.out_reset/subsys_ftile_25gbe_1588_csr.reset
	set_connection_parameter_value subsys_ftile_25gbe_1588_reset.out_reset/subsys_ftile_25gbe_1588_csr.reset clockDomainSysInfo {5}
	set_connection_parameter_value subsys_ftile_25gbe_1588_reset.out_reset/subsys_ftile_25gbe_1588_csr.reset clockResetSysInfo {}
	set_connection_parameter_value subsys_ftile_25gbe_1588_reset.out_reset/subsys_ftile_25gbe_1588_csr.reset resetDomainSysInfo {5}

	# add the exports
	set_interface_property avst_axist_bridge_0_i_tx_rst_n EXPORT_OF avst_axist_bridge_0.i_tx_rst_n
	set_interface_property avst_axist_bridge_0_i_rx_rst_n EXPORT_OF avst_axist_bridge_0.i_rx_rst_n
	set_interface_property avst_axist_bridge_0_avst_tx_ptp EXPORT_OF avst_axist_bridge_0.avst_tx_ptp
	set_interface_property avst_axist_bridge_0_axit_tx_if EXPORT_OF avst_axist_bridge_0.axit_tx_if
	set_interface_property avst_axist_bridge_0_axist_rx_if EXPORT_OF avst_axist_bridge_0.axist_rx_if
	set_interface_property avst_axist_bridge_0_p0_tx_tuser_ptp EXPORT_OF avst_axist_bridge_0.p0_tx_tuser_ptp
	set_interface_property avst_axist_bridge_0_p0_tx_tuser_ptp_extended EXPORT_OF avst_axist_bridge_0.p0_tx_tuser_ptp_extended
	set_interface_property avst_axist_bridge_0_p0_rx_tuser_sts EXPORT_OF avst_axist_bridge_0.p0_rx_tuser_sts
	set_interface_property avst_axist_bridge_0_p0_rx_tuser_sts_extended EXPORT_OF avst_axist_bridge_0.p0_rx_tuser_sts_extended
	set_interface_property avst_axist_bridge_0_p0_rx_ingrts0_interface EXPORT_OF avst_axist_bridge_0.p0_rx_ingrts0_interface
	set_interface_property hssi_ets_ts_adapter_0_egrs_ts_hssi EXPORT_OF hssi_ets_ts_adapter_0.egrs_ts_hssi
	set_interface_property rx_dma_resetn EXPORT_OF rx_dma_reset_bridge.in_reset
	set_interface_port_property rx_dma_resetn rx_dma_resetn_reset_n NAME rx_dma_resetn
	set_interface_property csr EXPORT_OF subsys_ftile_25gbe_1588_csr.s0
	set_interface_property clk EXPORT_OF subsys_ftile_25gbe_1588_csrclk.in_clk
	set_interface_property subsys_ftile_25gbe_1588_dmaclkout_in_clk EXPORT_OF subsys_ftile_25gbe_1588_dmaclkout.in_clk
	set_interface_property subsys_ftile_25gbe_1588_o_pll_clk_in_clk EXPORT_OF subsys_ftile_25gbe_1588_o_pll_clk.in_clk
	set_interface_property reset EXPORT_OF subsys_ftile_25gbe_1588_reset.in_reset
	set_interface_property ftile_25gbe_rx_dma_ch1_pktin EXPORT_OF ftile_25gbe_rx_dma_ch1.pktin
	set_interface_property ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts EXPORT_OF ftile_25gbe_rx_dma_ch1.rx_dma_fifo_0_in_ts
	set_interface_property rx_dma_ch1_prefetcher_read_master EXPORT_OF ftile_25gbe_rx_dma_ch1.prefetcher_read_master
	set_interface_property rx_dma_ch1_prefetcher_write_master EXPORT_OF ftile_25gbe_rx_dma_ch1.prefetcher_write_master
	set_interface_property rx_dma_ch1_irq EXPORT_OF ftile_25gbe_rx_dma_ch1.irq
	set_interface_property rx_dma_ch1_write_master EXPORT_OF ftile_25gbe_rx_dma_ch1.write_master
	set_interface_property ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st EXPORT_OF ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_out_st
	set_interface_property ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req EXPORT_OF ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_out_ts_req
	set_interface_property ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_eth_link_down EXPORT_OF ftile_25gbe_tx_dma_ch1.tx_dma_fifo_0_eth_link_down
	set_interface_property tx_dma_ch1_prefetcher_read_master EXPORT_OF ftile_25gbe_tx_dma_ch1.prefetcher_read_master
	set_interface_property tx_dma_ch1_prefetcher_write_master EXPORT_OF ftile_25gbe_tx_dma_ch1.prefetcher_write_master
	set_interface_property tx_dma_ch1_irq EXPORT_OF ftile_25gbe_tx_dma_ch1.irq
	set_interface_property tx_dma_ch1_read_master EXPORT_OF ftile_25gbe_tx_dma_ch1.read_master

	# set values for exposed HDL parameters
	set_exposed_hdl_parameter_value ftile_25gbe_tx_dma_ch1 FP_WIDTH {FP_WIDTH}
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.syncResets TRUE
	set_domain_assignment subsys_ftile_25gbe_1588_csr.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="avst_axist_bridge_0">
  <datum __value="_sortIndex" value="8" type="int" />
 </element>
 <element __value="ftile_25gbe_rx_dma_ch1">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="ftile_25gbe_rx_dma_ch1.csr">
  <datum __value="baseAddress" value="67108864" type="String" />
 </element>
 <element __value="ftile_25gbe_tx_dma_ch1">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="ftile_25gbe_tx_dma_ch1.csr">
  <datum __value="baseAddress" value="67108992" type="String" />
 </element>
 <element __value="hssi_ets_ts_adapter_0">
  <datum __value="_sortIndex" value="9" type="int" />
 </element>
 <element __value="rx_dma_reset_bridge">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_csr">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_csrclk">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_dmaclkout">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_o_pll_clk">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
 <element __value="subsys_ftile_25gbe_1588_reset">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {subsys_ftile_25gbe_1588.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {subsys_ftile_25gbe_1588}

	# save the system
	sync_sysinfo_parameters
	save_system subsys_ftile_25gbe_1588
}

# create the system "dxc_ss_top"
proc do_create_dxc_ss_top {} {
	# create the system
	create_system dxc_ss_top
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component clock_bridge_csr ip/dxc_ss_top/clk_bridge_csr.ip altera_clock_bridge clk_bridge_csr 19.2.0
	load_component clock_bridge_csr
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_dsp ip/dxc_ss_top/clk_bridge_dsp.ip altera_clock_bridge clk_bridge_dsp 19.2.0
	load_component clock_bridge_dsp
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {50000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {50000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component dxc_ss_0 ip/dxc_ss_top/dxc_ss_top_dxc_ss_0.ip dxc_ss dxc_ss_0 1.0
	load_component dxc_ss_0
	set_component_parameter_value ANTENNA_DWIDTH {0}
	set_component_parameter_value CAPTURE_DMA_WIDTH {512}
	set_component_parameter_value CH_DW {8}
	set_component_parameter_value CPRI_ETH_DATAWIDTH {128}
	set_component_parameter_value CPRI_FRAME_DATAWIDTH {64}
	set_component_parameter_value DSP_CAPTURE_INSTANCES {30}
	set_component_parameter_value ECPRI_CAPTURE_INSTANCES {2}
	set_component_parameter_value IQ_DATAWIDTH {32}
	set_component_parameter_value NUM_OF_ANT {8}
	set_component_parameter_value NUM_OF_FFT {2}
	set_component_parameter_value NUM_OF_PRACH {2}
	set_component_parameter_value XRAN_ETH_DATAWIDTH {128}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation dxc_ss_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface duc_busin avalon INPUT
	set_instantiation_interface_parameter_value duc_busin addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value duc_busin addressGroup {0}
	set_instantiation_interface_parameter_value duc_busin addressSpan {65536}
	set_instantiation_interface_parameter_value duc_busin addressUnits {WORDS}
	set_instantiation_interface_parameter_value duc_busin alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value duc_busin associatedClock {clock_csr}
	set_instantiation_interface_parameter_value duc_busin associatedReset {rst_csr_n}
	set_instantiation_interface_parameter_value duc_busin bitsPerSymbol {8}
	set_instantiation_interface_parameter_value duc_busin bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value duc_busin bridgesToMaster {}
	set_instantiation_interface_parameter_value duc_busin burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value duc_busin burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value duc_busin constantBurstBehavior {false}
	set_instantiation_interface_parameter_value duc_busin dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value duc_busin dfhFeatureId {35}
	set_instantiation_interface_parameter_value duc_busin dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value duc_busin dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value duc_busin dfhGroupId {0}
	set_instantiation_interface_parameter_value duc_busin dfhParameterData {}
	set_instantiation_interface_parameter_value duc_busin dfhParameterDataLength {}
	set_instantiation_interface_parameter_value duc_busin dfhParameterId {}
	set_instantiation_interface_parameter_value duc_busin dfhParameterName {}
	set_instantiation_interface_parameter_value duc_busin dfhParameterVersion {}
	set_instantiation_interface_parameter_value duc_busin explicitAddressSpan {0}
	set_instantiation_interface_parameter_value duc_busin holdTime {0}
	set_instantiation_interface_parameter_value duc_busin interleaveBursts {false}
	set_instantiation_interface_parameter_value duc_busin isBigEndian {false}
	set_instantiation_interface_parameter_value duc_busin isFlash {false}
	set_instantiation_interface_parameter_value duc_busin isMemoryDevice {false}
	set_instantiation_interface_parameter_value duc_busin isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value duc_busin linewrapBursts {false}
	set_instantiation_interface_parameter_value duc_busin maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value duc_busin maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value duc_busin minimumReadLatency {1}
	set_instantiation_interface_parameter_value duc_busin minimumResponseLatency {1}
	set_instantiation_interface_parameter_value duc_busin minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value duc_busin prSafe {false}
	set_instantiation_interface_parameter_value duc_busin printableDevice {false}
	set_instantiation_interface_parameter_value duc_busin readLatency {0}
	set_instantiation_interface_parameter_value duc_busin readWaitStates {1}
	set_instantiation_interface_parameter_value duc_busin readWaitTime {1}
	set_instantiation_interface_parameter_value duc_busin registerIncomingSignals {false}
	set_instantiation_interface_parameter_value duc_busin registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value duc_busin setupTime {0}
	set_instantiation_interface_parameter_value duc_busin timingUnits {Cycles}
	set_instantiation_interface_parameter_value duc_busin transparentBridge {false}
	set_instantiation_interface_parameter_value duc_busin waitrequestAllowance {0}
	set_instantiation_interface_parameter_value duc_busin wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value duc_busin writeLatency {0}
	set_instantiation_interface_parameter_value duc_busin writeWaitStates {0}
	set_instantiation_interface_parameter_value duc_busin writeWaitTime {0}
	set_instantiation_interface_assignment_value duc_busin embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value duc_busin embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value duc_busin embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value duc_busin embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value duc_busin address_map {<address-map><slave name='duc_busin' start='0x0' end='0x10000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value duc_busin address_width {16}
	set_instantiation_interface_sysinfo_parameter_value duc_busin max_slave_data_width {32}
	add_instantiation_interface_port duc_busin duc_busIn_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port duc_busin duc_busIn_address address 14 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port duc_busin duc_busIn_write write 1 STD_LOGIC Input
	add_instantiation_interface_port duc_busin duc_busIn_read read 1 STD_LOGIC Input
	add_instantiation_interface_port duc_busin duc_busOut_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port duc_busin duc_busOut_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_busin duc_busOut_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface ddc_busin avalon INPUT
	set_instantiation_interface_parameter_value ddc_busin addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value ddc_busin addressGroup {0}
	set_instantiation_interface_parameter_value ddc_busin addressSpan {65536}
	set_instantiation_interface_parameter_value ddc_busin addressUnits {WORDS}
	set_instantiation_interface_parameter_value ddc_busin alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value ddc_busin associatedClock {clock_csr}
	set_instantiation_interface_parameter_value ddc_busin associatedReset {rst_csr_n}
	set_instantiation_interface_parameter_value ddc_busin bitsPerSymbol {8}
	set_instantiation_interface_parameter_value ddc_busin bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value ddc_busin bridgesToMaster {}
	set_instantiation_interface_parameter_value ddc_busin burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value ddc_busin burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value ddc_busin constantBurstBehavior {false}
	set_instantiation_interface_parameter_value ddc_busin dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value ddc_busin dfhFeatureId {35}
	set_instantiation_interface_parameter_value ddc_busin dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value ddc_busin dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value ddc_busin dfhGroupId {0}
	set_instantiation_interface_parameter_value ddc_busin dfhParameterData {}
	set_instantiation_interface_parameter_value ddc_busin dfhParameterDataLength {}
	set_instantiation_interface_parameter_value ddc_busin dfhParameterId {}
	set_instantiation_interface_parameter_value ddc_busin dfhParameterName {}
	set_instantiation_interface_parameter_value ddc_busin dfhParameterVersion {}
	set_instantiation_interface_parameter_value ddc_busin explicitAddressSpan {0}
	set_instantiation_interface_parameter_value ddc_busin holdTime {0}
	set_instantiation_interface_parameter_value ddc_busin interleaveBursts {false}
	set_instantiation_interface_parameter_value ddc_busin isBigEndian {false}
	set_instantiation_interface_parameter_value ddc_busin isFlash {false}
	set_instantiation_interface_parameter_value ddc_busin isMemoryDevice {false}
	set_instantiation_interface_parameter_value ddc_busin isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value ddc_busin linewrapBursts {false}
	set_instantiation_interface_parameter_value ddc_busin maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value ddc_busin maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value ddc_busin minimumReadLatency {1}
	set_instantiation_interface_parameter_value ddc_busin minimumResponseLatency {1}
	set_instantiation_interface_parameter_value ddc_busin minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value ddc_busin prSafe {false}
	set_instantiation_interface_parameter_value ddc_busin printableDevice {false}
	set_instantiation_interface_parameter_value ddc_busin readLatency {0}
	set_instantiation_interface_parameter_value ddc_busin readWaitStates {1}
	set_instantiation_interface_parameter_value ddc_busin readWaitTime {1}
	set_instantiation_interface_parameter_value ddc_busin registerIncomingSignals {false}
	set_instantiation_interface_parameter_value ddc_busin registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value ddc_busin setupTime {0}
	set_instantiation_interface_parameter_value ddc_busin timingUnits {Cycles}
	set_instantiation_interface_parameter_value ddc_busin transparentBridge {false}
	set_instantiation_interface_parameter_value ddc_busin waitrequestAllowance {0}
	set_instantiation_interface_parameter_value ddc_busin wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value ddc_busin writeLatency {0}
	set_instantiation_interface_parameter_value ddc_busin writeWaitStates {0}
	set_instantiation_interface_parameter_value ddc_busin writeWaitTime {0}
	set_instantiation_interface_assignment_value ddc_busin embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value ddc_busin embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value ddc_busin embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value ddc_busin embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value ddc_busin address_map {<address-map><slave name='ddc_busin' start='0x0' end='0x10000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value ddc_busin address_width {16}
	set_instantiation_interface_sysinfo_parameter_value ddc_busin max_slave_data_width {32}
	add_instantiation_interface_port ddc_busin ddc_busIn_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_busin ddc_busIn_address address 14 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_busin ddc_busIn_write write 1 STD_LOGIC Input
	add_instantiation_interface_port ddc_busin ddc_busIn_read read 1 STD_LOGIC Input
	add_instantiation_interface_port ddc_busin ddc_busOut_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port ddc_busin ddc_busOut_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ddc_busin ddc_busOut_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface clock_csr clock INPUT
	set_instantiation_interface_parameter_value clock_csr clockRate {0}
	set_instantiation_interface_parameter_value clock_csr externallyDriven {false}
	set_instantiation_interface_parameter_value clock_csr ptfSchematicName {}
	add_instantiation_interface_port clock_csr clk_csr clk 1 STD_LOGIC Input
	add_instantiation_interface clock_dsp clock INPUT
	set_instantiation_interface_parameter_value clock_dsp clockRate {0}
	set_instantiation_interface_parameter_value clock_dsp externallyDriven {false}
	set_instantiation_interface_parameter_value clock_dsp ptfSchematicName {}
	add_instantiation_interface_port clock_dsp clk_dsp clk 1 STD_LOGIC Input
	add_instantiation_interface rst_csr_n reset INPUT
	set_instantiation_interface_parameter_value rst_csr_n associatedClock {clock_csr}
	set_instantiation_interface_parameter_value rst_csr_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port rst_csr_n rst_csr_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface rst_dsp_n reset INPUT
	set_instantiation_interface_parameter_value rst_dsp_n associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value rst_dsp_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port rst_dsp_n rst_dsp_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface soft_rst conduit INPUT
	set_instantiation_interface_parameter_value soft_rst associatedClock {}
	set_instantiation_interface_parameter_value soft_rst associatedReset {}
	set_instantiation_interface_parameter_value soft_rst prSafe {false}
	add_instantiation_interface_port soft_rst rst_soft_n rst_soft_n 1 STD_LOGIC Input
	add_instantiation_interface ifft_duc_sink_l1 avalon_streaming INPUT
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 maxChannel {0}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 packetDescription {}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 prSafe {false}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 readyLatency {0}
	set_instantiation_interface_parameter_value ifft_duc_sink_l1 symbolsPerBeat {1}
	add_instantiation_interface_port ifft_duc_sink_l1 ifft_duc_sink_valid1 valid 1 STD_LOGIC Input
	add_instantiation_interface_port ifft_duc_sink_l1 ifft_duc_sink_data1 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ifft_duc_sink_l1 ifft_duc_sink_channel1 channel 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface ifft_duc_sink_l2 avalon_streaming INPUT
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 maxChannel {0}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 packetDescription {}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 prSafe {false}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 readyLatency {0}
	set_instantiation_interface_parameter_value ifft_duc_sink_l2 symbolsPerBeat {1}
	add_instantiation_interface_port ifft_duc_sink_l2 ifft_duc_sink_valid2 valid 1 STD_LOGIC Input
	add_instantiation_interface_port ifft_duc_sink_l2 ifft_duc_sink_data2 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ifft_duc_sink_l2 ifft_duc_sink_channel2 channel 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface ddc_avst_sink conduit INPUT
	set_instantiation_interface_parameter_value ddc_avst_sink associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value ddc_avst_sink associatedReset {}
	set_instantiation_interface_parameter_value ddc_avst_sink prSafe {false}
	add_instantiation_interface_port ddc_avst_sink avst_sink_valid avst_sink_valid 1 STD_LOGIC Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_channel avst_sink_channel 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_data_l1 avst_sink_data_l1 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_data_l2 avst_sink_data_l2 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_data_l3 avst_sink_data_l3 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_data_l4 avst_sink_data_l4 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_data_l5 avst_sink_data_l5 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_data_l6 avst_sink_data_l6 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_data_l7 avst_sink_data_l7 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ddc_avst_sink avst_sink_data_l8 avst_sink_data_l8 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface duc_avst_source conduit INPUT
	set_instantiation_interface_parameter_value duc_avst_source associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value duc_avst_source associatedReset {}
	set_instantiation_interface_parameter_value duc_avst_source prSafe {false}
	add_instantiation_interface_port duc_avst_source duc_avst_source_valid duc_avst_source_valid 1 STD_LOGIC Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_data0 duc_avst_source_data0 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_data1 duc_avst_source_data1 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_data2 duc_avst_source_data2 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_data3 duc_avst_source_data3 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_data4 duc_avst_source_data4 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_data5 duc_avst_source_data5 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_data6 duc_avst_source_data6 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_data7 duc_avst_source_data7 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port duc_avst_source duc_avst_source_channel duc_avst_source_channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface ddc_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value ddc_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value ddc_source_l1 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value ddc_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value ddc_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value ddc_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value ddc_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value ddc_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value ddc_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value ddc_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value ddc_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value ddc_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value ddc_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value ddc_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value ddc_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port ddc_source_l1 ddc_source_valid1 valid 1 STD_LOGIC Output
	add_instantiation_interface_port ddc_source_l1 ddc_source_data1 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ddc_source_l1 ddc_source_channel1 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface ddc_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value ddc_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value ddc_source_l2 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value ddc_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value ddc_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value ddc_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value ddc_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value ddc_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value ddc_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value ddc_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value ddc_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value ddc_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value ddc_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value ddc_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value ddc_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port ddc_source_l2 ddc_source_valid2 valid 1 STD_LOGIC Output
	add_instantiation_interface_port ddc_source_l2 ddc_source_data2 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ddc_source_l2 ddc_source_channel2 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_duc_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_duc_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_duc_source_l1 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value capt_duc_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_duc_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_duc_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_duc_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_duc_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_duc_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_duc_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value capt_duc_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value capt_duc_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value capt_duc_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_duc_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value capt_duc_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port capt_duc_source_l1 capt_duc_source_data_l1 data 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_duc_source_l1 capt_duc_source_valid_l1 valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_duc_source_l1 capt_duc_source_channel_l1 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_duc_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_duc_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_duc_source_l2 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value capt_duc_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_duc_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_duc_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_duc_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_duc_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_duc_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_duc_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value capt_duc_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value capt_duc_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value capt_duc_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_duc_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value capt_duc_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port capt_duc_source_l2 capt_duc_source_data_l2 data 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_duc_source_l2 capt_duc_source_valid_l2 valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_duc_source_l2 capt_duc_source_channel_l2 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_summer_source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_summer_source associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_summer_source associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value capt_summer_source beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_summer_source dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_summer_source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_summer_source errorDescriptor {}
	set_instantiation_interface_parameter_value capt_summer_source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_summer_source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_summer_source maxChannel {0}
	set_instantiation_interface_parameter_value capt_summer_source packetDescription {}
	set_instantiation_interface_parameter_value capt_summer_source prSafe {false}
	set_instantiation_interface_parameter_value capt_summer_source readyAllowance {0}
	set_instantiation_interface_parameter_value capt_summer_source readyLatency {0}
	set_instantiation_interface_parameter_value capt_summer_source symbolsPerBeat {1}
	add_instantiation_interface_port capt_summer_source capt_summer_source_data data 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_summer_source capt_summer_source_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_summer_source capt_summer_source_channel channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_mixer_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_mixer_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value capt_mixer_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port capt_mixer_source_l1 capt_mixer_source_data_l1 data 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_mixer_source_l1 capt_mixer_source_valid_l1 valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_mixer_source_l1 capt_mixer_source_channel_l1 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_mixer_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_mixer_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value capt_mixer_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port capt_mixer_source_l2 capt_mixer_source_data_l2 data 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_mixer_source_l2 capt_mixer_source_valid_l2 valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_mixer_source_l2 capt_mixer_source_channel_l2 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface rfp_pulse conduit INPUT
	set_instantiation_interface_parameter_value rfp_pulse associatedClock {}
	set_instantiation_interface_parameter_value rfp_pulse associatedReset {}
	set_instantiation_interface_parameter_value rfp_pulse prSafe {false}
	add_instantiation_interface_port rfp_pulse rfp_pul data 1 STD_LOGIC Input
	add_instantiation_interface bw_config_cc1 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc1 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc1 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc1 prSafe {false}
	add_instantiation_interface_port bw_config_cc1 bw_config_cc1 bw_config_cc1 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface bw_config_cc2 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc2 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc2 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc2 prSafe {false}
	add_instantiation_interface_port bw_config_cc2 bw_config_cc2 bw_config_cc2 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface capt_ddc_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_ddc_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value capt_ddc_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port capt_ddc_source_l1 capt_ddc_source_data_l1 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_ddc_source_l1 capt_ddc_source_valid_l1 valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_ddc_source_l1 capt_ddc_source_channel_l1 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_ddc_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_ddc_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 associatedReset {rst_dsp_n}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value capt_ddc_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port capt_ddc_source_l2 capt_ddc_source_data_l2 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_ddc_source_l2 capt_ddc_source_valid_l2 valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_ddc_source_l2 capt_ddc_source_channel_l2 channel 8 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component h2f_lw_bridge ip/dxc_ss_top/dxc_ss_top_mm_bridge_0.ip altera_avalon_mm_bridge mm_bridge_0 20.0.1
	load_component h2f_lw_bridge
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {32}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {4}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation h2f_lw_bridge
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {131072}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {4}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 17 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 17 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component rst_bridge_csr ip/dxc_ss_top/rst_bridge_csr.ip altera_reset_bridge rst_bridge_csr 19.2.0
	load_component rst_bridge_csr
	set_component_parameter_value ACTIVE_LOW_RESET {0}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rst_bridge_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset reset 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset reset 1 STD_LOGIC Output
	save_instantiation
	add_component rst_bridge_dsp ip/dxc_ss_top/rst_bridge_dsp.ip altera_reset_bridge rst_bridge_dsp 19.2.0
	load_component rst_bridge_dsp
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rst_bridge_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection clock_bridge_csr.out_clk/dxc_ss_0.clock_csr
	set_connection_parameter_value clock_bridge_csr.out_clk/dxc_ss_0.clock_csr clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_csr.out_clk/dxc_ss_0.clock_csr clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/dxc_ss_0.clock_csr clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/dxc_ss_0.clock_csr resetDomainSysInfo {-1}
	add_connection clock_bridge_csr.out_clk/h2f_lw_bridge.clk
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk resetDomainSysInfo {-1}
	add_connection clock_bridge_csr.out_clk/rst_bridge_csr.clk
	set_connection_parameter_value clock_bridge_csr.out_clk/rst_bridge_csr.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_csr.out_clk/rst_bridge_csr.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/rst_bridge_csr.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/rst_bridge_csr.clk resetDomainSysInfo {-1}
	add_connection clock_bridge_dsp.out_clk/dxc_ss_0.clock_dsp
	set_connection_parameter_value clock_bridge_dsp.out_clk/dxc_ss_0.clock_dsp clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_dsp.out_clk/dxc_ss_0.clock_dsp clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/dxc_ss_0.clock_dsp clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/dxc_ss_0.clock_dsp resetDomainSysInfo {-1}
	add_connection clock_bridge_dsp.out_clk/rst_bridge_dsp.clk
	set_connection_parameter_value clock_bridge_dsp.out_clk/rst_bridge_dsp.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_dsp.out_clk/rst_bridge_dsp.clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/rst_bridge_dsp.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/rst_bridge_dsp.clk resetDomainSysInfo {-1}
	add_connection h2f_lw_bridge.m0/dxc_ss_0.ddc_busin
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin addressWidthSysInfo {17}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin baseAddress {0x00010000}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.ddc_busin slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/dxc_ss_0.duc_busin
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin addressWidthSysInfo {17}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin baseAddress {0x0000}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/dxc_ss_0.duc_busin slaveDataWidthSysInfo {-1}
	add_connection rst_bridge_csr.out_reset/dxc_ss_0.rst_csr_n
	set_connection_parameter_value rst_bridge_csr.out_reset/dxc_ss_0.rst_csr_n clockDomainSysInfo {-1}
	set_connection_parameter_value rst_bridge_csr.out_reset/dxc_ss_0.rst_csr_n clockResetSysInfo {}
	set_connection_parameter_value rst_bridge_csr.out_reset/dxc_ss_0.rst_csr_n resetDomainSysInfo {-1}
	add_connection rst_bridge_csr.out_reset/h2f_lw_bridge.reset
	set_connection_parameter_value rst_bridge_csr.out_reset/h2f_lw_bridge.reset clockDomainSysInfo {-1}
	set_connection_parameter_value rst_bridge_csr.out_reset/h2f_lw_bridge.reset clockResetSysInfo {}
	set_connection_parameter_value rst_bridge_csr.out_reset/h2f_lw_bridge.reset resetDomainSysInfo {-1}
	add_connection rst_bridge_dsp.out_reset/dxc_ss_0.rst_dsp_n
	set_connection_parameter_value rst_bridge_dsp.out_reset/dxc_ss_0.rst_dsp_n clockDomainSysInfo {-1}
	set_connection_parameter_value rst_bridge_dsp.out_reset/dxc_ss_0.rst_dsp_n clockResetSysInfo {}
	set_connection_parameter_value rst_bridge_dsp.out_reset/dxc_ss_0.rst_dsp_n resetDomainSysInfo {-1}

	# add the exports
	set_interface_property csr_in_clk EXPORT_OF clock_bridge_csr.in_clk
	set_interface_property dsp_in_clk EXPORT_OF clock_bridge_dsp.in_clk
	set_interface_property soft_rst EXPORT_OF dxc_ss_0.soft_rst
	set_interface_property ifft_duc_sink_l1 EXPORT_OF dxc_ss_0.ifft_duc_sink_l1
	set_interface_property ifft_duc_sink_l2 EXPORT_OF dxc_ss_0.ifft_duc_sink_l2
	set_interface_property ddc_avst_sink EXPORT_OF dxc_ss_0.ddc_avst_sink
	set_interface_property duc_avst_source EXPORT_OF dxc_ss_0.duc_avst_source
	set_interface_property ddc_source_l1 EXPORT_OF dxc_ss_0.ddc_source_l1
	set_interface_property ddc_source_l2 EXPORT_OF dxc_ss_0.ddc_source_l2
	set_interface_property capt_duc_source_l1 EXPORT_OF dxc_ss_0.capt_duc_source_l1
	set_interface_property capt_duc_source_l2 EXPORT_OF dxc_ss_0.capt_duc_source_l2
	set_interface_property capt_summer_source EXPORT_OF dxc_ss_0.capt_summer_source
	set_interface_property capt_mixer_source_l1 EXPORT_OF dxc_ss_0.capt_mixer_source_l1
	set_interface_property capt_mixer_source_l2 EXPORT_OF dxc_ss_0.capt_mixer_source_l2
	set_interface_property rfp_pulse EXPORT_OF dxc_ss_0.rfp_pulse
	set_interface_property bw_config_cc1 EXPORT_OF dxc_ss_0.bw_config_cc1
	set_interface_property bw_config_cc2 EXPORT_OF dxc_ss_0.bw_config_cc2
	set_interface_property capt_ddc_source_l1 EXPORT_OF dxc_ss_0.capt_ddc_source_l1
	set_interface_property capt_ddc_source_l2 EXPORT_OF dxc_ss_0.capt_ddc_source_l2
	set_interface_property h2f_lw_bridge_s0 EXPORT_OF h2f_lw_bridge.s0
	set_interface_property csr_in_reset EXPORT_OF rst_bridge_csr.in_reset
	set_interface_property dsp_in_reset EXPORT_OF rst_bridge_dsp.in_reset

	# set values for exposed HDL parameters
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.syncResets TRUE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="clock_bridge_csr">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="clock_bridge_dsp">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="dxc_ss_0">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="dxc_ss_0.ddc_busin">
  <datum __value="baseAddress" value="65536" type="String" />
 </element>
 <element __value="dxc_ss_0.duc_busin">
  <datum __value="baseAddress" value="0" type="String" />
 </element>
 <element __value="h2f_lw_bridge">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="rst_bridge_csr">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="rst_bridge_dsp">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {dxc_ss_top.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {dxc_ss_top}

	# save the system
	sync_sysinfo_parameters
	save_system dxc_ss_top
}

# create the system "ecpri_oran_top"
proc do_create_ecpri_oran_top {} {
	# create the system
	create_system ecpri_oran_top
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component clock_bridge_csr ip/ecpri_oran_top/clock_bridge_dsp.ip altera_clock_bridge clock_bridge_dsp 19.2.0
	load_component clock_bridge_csr
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_dsp ip/ecpri_oran_top/clock_bridge_dsp.ip altera_clock_bridge clock_bridge_dsp 19.2.0
	load_component clock_bridge_dsp
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {50000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {50000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_ecpri_rx ip/ecpri_oran_top/clock_bridge_dsp.ip altera_clock_bridge clock_bridge_dsp 19.2.0
	load_component clock_bridge_ecpri_rx
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_ecpri_rx
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_ecpri_tx ip/ecpri_oran_top/clock_bridge_dsp.ip altera_clock_bridge clock_bridge_dsp 19.2.0
	load_component clock_bridge_ecpri_tx
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_ecpri_tx
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_eth_xran_dl ip/ecpri_oran_top/clock_bridge_dsp.ip altera_clock_bridge clock_bridge_dsp 19.2.0
	load_component clock_bridge_eth_xran_dl
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_eth_xran_dl
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clock_bridge_eth_xran_ul ip/ecpri_oran_top/clock_bridge_dsp.ip altera_clock_bridge clock_bridge_dsp 19.2.0
	load_component clock_bridge_eth_xran_ul
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clock_bridge_eth_xran_ul
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component ecpri_oran_0 ip/ecpri_oran_top/ecpri_oran_top_ecpri_oran_0.ip ecpri_oran ecpri_oran_0 1.0
	load_component ecpri_oran_0
	set_component_parameter_value ANTENNA_DWIDTH {0}
	set_component_parameter_value CAPTURE_DMA_WIDTH {512}
	set_component_parameter_value CH_DW {8}
	set_component_parameter_value CPRI_ETH_DATAWIDTH {128}
	set_component_parameter_value CPRI_FRAME_DATAWIDTH {64}
	set_component_parameter_value DSP_CAPTURE_INSTANCES {30}
	set_component_parameter_value ECPRI_CAPTURE_INSTANCES {2}
	set_component_parameter_value IQ_DATAWIDTH {32}
	set_component_parameter_value NUM_OF_ANT {8}
	set_component_parameter_value NUM_OF_FFT {2}
	set_component_parameter_value NUM_OF_PRACH {2}
	set_component_parameter_value XRAN_ETH_DATAWIDTH {128}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ecpri_oran_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface ecpri_csr avalon INPUT
	set_instantiation_interface_parameter_value ecpri_csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value ecpri_csr addressGroup {0}
	set_instantiation_interface_parameter_value ecpri_csr addressSpan {262144}
	set_instantiation_interface_parameter_value ecpri_csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value ecpri_csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value ecpri_csr associatedClock {clock_csr}
	set_instantiation_interface_parameter_value ecpri_csr associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value ecpri_csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value ecpri_csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value ecpri_csr bridgesToMaster {}
	set_instantiation_interface_parameter_value ecpri_csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value ecpri_csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value ecpri_csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value ecpri_csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value ecpri_csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value ecpri_csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value ecpri_csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value ecpri_csr dfhGroupId {0}
	set_instantiation_interface_parameter_value ecpri_csr dfhParameterData {}
	set_instantiation_interface_parameter_value ecpri_csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value ecpri_csr dfhParameterId {}
	set_instantiation_interface_parameter_value ecpri_csr dfhParameterName {}
	set_instantiation_interface_parameter_value ecpri_csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value ecpri_csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value ecpri_csr holdTime {0}
	set_instantiation_interface_parameter_value ecpri_csr interleaveBursts {false}
	set_instantiation_interface_parameter_value ecpri_csr isBigEndian {false}
	set_instantiation_interface_parameter_value ecpri_csr isFlash {false}
	set_instantiation_interface_parameter_value ecpri_csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value ecpri_csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value ecpri_csr linewrapBursts {false}
	set_instantiation_interface_parameter_value ecpri_csr maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value ecpri_csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value ecpri_csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value ecpri_csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value ecpri_csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value ecpri_csr prSafe {false}
	set_instantiation_interface_parameter_value ecpri_csr printableDevice {false}
	set_instantiation_interface_parameter_value ecpri_csr readLatency {0}
	set_instantiation_interface_parameter_value ecpri_csr readWaitStates {1}
	set_instantiation_interface_parameter_value ecpri_csr readWaitTime {1}
	set_instantiation_interface_parameter_value ecpri_csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value ecpri_csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value ecpri_csr setupTime {0}
	set_instantiation_interface_parameter_value ecpri_csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value ecpri_csr transparentBridge {false}
	set_instantiation_interface_parameter_value ecpri_csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value ecpri_csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value ecpri_csr writeLatency {0}
	set_instantiation_interface_parameter_value ecpri_csr writeWaitStates {0}
	set_instantiation_interface_parameter_value ecpri_csr writeWaitTime {0}
	set_instantiation_interface_assignment_value ecpri_csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value ecpri_csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value ecpri_csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value ecpri_csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value ecpri_csr address_map {<address-map><slave name='ecpri_csr' start='0x0' end='0x40000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value ecpri_csr address_width {18}
	set_instantiation_interface_sysinfo_parameter_value ecpri_csr max_slave_data_width {32}
	add_instantiation_interface_port ecpri_csr ecpri_csr_address address 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ecpri_csr ecpri_csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port ecpri_csr ecpri_csr_read read 1 STD_LOGIC Input
	add_instantiation_interface_port ecpri_csr ecpri_csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ecpri_csr ecpri_csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ecpri_csr ecpri_csr_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port ecpri_csr ecpri_csr_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface oran_csr avalon INPUT
	set_instantiation_interface_parameter_value oran_csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value oran_csr addressGroup {0}
	set_instantiation_interface_parameter_value oran_csr addressSpan {262144}
	set_instantiation_interface_parameter_value oran_csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value oran_csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value oran_csr associatedClock {clock_csr}
	set_instantiation_interface_parameter_value oran_csr associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value oran_csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value oran_csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value oran_csr bridgesToMaster {}
	set_instantiation_interface_parameter_value oran_csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value oran_csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value oran_csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value oran_csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value oran_csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value oran_csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value oran_csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value oran_csr dfhGroupId {0}
	set_instantiation_interface_parameter_value oran_csr dfhParameterData {}
	set_instantiation_interface_parameter_value oran_csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value oran_csr dfhParameterId {}
	set_instantiation_interface_parameter_value oran_csr dfhParameterName {}
	set_instantiation_interface_parameter_value oran_csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value oran_csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value oran_csr holdTime {0}
	set_instantiation_interface_parameter_value oran_csr interleaveBursts {false}
	set_instantiation_interface_parameter_value oran_csr isBigEndian {false}
	set_instantiation_interface_parameter_value oran_csr isFlash {false}
	set_instantiation_interface_parameter_value oran_csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value oran_csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value oran_csr linewrapBursts {false}
	set_instantiation_interface_parameter_value oran_csr maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value oran_csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value oran_csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value oran_csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value oran_csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value oran_csr prSafe {false}
	set_instantiation_interface_parameter_value oran_csr printableDevice {false}
	set_instantiation_interface_parameter_value oran_csr readLatency {0}
	set_instantiation_interface_parameter_value oran_csr readWaitStates {1}
	set_instantiation_interface_parameter_value oran_csr readWaitTime {1}
	set_instantiation_interface_parameter_value oran_csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value oran_csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value oran_csr setupTime {0}
	set_instantiation_interface_parameter_value oran_csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value oran_csr transparentBridge {false}
	set_instantiation_interface_parameter_value oran_csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value oran_csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value oran_csr writeLatency {0}
	set_instantiation_interface_parameter_value oran_csr writeWaitStates {0}
	set_instantiation_interface_parameter_value oran_csr writeWaitTime {0}
	set_instantiation_interface_assignment_value oran_csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value oran_csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value oran_csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value oran_csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value oran_csr address_map {<address-map><slave name='oran_csr' start='0x0' end='0x40000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value oran_csr address_width {18}
	set_instantiation_interface_sysinfo_parameter_value oran_csr max_slave_data_width {32}
	add_instantiation_interface_port oran_csr oran_csr_address address 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port oran_csr oran_csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port oran_csr oran_csr_read read 1 STD_LOGIC Input
	add_instantiation_interface_port oran_csr oran_csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port oran_csr oran_csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port oran_csr oran_csr_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port oran_csr oran_csr_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface clock_csr clock INPUT
	set_instantiation_interface_parameter_value clock_csr clockRate {0}
	set_instantiation_interface_parameter_value clock_csr externallyDriven {false}
	set_instantiation_interface_parameter_value clock_csr ptfSchematicName {}
	add_instantiation_interface_port clock_csr clk_csr clk 1 STD_LOGIC Input
	add_instantiation_interface clock_dsp clock INPUT
	set_instantiation_interface_parameter_value clock_dsp clockRate {0}
	set_instantiation_interface_parameter_value clock_dsp externallyDriven {false}
	set_instantiation_interface_parameter_value clock_dsp ptfSchematicName {}
	add_instantiation_interface_port clock_dsp clk_dsp clk 1 STD_LOGIC Input
	add_instantiation_interface clock_ecpri_tx clock INPUT
	set_instantiation_interface_parameter_value clock_ecpri_tx clockRate {0}
	set_instantiation_interface_parameter_value clock_ecpri_tx externallyDriven {false}
	set_instantiation_interface_parameter_value clock_ecpri_tx ptfSchematicName {}
	add_instantiation_interface_port clock_ecpri_tx clk_ecpri_tx clk 1 STD_LOGIC Input
	add_instantiation_interface clock_ecpri_rx clock INPUT
	set_instantiation_interface_parameter_value clock_ecpri_rx clockRate {0}
	set_instantiation_interface_parameter_value clock_ecpri_rx externallyDriven {false}
	set_instantiation_interface_parameter_value clock_ecpri_rx ptfSchematicName {}
	add_instantiation_interface_port clock_ecpri_rx clk_ecpri_rx clk 1 STD_LOGIC Input
	add_instantiation_interface clock_eth_xran_dl clock INPUT
	set_instantiation_interface_parameter_value clock_eth_xran_dl clockRate {0}
	set_instantiation_interface_parameter_value clock_eth_xran_dl externallyDriven {false}
	set_instantiation_interface_parameter_value clock_eth_xran_dl ptfSchematicName {}
	add_instantiation_interface_port clock_eth_xran_dl clk_eth_xran_dl clk 1 STD_LOGIC Input
	add_instantiation_interface clock_eth_xran_ul clock INPUT
	set_instantiation_interface_parameter_value clock_eth_xran_ul clockRate {0}
	set_instantiation_interface_parameter_value clock_eth_xran_ul externallyDriven {false}
	set_instantiation_interface_parameter_value clock_eth_xran_ul ptfSchematicName {}
	add_instantiation_interface_port clock_eth_xran_ul clk_eth_xran_ul clk 1 STD_LOGIC Input
	add_instantiation_interface reset_dsp_n reset INPUT
	set_instantiation_interface_parameter_value reset_dsp_n associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value reset_dsp_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_dsp_n rst_dsp_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface reset_csr_n reset INPUT
	set_instantiation_interface_parameter_value reset_csr_n associatedClock {clock_csr}
	set_instantiation_interface_parameter_value reset_csr_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_csr_n rst_csr_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface reset_eth_xran_dl_n reset INPUT
	set_instantiation_interface_parameter_value reset_eth_xran_dl_n associatedClock {clock_eth_xran_dl}
	set_instantiation_interface_parameter_value reset_eth_xran_dl_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_eth_xran_dl_n rst_eth_xran_n_dl reset_n 1 STD_LOGIC Input
	add_instantiation_interface reset_eth_xran_ul_n reset INPUT
	set_instantiation_interface_parameter_value reset_eth_xran_ul_n associatedClock {clock_eth_xran_ul}
	set_instantiation_interface_parameter_value reset_eth_xran_ul_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_eth_xran_ul_n rst_eth_xran_n_ul reset_n 1 STD_LOGIC Input
	add_instantiation_interface coupling_pusch_sink_l1 avalon_streaming INPUT
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 packetDescription {}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 prSafe {false}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l1 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_valid_l1 valid 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_data_l1 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_channel_l1 channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_sop_l1 startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_eop_l1 endofpacket 1 STD_LOGIC Input
	add_instantiation_interface coupling_pusch_sink_l2 avalon_streaming INPUT
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 packetDescription {}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 prSafe {false}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_pusch_sink_l2 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_valid_l2 valid 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_data_l2 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_channel_l2 channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_sop_l2 startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_eop_l2 endofpacket 1 STD_LOGIC Input
	add_instantiation_interface coupling_prach_sink_l2 avalon_streaming INPUT
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 packetDescription {}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 prSafe {false}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_prach_sink_l2 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_valid_l2 valid 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_data_l2 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_channel_l2 channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_sop_l2 startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_eop_l2 endofpacket 1 STD_LOGIC Input
	add_instantiation_interface avst_source_ul avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value avst_source_ul associatedClock {clock_ecpri_tx}
	set_instantiation_interface_parameter_value avst_source_ul associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value avst_source_ul beatsPerCycle {1}
	set_instantiation_interface_parameter_value avst_source_ul dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value avst_source_ul emptyWithinPacket {false}
	set_instantiation_interface_parameter_value avst_source_ul errorDescriptor {}
	set_instantiation_interface_parameter_value avst_source_ul firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value avst_source_ul highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value avst_source_ul maxChannel {0}
	set_instantiation_interface_parameter_value avst_source_ul packetDescription {}
	set_instantiation_interface_parameter_value avst_source_ul prSafe {false}
	set_instantiation_interface_parameter_value avst_source_ul readyAllowance {0}
	set_instantiation_interface_parameter_value avst_source_ul readyLatency {0}
	set_instantiation_interface_parameter_value avst_source_ul symbolsPerBeat {1}
	add_instantiation_interface_port avst_source_ul avst_source_ul_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port avst_source_ul avst_source_ul_data data 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_source_ul avst_source_ul_ready ready 1 STD_LOGIC Input
	add_instantiation_interface_port avst_source_ul avst_source_ul_startofpacket startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port avst_source_ul avst_source_ul_empty empty 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port avst_source_ul avst_source_ul_endofpacket endofpacket 1 STD_LOGIC Output
	add_instantiation_interface avst_sink_dl avalon_streaming INPUT
	set_instantiation_interface_parameter_value avst_sink_dl associatedClock {clock_ecpri_rx}
	set_instantiation_interface_parameter_value avst_sink_dl associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value avst_sink_dl beatsPerCycle {1}
	set_instantiation_interface_parameter_value avst_sink_dl dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value avst_sink_dl emptyWithinPacket {false}
	set_instantiation_interface_parameter_value avst_sink_dl errorDescriptor {}
	set_instantiation_interface_parameter_value avst_sink_dl firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value avst_sink_dl highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value avst_sink_dl maxChannel {0}
	set_instantiation_interface_parameter_value avst_sink_dl packetDescription {}
	set_instantiation_interface_parameter_value avst_sink_dl prSafe {false}
	set_instantiation_interface_parameter_value avst_sink_dl readyAllowance {0}
	set_instantiation_interface_parameter_value avst_sink_dl readyLatency {0}
	set_instantiation_interface_parameter_value avst_sink_dl symbolsPerBeat {1}
	add_instantiation_interface_port avst_sink_dl avst_sink_dl_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port avst_sink_dl avst_sink_dl_data data 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_sink_dl avst_sink_dl_endofpacket endofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port avst_sink_dl avst_sink_dl_ready ready 1 STD_LOGIC Output
	add_instantiation_interface_port avst_sink_dl avst_sink_dl_startofpacket startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port avst_sink_dl avst_sink_dl_empty empty 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port avst_sink_dl avst_sink_dl_error error 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface ecpri_ext_sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value ecpri_ext_sink associatedClock {clock_ecpri_rx}
	set_instantiation_interface_parameter_value ecpri_ext_sink associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value ecpri_ext_sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value ecpri_ext_sink dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value ecpri_ext_sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value ecpri_ext_sink errorDescriptor {}
	set_instantiation_interface_parameter_value ecpri_ext_sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value ecpri_ext_sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value ecpri_ext_sink maxChannel {0}
	set_instantiation_interface_parameter_value ecpri_ext_sink packetDescription {}
	set_instantiation_interface_parameter_value ecpri_ext_sink prSafe {false}
	set_instantiation_interface_parameter_value ecpri_ext_sink readyAllowance {0}
	set_instantiation_interface_parameter_value ecpri_ext_sink readyLatency {0}
	set_instantiation_interface_parameter_value ecpri_ext_sink symbolsPerBeat {1}
	add_instantiation_interface_port ecpri_ext_sink ecpri_ext_sink_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port ecpri_ext_sink ecpri_ext_sink_data data 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ecpri_ext_sink ecpri_ext_sink_sop startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port ecpri_ext_sink ecpri_ext_sink_eop endofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port ecpri_ext_sink ecpri_ext_sink_empty empty 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ecpri_ext_sink ecpri_ext_sink_error error 1 STD_LOGIC Input
	add_instantiation_interface_port ecpri_ext_sink ecpri_ext_sink_ready ready 1 STD_LOGIC Output
	add_instantiation_interface ecpri_ext_source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value ecpri_ext_source associatedClock {clock_ecpri_tx}
	set_instantiation_interface_parameter_value ecpri_ext_source associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value ecpri_ext_source beatsPerCycle {1}
	set_instantiation_interface_parameter_value ecpri_ext_source dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value ecpri_ext_source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value ecpri_ext_source errorDescriptor {}
	set_instantiation_interface_parameter_value ecpri_ext_source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value ecpri_ext_source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value ecpri_ext_source maxChannel {0}
	set_instantiation_interface_parameter_value ecpri_ext_source packetDescription {}
	set_instantiation_interface_parameter_value ecpri_ext_source prSafe {false}
	set_instantiation_interface_parameter_value ecpri_ext_source readyAllowance {0}
	set_instantiation_interface_parameter_value ecpri_ext_source readyLatency {0}
	set_instantiation_interface_parameter_value ecpri_ext_source symbolsPerBeat {1}
	add_instantiation_interface_port ecpri_ext_source ecpri_ext_source_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port ecpri_ext_source ecpri_ext_source_data data 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ecpri_ext_source ecpri_ext_source_sop startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port ecpri_ext_source ecpri_ext_source_eop endofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port ecpri_ext_source ecpri_ext_source_empty empty 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ecpri_ext_source ecpri_ext_source_error error 6 STD_LOGIC_VECTOR Output
	add_instantiation_interface xran_demapper_source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value xran_demapper_source associatedClock {clock_eth_xran_dl}
	set_instantiation_interface_parameter_value xran_demapper_source associatedReset {reset_eth_xran_dl_n}
	set_instantiation_interface_parameter_value xran_demapper_source beatsPerCycle {1}
	set_instantiation_interface_parameter_value xran_demapper_source dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value xran_demapper_source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value xran_demapper_source errorDescriptor {}
	set_instantiation_interface_parameter_value xran_demapper_source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value xran_demapper_source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value xran_demapper_source maxChannel {0}
	set_instantiation_interface_parameter_value xran_demapper_source packetDescription {}
	set_instantiation_interface_parameter_value xran_demapper_source prSafe {false}
	set_instantiation_interface_parameter_value xran_demapper_source readyAllowance {0}
	set_instantiation_interface_parameter_value xran_demapper_source readyLatency {0}
	set_instantiation_interface_parameter_value xran_demapper_source symbolsPerBeat {1}
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_data data 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_channel channel 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_startofpacket startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_ready ready 1 STD_LOGIC Input
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_endofpacket endofpacket 1 STD_LOGIC Output
	add_instantiation_interface xran_demapper_cplane_source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value xran_demapper_cplane_source associatedClock {clock_eth_xran_dl}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source associatedReset {reset_eth_xran_dl_n}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source beatsPerCycle {1}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source errorDescriptor {}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source maxChannel {0}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source packetDescription {}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source prSafe {false}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source readyAllowance {0}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source readyLatency {0}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source symbolsPerBeat {1}
	add_instantiation_interface_port xran_demapper_cplane_source xran_demapper_cplane_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port xran_demapper_cplane_source xran_demapper_cplane_startofpacket startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port xran_demapper_cplane_source xran_demapper_cplane_endofpacket endofpacket 1 STD_LOGIC Output
	add_instantiation_interface ptp_tod conduit INPUT
	set_instantiation_interface_parameter_value ptp_tod associatedClock {}
	set_instantiation_interface_parameter_value ptp_tod associatedReset {}
	set_instantiation_interface_parameter_value ptp_tod prSafe {false}
	add_instantiation_interface_port ptp_tod o_mac_ptp_fp o_mac_ptp_fp 10 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ptp_tod o_mac_ptp_ts_req o_mac_ptp_ts_req 1 STD_LOGIC Output
	add_instantiation_interface_port ptp_tod i_mac_ptp_tx_ets_valid i_mac_ptp_tx_ets_valid 1 STD_LOGIC Input
	add_instantiation_interface_port ptp_tod i_mac_ptp_tx_ets i_mac_ptp_tx_ets 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ptp_tod i_mac_ptp_tx_ets_fp i_mac_ptp_tx_ets_fp 10 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ptp_tod i_mac_ptp_rx_its_valid i_mac_ptp_rx_its_valid 1 STD_LOGIC Input
	add_instantiation_interface_port ptp_tod i_mac_ptp_rx_its i_mac_ptp_rx_its 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ptp_tod i_ext_ptp_fp i_ext_ptp_fp 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ptp_tod i_ext_ptp_ts_req i_ext_ptp_ts_req 1 STD_LOGIC Input
	add_instantiation_interface_port ptp_tod o_ext_ptp_tx_ets_valid o_ext_ptp_tx_ets_valid 1 STD_LOGIC Output
	add_instantiation_interface_port ptp_tod o_ext_ptp_tx_ets o_ext_ptp_tx_ets 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ptp_tod o_ext_ptp_tx_ets_fp o_ext_ptp_tx_ets_fp 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ptp_tod o_ext_ptp_rx_its o_ext_ptp_rx_its 96 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ptp_tod o_ext_ptp_rx_its_valid o_ext_ptp_rx_its_valid 1 STD_LOGIC Output
	add_instantiation_interface rx_pcs_ready conduit INPUT
	set_instantiation_interface_parameter_value rx_pcs_ready associatedClock {}
	set_instantiation_interface_parameter_value rx_pcs_ready associatedReset {}
	set_instantiation_interface_parameter_value rx_pcs_ready prSafe {false}
	add_instantiation_interface_port rx_pcs_ready rx_pcs_ready rx_pcs_ready 1 STD_LOGIC Input
	add_instantiation_interface tx_lanes_stable conduit INPUT
	set_instantiation_interface_parameter_value tx_lanes_stable associatedClock {}
	set_instantiation_interface_parameter_value tx_lanes_stable associatedReset {}
	set_instantiation_interface_parameter_value tx_lanes_stable prSafe {false}
	add_instantiation_interface_port tx_lanes_stable tx_lanes_stable tx_lanes_stable 1 STD_LOGIC Input
	add_instantiation_interface tx_tod_96b_data conduit INPUT
	set_instantiation_interface_parameter_value tx_tod_96b_data associatedClock {}
	set_instantiation_interface_parameter_value tx_tod_96b_data associatedReset {}
	set_instantiation_interface_parameter_value tx_tod_96b_data prSafe {false}
	add_instantiation_interface_port tx_tod_96b_data tx_time_of_day_96b_data tx_time_of_day_96b_data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface rx_tod_96b_data conduit INPUT
	set_instantiation_interface_parameter_value rx_tod_96b_data associatedClock {}
	set_instantiation_interface_parameter_value rx_tod_96b_data associatedReset {}
	set_instantiation_interface_parameter_value rx_tod_96b_data prSafe {false}
	add_instantiation_interface_port rx_tod_96b_data rx_time_of_day_96b_data rx_time_of_day_96b_data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface rst_soft_n conduit INPUT
	set_instantiation_interface_parameter_value rst_soft_n associatedClock {}
	set_instantiation_interface_parameter_value rst_soft_n associatedReset {}
	set_instantiation_interface_parameter_value rst_soft_n prSafe {false}
	add_instantiation_interface_port rst_soft_n rst_soft_n rst_soft_n 1 STD_LOGIC Input
	add_instantiation_interface oran_tx_tod_96b_data conduit INPUT
	set_instantiation_interface_parameter_value oran_tx_tod_96b_data associatedClock {}
	set_instantiation_interface_parameter_value oran_tx_tod_96b_data associatedReset {}
	set_instantiation_interface_parameter_value oran_tx_tod_96b_data prSafe {false}
	add_instantiation_interface_port oran_tx_tod_96b_data oran_tx_time_of_day_96b_data tdata 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port oran_tx_tod_96b_data oran_tx_time_of_day_96b_valid tvalid 1 STD_LOGIC Input
	add_instantiation_interface oran_rx_tod_96b_data conduit INPUT
	set_instantiation_interface_parameter_value oran_rx_tod_96b_data associatedClock {}
	set_instantiation_interface_parameter_value oran_rx_tod_96b_data associatedReset {}
	set_instantiation_interface_parameter_value oran_rx_tod_96b_data prSafe {false}
	add_instantiation_interface_port oran_rx_tod_96b_data oran_rx_time_of_day_96b_data tdata 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port oran_rx_tod_96b_data oran_rx_time_of_day_96b_valid tvalid 1 STD_LOGIC Input
	add_instantiation_interface bw_config_cc1 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc1 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc1 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc1 prSafe {false}
	add_instantiation_interface_port bw_config_cc1 bw_config_cc1 bw_config_cc1 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface bw_config_cc2 conduit INPUT
	set_instantiation_interface_parameter_value bw_config_cc2 associatedClock {}
	set_instantiation_interface_parameter_value bw_config_cc2 associatedReset {}
	set_instantiation_interface_parameter_value bw_config_cc2 prSafe {false}
	add_instantiation_interface_port bw_config_cc2 bw_config_cc2 bw_config_cc2 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface coupling_err_clear conduit INPUT
	set_instantiation_interface_parameter_value coupling_err_clear associatedClock {}
	set_instantiation_interface_parameter_value coupling_err_clear associatedReset {}
	set_instantiation_interface_parameter_value coupling_err_clear prSafe {false}
	add_instantiation_interface_port coupling_err_clear coupling_err_clear coupling_err_clear 1 STD_LOGIC Input
	add_instantiation_interface cu_coupling_status conduit INPUT
	set_instantiation_interface_parameter_value cu_coupling_status associatedClock {}
	set_instantiation_interface_parameter_value cu_coupling_status associatedReset {}
	set_instantiation_interface_parameter_value cu_coupling_status prSafe {false}
	add_instantiation_interface_port cu_coupling_status cu_coupling_status cu_coupling_status 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface cu_coupling_version conduit INPUT
	set_instantiation_interface_parameter_value cu_coupling_version associatedClock {}
	set_instantiation_interface_parameter_value cu_coupling_version associatedReset {}
	set_instantiation_interface_parameter_value cu_coupling_version prSafe {false}
	add_instantiation_interface_port cu_coupling_version cu_coupling_version cu_coupling_version 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface short_long_prach_select conduit INPUT
	set_instantiation_interface_parameter_value short_long_prach_select associatedClock {}
	set_instantiation_interface_parameter_value short_long_prach_select associatedReset {}
	set_instantiation_interface_parameter_value short_long_prach_select prSafe {false}
	add_instantiation_interface_port short_long_prach_select short_long_prach_select short_long_prach_sel 1 STD_LOGIC Input
	add_instantiation_interface ul_req_disable conduit INPUT
	set_instantiation_interface_parameter_value ul_req_disable associatedClock {}
	set_instantiation_interface_parameter_value ul_req_disable associatedReset {}
	set_instantiation_interface_parameter_value ul_req_disable prSafe {false}
	add_instantiation_interface_port ul_req_disable ul_req_disable ul_req_disable 1 STD_LOGIC Input
	add_instantiation_interface ul_arb_output_fifo_full conduit INPUT
	set_instantiation_interface_parameter_value ul_arb_output_fifo_full associatedClock {}
	set_instantiation_interface_parameter_value ul_arb_output_fifo_full associatedReset {}
	set_instantiation_interface_parameter_value ul_arb_output_fifo_full prSafe {false}
	add_instantiation_interface_port ul_arb_output_fifo_full ul_arb_output_fifo_full ul_arb_output_fifo_full 1 STD_LOGIC Output
	add_instantiation_interface rx_rtc_id conduit INPUT
	set_instantiation_interface_parameter_value rx_rtc_id associatedClock {}
	set_instantiation_interface_parameter_value rx_rtc_id associatedReset {}
	set_instantiation_interface_parameter_value rx_rtc_id prSafe {false}
	add_instantiation_interface_port rx_rtc_id rx_rtc_id rx_rtc_id 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface rx_rtc_id_dl conduit INPUT
	set_instantiation_interface_parameter_value rx_rtc_id_dl associatedClock {}
	set_instantiation_interface_parameter_value rx_rtc_id_dl associatedReset {}
	set_instantiation_interface_parameter_value rx_rtc_id_dl prSafe {false}
	add_instantiation_interface_port rx_rtc_id_dl rx_rtc_id_dl rx_rtc_id_dl 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface rx_u_axc_id conduit INPUT
	set_instantiation_interface_parameter_value rx_u_axc_id associatedClock {}
	set_instantiation_interface_parameter_value rx_u_axc_id associatedReset {}
	set_instantiation_interface_parameter_value rx_u_axc_id prSafe {false}
	add_instantiation_interface_port rx_u_axc_id rx_u_axc_id rx_u_axc_id 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface ul_rtc_id_intr conduit INPUT
	set_instantiation_interface_parameter_value ul_rtc_id_intr associatedClock {}
	set_instantiation_interface_parameter_value ul_rtc_id_intr associatedReset {}
	set_instantiation_interface_parameter_value ul_rtc_id_intr prSafe {false}
	add_instantiation_interface_port ul_rtc_id_intr ul_rtc_id_intr ul_rtc_id_intr 1 STD_LOGIC Output
	add_instantiation_interface dl_rtc_id_intr conduit INPUT
	set_instantiation_interface_parameter_value dl_rtc_id_intr associatedClock {}
	set_instantiation_interface_parameter_value dl_rtc_id_intr associatedReset {}
	set_instantiation_interface_parameter_value dl_rtc_id_intr prSafe {false}
	add_instantiation_interface_port dl_rtc_id_intr dl_rtc_id_intr dl_rtc_id_intr 1 STD_LOGIC Output
	add_instantiation_interface ul_axc_id_intr conduit INPUT
	set_instantiation_interface_parameter_value ul_axc_id_intr associatedClock {}
	set_instantiation_interface_parameter_value ul_axc_id_intr associatedReset {}
	set_instantiation_interface_parameter_value ul_axc_id_intr prSafe {false}
	add_instantiation_interface_port ul_axc_id_intr ul_axc_id_intr ul_axc_id_intr 1 STD_LOGIC Output
	add_instantiation_interface dl_axc_id_intr conduit INPUT
	set_instantiation_interface_parameter_value dl_axc_id_intr associatedClock {}
	set_instantiation_interface_parameter_value dl_axc_id_intr associatedReset {}
	set_instantiation_interface_parameter_value dl_axc_id_intr prSafe {false}
	add_instantiation_interface_port dl_axc_id_intr dl_axc_id_intr dl_axc_id_intr 1 STD_LOGIC Output
	add_instantiation_interface idl_time_cntr_cplane_in_valid conduit INPUT
	set_instantiation_interface_parameter_value idl_time_cntr_cplane_in_valid associatedClock {}
	set_instantiation_interface_parameter_value idl_time_cntr_cplane_in_valid associatedReset {}
	set_instantiation_interface_parameter_value idl_time_cntr_cplane_in_valid prSafe {false}
	add_instantiation_interface_port idl_time_cntr_cplane_in_valid idl_time_cntr_cplane_in_valid data 1 STD_LOGIC Output
	add_instantiation_interface idl_time_cntr_uplane_in_valid conduit INPUT
	set_instantiation_interface_parameter_value idl_time_cntr_uplane_in_valid associatedClock {}
	set_instantiation_interface_parameter_value idl_time_cntr_uplane_in_valid associatedReset {}
	set_instantiation_interface_parameter_value idl_time_cntr_uplane_in_valid prSafe {false}
	add_instantiation_interface_port idl_time_cntr_uplane_in_valid idl_time_cntr_uplane_in_valid data 1 STD_LOGIC Output
	add_instantiation_interface coupling_pusch_timing_ref conduit INPUT
	set_instantiation_interface_parameter_value coupling_pusch_timing_ref associatedClock {}
	set_instantiation_interface_parameter_value coupling_pusch_timing_ref associatedReset {}
	set_instantiation_interface_parameter_value coupling_pusch_timing_ref prSafe {false}
	add_instantiation_interface_port coupling_pusch_timing_ref coupling_pusch_timing_ref data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface coupling_prach_timing_ref conduit INPUT
	set_instantiation_interface_parameter_value coupling_prach_timing_ref associatedClock {}
	set_instantiation_interface_parameter_value coupling_prach_timing_ref associatedReset {}
	set_instantiation_interface_parameter_value coupling_prach_timing_ref prSafe {false}
	add_instantiation_interface_port coupling_prach_timing_ref coupling_prach_timing_ref data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface coupling_prach_sink_l1 avalon_streaming INPUT
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 packetDescription {}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 prSafe {false}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_prach_sink_l1 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_valid_l1 valid 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_data_l1 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_channel_l1 channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_sop_l1 startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_eop_l1 endofpacket 1 STD_LOGIC Input
	add_instantiation_interface downlink_eaxc_id_concat conduit INPUT
	set_instantiation_interface_parameter_value downlink_eaxc_id_concat associatedClock {}
	set_instantiation_interface_parameter_value downlink_eaxc_id_concat associatedReset {}
	set_instantiation_interface_parameter_value downlink_eaxc_id_concat prSafe {false}
	add_instantiation_interface_port downlink_eaxc_id_concat downlink_eaxc_id_concat data 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface oran_rx_uplane_concat conduit INPUT
	set_instantiation_interface_parameter_value oran_rx_uplane_concat associatedClock {}
	set_instantiation_interface_parameter_value oran_rx_uplane_concat associatedReset {}
	set_instantiation_interface_parameter_value oran_rx_uplane_concat prSafe {false}
	add_instantiation_interface_port oran_rx_uplane_concat oran_rx_uplane_concat data 68 STD_LOGIC_VECTOR Output
	add_instantiation_interface oran_rx_cplane_concat conduit INPUT
	set_instantiation_interface_parameter_value oran_rx_cplane_concat associatedClock {}
	set_instantiation_interface_parameter_value oran_rx_cplane_concat associatedReset {}
	set_instantiation_interface_parameter_value oran_rx_cplane_concat prSafe {false}
	add_instantiation_interface_port oran_rx_cplane_concat oran_rx_cplane_concat data 190 STD_LOGIC_VECTOR Output
	add_instantiation_interface uplink_eaxc_id_concat conduit INPUT
	set_instantiation_interface_parameter_value uplink_eaxc_id_concat associatedClock {}
	set_instantiation_interface_parameter_value uplink_eaxc_id_concat associatedReset {}
	set_instantiation_interface_parameter_value uplink_eaxc_id_concat prSafe {false}
	add_instantiation_interface_port uplink_eaxc_id_concat uplink_eaxc_id_concat data 256 STD_LOGIC_VECTOR Input
	save_instantiation
	add_component h2f_lw_bridge ip/ecpri_oran_top/ecpri_oran_top_mm_bridge_0.ip altera_avalon_mm_bridge mm_bridge_0 20.0.1
	load_component h2f_lw_bridge
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {10}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {4}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation h2f_lw_bridge
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {524288}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {4}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 19 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 19 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component reset_bridge_csr ip/ecpri_oran_top/ecpri_oran_top_reset_bridge_csr.ip altera_reset_bridge ecpri_oran_top_reset_bridge_csr 19.2.0
	load_component reset_bridge_csr
	set_component_parameter_value ACTIVE_LOW_RESET {0}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_bridge_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset reset 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset reset 1 STD_LOGIC Output
	save_instantiation
	add_instance reset_bridge_dsp altera_generic_component
	load_instantiation reset_bridge_dsp
	set_instantiation_property HDL_COMPILATION_LIBRARY {reset_bridge_dsp}
	set_instantiation_property HDL_ENTITY_NAME {reset_bridge_dsp}
	set_instantiation_property IP_FILE {ip/phipps_peak/reset_bridge_dsp.ip}
	add_instantiation_hdl_parameter AUTO_CLK_CLOCK_RATE  {-1} {AUTO_CLK_CLOCK_RATE}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_instance reset_bridge_eth_xran_dl altera_generic_component
	load_instantiation reset_bridge_eth_xran_dl
	set_instantiation_property HDL_COMPILATION_LIBRARY {reset_bridge_dsp}
	set_instantiation_property HDL_ENTITY_NAME {reset_bridge_dsp}
	set_instantiation_property IP_FILE {ip/phipps_peak/reset_bridge_dsp.ip}
	add_instantiation_hdl_parameter AUTO_CLK_CLOCK_RATE  {-1} {AUTO_CLK_CLOCK_RATE}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_instance reset_bridge_eth_xran_ul altera_generic_component
	load_instantiation reset_bridge_eth_xran_ul
	set_instantiation_property HDL_COMPILATION_LIBRARY {reset_bridge_dsp}
	set_instantiation_property HDL_ENTITY_NAME {reset_bridge_dsp}
	set_instantiation_property IP_FILE {ip/phipps_peak/reset_bridge_dsp.ip}
	add_instantiation_hdl_parameter AUTO_CLK_CLOCK_RATE  {-1} {AUTO_CLK_CLOCK_RATE}
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection clock_bridge_csr.out_clk/ecpri_oran_0.clock_csr
	set_connection_parameter_value clock_bridge_csr.out_clk/ecpri_oran_0.clock_csr clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_csr.out_clk/ecpri_oran_0.clock_csr clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/ecpri_oran_0.clock_csr clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/ecpri_oran_0.clock_csr resetDomainSysInfo {-1}
	add_connection clock_bridge_csr.out_clk/h2f_lw_bridge.clk
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/h2f_lw_bridge.clk resetDomainSysInfo {-1}
	add_connection clock_bridge_csr.out_clk/reset_bridge_csr.clk
	set_connection_parameter_value clock_bridge_csr.out_clk/reset_bridge_csr.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_csr.out_clk/reset_bridge_csr.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/reset_bridge_csr.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_csr.out_clk/reset_bridge_csr.clk resetDomainSysInfo {-1}
	add_connection clock_bridge_dsp.out_clk/ecpri_oran_0.clock_dsp
	set_connection_parameter_value clock_bridge_dsp.out_clk/ecpri_oran_0.clock_dsp clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_dsp.out_clk/ecpri_oran_0.clock_dsp clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/ecpri_oran_0.clock_dsp clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/ecpri_oran_0.clock_dsp resetDomainSysInfo {-1}
	add_connection clock_bridge_dsp.out_clk/reset_bridge_dsp.clk
	set_connection_parameter_value clock_bridge_dsp.out_clk/reset_bridge_dsp.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_dsp.out_clk/reset_bridge_dsp.clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clock_bridge_dsp.out_clk/reset_bridge_dsp.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_dsp.out_clk/reset_bridge_dsp.clk resetDomainSysInfo {-1}
	add_connection clock_bridge_ecpri_rx.out_clk/ecpri_oran_0.clock_ecpri_rx
	set_connection_parameter_value clock_bridge_ecpri_rx.out_clk/ecpri_oran_0.clock_ecpri_rx clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_ecpri_rx.out_clk/ecpri_oran_0.clock_ecpri_rx clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_ecpri_rx.out_clk/ecpri_oran_0.clock_ecpri_rx clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_ecpri_rx.out_clk/ecpri_oran_0.clock_ecpri_rx resetDomainSysInfo {-1}
	add_connection clock_bridge_ecpri_tx.out_clk/ecpri_oran_0.clock_ecpri_tx
	set_connection_parameter_value clock_bridge_ecpri_tx.out_clk/ecpri_oran_0.clock_ecpri_tx clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_ecpri_tx.out_clk/ecpri_oran_0.clock_ecpri_tx clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_ecpri_tx.out_clk/ecpri_oran_0.clock_ecpri_tx clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_ecpri_tx.out_clk/ecpri_oran_0.clock_ecpri_tx resetDomainSysInfo {-1}
	add_connection clock_bridge_eth_xran_dl.out_clk/ecpri_oran_0.clock_eth_xran_dl
	set_connection_parameter_value clock_bridge_eth_xran_dl.out_clk/ecpri_oran_0.clock_eth_xran_dl clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_eth_xran_dl.out_clk/ecpri_oran_0.clock_eth_xran_dl clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth_xran_dl.out_clk/ecpri_oran_0.clock_eth_xran_dl clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth_xran_dl.out_clk/ecpri_oran_0.clock_eth_xran_dl resetDomainSysInfo {-1}
	add_connection clock_bridge_eth_xran_dl.out_clk/reset_bridge_eth_xran_dl.clk
	set_connection_parameter_value clock_bridge_eth_xran_dl.out_clk/reset_bridge_eth_xran_dl.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_eth_xran_dl.out_clk/reset_bridge_eth_xran_dl.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth_xran_dl.out_clk/reset_bridge_eth_xran_dl.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth_xran_dl.out_clk/reset_bridge_eth_xran_dl.clk resetDomainSysInfo {-1}
	add_connection clock_bridge_eth_xran_ul.out_clk/ecpri_oran_0.clock_eth_xran_ul
	set_connection_parameter_value clock_bridge_eth_xran_ul.out_clk/ecpri_oran_0.clock_eth_xran_ul clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_eth_xran_ul.out_clk/ecpri_oran_0.clock_eth_xran_ul clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth_xran_ul.out_clk/ecpri_oran_0.clock_eth_xran_ul clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth_xran_ul.out_clk/ecpri_oran_0.clock_eth_xran_ul resetDomainSysInfo {-1}
	add_connection clock_bridge_eth_xran_ul.out_clk/reset_bridge_eth_xran_ul.clk
	set_connection_parameter_value clock_bridge_eth_xran_ul.out_clk/reset_bridge_eth_xran_ul.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clock_bridge_eth_xran_ul.out_clk/reset_bridge_eth_xran_ul.clk clockRateSysInfo {}
	set_connection_parameter_value clock_bridge_eth_xran_ul.out_clk/reset_bridge_eth_xran_ul.clk clockResetSysInfo {}
	set_connection_parameter_value clock_bridge_eth_xran_ul.out_clk/reset_bridge_eth_xran_ul.clk resetDomainSysInfo {-1}
	add_connection h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr addressWidthSysInfo {19}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr baseAddress {0x0000}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.ecpri_csr slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/ecpri_oran_0.oran_csr
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr addressWidthSysInfo {19}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr baseAddress {0x00040000}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/ecpri_oran_0.oran_csr slaveDataWidthSysInfo {-1}
	add_connection reset_bridge_csr.out_reset/ecpri_oran_0.reset_csr_n
	set_connection_parameter_value reset_bridge_csr.out_reset/ecpri_oran_0.reset_csr_n clockDomainSysInfo {-1}
	set_connection_parameter_value reset_bridge_csr.out_reset/ecpri_oran_0.reset_csr_n clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_csr.out_reset/ecpri_oran_0.reset_csr_n resetDomainSysInfo {-1}
	add_connection reset_bridge_csr.out_reset/h2f_lw_bridge.reset
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_lw_bridge.reset clockDomainSysInfo {-1}
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_lw_bridge.reset clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_csr.out_reset/h2f_lw_bridge.reset resetDomainSysInfo {-1}
	add_connection reset_bridge_dsp.out_reset/ecpri_oran_0.reset_dsp_n
	set_connection_parameter_value reset_bridge_dsp.out_reset/ecpri_oran_0.reset_dsp_n clockDomainSysInfo {-1}
	set_connection_parameter_value reset_bridge_dsp.out_reset/ecpri_oran_0.reset_dsp_n clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_dsp.out_reset/ecpri_oran_0.reset_dsp_n resetDomainSysInfo {-1}
	add_connection reset_bridge_eth_xran_dl.out_reset/ecpri_oran_0.reset_eth_xran_dl_n
	set_connection_parameter_value reset_bridge_eth_xran_dl.out_reset/ecpri_oran_0.reset_eth_xran_dl_n clockDomainSysInfo {-1}
	set_connection_parameter_value reset_bridge_eth_xran_dl.out_reset/ecpri_oran_0.reset_eth_xran_dl_n clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_eth_xran_dl.out_reset/ecpri_oran_0.reset_eth_xran_dl_n resetDomainSysInfo {-1}
	add_connection reset_bridge_eth_xran_ul.out_reset/ecpri_oran_0.reset_eth_xran_ul_n
	set_connection_parameter_value reset_bridge_eth_xran_ul.out_reset/ecpri_oran_0.reset_eth_xran_ul_n clockDomainSysInfo {-1}
	set_connection_parameter_value reset_bridge_eth_xran_ul.out_reset/ecpri_oran_0.reset_eth_xran_ul_n clockResetSysInfo {}
	set_connection_parameter_value reset_bridge_eth_xran_ul.out_reset/ecpri_oran_0.reset_eth_xran_ul_n resetDomainSysInfo {-1}

	# add the exports
	set_interface_property csr_in_clk EXPORT_OF clock_bridge_csr.in_clk
	set_interface_property dsp_in_clk EXPORT_OF clock_bridge_dsp.in_clk
	set_interface_property ecpri_rx_in_clk EXPORT_OF clock_bridge_ecpri_rx.in_clk
	set_interface_property ecpri_tx_in_clk EXPORT_OF clock_bridge_ecpri_tx.in_clk
	set_interface_property eth_xran_dl_in_clk EXPORT_OF clock_bridge_eth_xran_dl.in_clk
	set_interface_property eth_xran_ul_in_clk EXPORT_OF clock_bridge_eth_xran_ul.in_clk
	set_interface_property coupling_pusch_sink_l1 EXPORT_OF ecpri_oran_0.coupling_pusch_sink_l1
	set_interface_property coupling_pusch_sink_l2 EXPORT_OF ecpri_oran_0.coupling_pusch_sink_l2
	set_interface_property coupling_prach_sink_l2 EXPORT_OF ecpri_oran_0.coupling_prach_sink_l2
	set_interface_property avst_source_ul EXPORT_OF ecpri_oran_0.avst_source_ul
	set_interface_property avst_sink_dl EXPORT_OF ecpri_oran_0.avst_sink_dl
	set_interface_property ecpri_ext_sink EXPORT_OF ecpri_oran_0.ecpri_ext_sink
	set_interface_property ecpri_ext_source EXPORT_OF ecpri_oran_0.ecpri_ext_source
	set_interface_property xran_demapper_source EXPORT_OF ecpri_oran_0.xran_demapper_source
	set_interface_property xran_demapper_cplane_source EXPORT_OF ecpri_oran_0.xran_demapper_cplane_source
	set_interface_property ptp_tod EXPORT_OF ecpri_oran_0.ptp_tod
	set_interface_property rx_pcs_ready EXPORT_OF ecpri_oran_0.rx_pcs_ready
	set_interface_property tx_lanes_stable EXPORT_OF ecpri_oran_0.tx_lanes_stable
	set_interface_property tx_tod_96b_data EXPORT_OF ecpri_oran_0.tx_tod_96b_data
	set_interface_property rx_tod_96b_data EXPORT_OF ecpri_oran_0.rx_tod_96b_data
	set_interface_property rst_soft_n EXPORT_OF ecpri_oran_0.rst_soft_n
	set_interface_property oran_tx_tod_96b_data EXPORT_OF ecpri_oran_0.oran_tx_tod_96b_data
	set_interface_property oran_rx_tod_96b_data EXPORT_OF ecpri_oran_0.oran_rx_tod_96b_data
	set_interface_property bw_config_cc1 EXPORT_OF ecpri_oran_0.bw_config_cc1
	set_interface_property bw_config_cc2 EXPORT_OF ecpri_oran_0.bw_config_cc2
	set_interface_property coupling_err_clear EXPORT_OF ecpri_oran_0.coupling_err_clear
	set_interface_property cu_coupling_status EXPORT_OF ecpri_oran_0.cu_coupling_status
	set_interface_property cu_coupling_version EXPORT_OF ecpri_oran_0.cu_coupling_version
	set_interface_property short_long_prach_select EXPORT_OF ecpri_oran_0.short_long_prach_select
	set_interface_property ul_req_disable EXPORT_OF ecpri_oran_0.ul_req_disable
	set_interface_property ul_arb_output_fifo_full EXPORT_OF ecpri_oran_0.ul_arb_output_fifo_full
	set_interface_property rx_rtc_id EXPORT_OF ecpri_oran_0.rx_rtc_id
	set_interface_property rx_rtc_id_dl EXPORT_OF ecpri_oran_0.rx_rtc_id_dl
	set_interface_property rx_u_axc_id EXPORT_OF ecpri_oran_0.rx_u_axc_id
	set_interface_property ul_rtc_id_intr EXPORT_OF ecpri_oran_0.ul_rtc_id_intr
	set_interface_property dl_rtc_id_intr EXPORT_OF ecpri_oran_0.dl_rtc_id_intr
	set_interface_property ul_axc_id_intr EXPORT_OF ecpri_oran_0.ul_axc_id_intr
	set_interface_property dl_axc_id_intr EXPORT_OF ecpri_oran_0.dl_axc_id_intr
	set_interface_property idl_time_cntr_cplane_in_valid EXPORT_OF ecpri_oran_0.idl_time_cntr_cplane_in_valid
	set_interface_property idl_time_cntr_uplane_in_valid EXPORT_OF ecpri_oran_0.idl_time_cntr_uplane_in_valid
	set_interface_property coupling_pusch_timing_ref EXPORT_OF ecpri_oran_0.coupling_pusch_timing_ref
	set_interface_property coupling_prach_timing_ref EXPORT_OF ecpri_oran_0.coupling_prach_timing_ref
	set_interface_property coupling_prach_sink_l1 EXPORT_OF ecpri_oran_0.coupling_prach_sink_l1
	set_interface_property downlink_eaxc_id_concat EXPORT_OF ecpri_oran_0.downlink_eaxc_id_concat
	set_interface_property oran_rx_uplane_concat EXPORT_OF ecpri_oran_0.oran_rx_uplane_concat
	set_interface_property oran_rx_cplane_concat EXPORT_OF ecpri_oran_0.oran_rx_cplane_concat
	set_interface_property uplink_eaxc_id_concat EXPORT_OF ecpri_oran_0.uplink_eaxc_id_concat
	set_interface_property h2f_lw_bridge_s0 EXPORT_OF h2f_lw_bridge.s0
	set_interface_property csr_in_reset EXPORT_OF reset_bridge_csr.in_reset
	set_interface_property dsp_in_reset EXPORT_OF reset_bridge_dsp.in_reset
	set_interface_property eth_xran_dl_in_reset EXPORT_OF reset_bridge_eth_xran_dl.in_reset
	set_interface_property eth_xran_ul_in_reset EXPORT_OF reset_bridge_eth_xran_ul.in_reset

	# set values for exposed HDL parameters
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.syncResets TRUE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="clock_bridge_csr">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="clock_bridge_dsp">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="clock_bridge_ecpri_rx">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="clock_bridge_ecpri_tx">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="clock_bridge_eth_xran_dl">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="clock_bridge_eth_xran_ul">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="ecpri_oran_0">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="ecpri_oran_0.oran_csr">
  <datum __value="baseAddress" value="262144" type="String" />
 </element>
 <element __value="h2f_lw_bridge">
  <datum __value="_sortIndex" value="10" type="int" />
 </element>
 <element __value="reset_bridge_csr">
  <datum __value="_sortIndex" value="11" type="int" />
 </element>
 <element __value="reset_bridge_dsp">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
 <element __value="reset_bridge_eth_xran_dl">
  <datum __value="_sortIndex" value="8" type="int" />
 </element>
 <element __value="reset_bridge_eth_xran_ul">
  <datum __value="_sortIndex" value="9" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {ecpri_oran_top.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {ecpri_oran_top}

	# save the system
	sync_sysinfo_parameters
	save_system ecpri_oran_top
}

# create the system "lphy_ss_top"
proc do_create_lphy_ss_top {} {
	# create the system
	create_system lphy_ss_top
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component clk_csr ip/lphy_ss_top/lphy_ss_clk_csr.ip altera_clock_bridge lphy_ss_clk_csr 19.2.0
	load_component clk_csr
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clk_dsp ip/lphy_ss_top/lphy_ss_clk_dsp.ip altera_clock_bridge lphy_ss_clk_dsp 19.2.0
	load_component clk_dsp
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {50000000}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {50000000}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clk_xran_dl ip/lphy_ss_top/lphy_ss_clk_xran_dl.ip altera_clock_bridge lphy_ss_clk_xran_dl 19.2.0
	load_component clk_xran_dl
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_xran_dl
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component clk_xran_ul ip/lphy_ss_top/lphy_ss_clk_xran_ul.ip altera_clock_bridge lphy_ss_clk_xran_ul 19.2.0
	load_component clk_xran_ul
	set_component_parameter_value EXPLICIT_CLOCK_RATE {0.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation clk_xran_ul
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {0}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {false}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {0}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component h2f_lw_bridge ip/lphy_ss_top/lphy_ss_top_mm_bridge_0.ip altera_avalon_mm_bridge mm_bridge_0 20.0.1
	load_component h2f_lw_bridge
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {32}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {4}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation h2f_lw_bridge
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {65536}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {4}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component lphy_ss_top ip/lphy_ss_top/lphy_ss_lphy_ss_top.ip lphy_ss lphy_ss_lphy_ss_top 1.0
	load_component lphy_ss_top
	set_component_parameter_value ANTENNA_DWIDTH {0}
	set_component_parameter_value CAPTURE_DMA_WIDTH {512}
	set_component_parameter_value CH_DW {8}
	set_component_parameter_value CPRI_ETH_DATAWIDTH {128}
	set_component_parameter_value CPRI_FRAME_DATAWIDTH {64}
	set_component_parameter_value DSP_CAPTURE_INSTANCES {30}
	set_component_parameter_value ECPRI_CAPTURE_INSTANCES {2}
	set_component_parameter_value IQ_DATAWIDTH {32}
	set_component_parameter_value NUM_OF_ANT {8}
	set_component_parameter_value NUM_OF_FFT {2}
	set_component_parameter_value NUM_OF_PRACH {2}
	set_component_parameter_value XRAN_ETH_DATAWIDTH {128}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation lphy_ss_top
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface ifft1_busin avalon INPUT
	set_instantiation_interface_parameter_value ifft1_busin addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value ifft1_busin addressGroup {0}
	set_instantiation_interface_parameter_value ifft1_busin addressSpan {4096}
	set_instantiation_interface_parameter_value ifft1_busin addressUnits {WORDS}
	set_instantiation_interface_parameter_value ifft1_busin alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value ifft1_busin associatedClock {clock_csr}
	set_instantiation_interface_parameter_value ifft1_busin associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value ifft1_busin bitsPerSymbol {8}
	set_instantiation_interface_parameter_value ifft1_busin bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value ifft1_busin bridgesToMaster {}
	set_instantiation_interface_parameter_value ifft1_busin burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value ifft1_busin burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value ifft1_busin constantBurstBehavior {false}
	set_instantiation_interface_parameter_value ifft1_busin dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value ifft1_busin dfhFeatureId {35}
	set_instantiation_interface_parameter_value ifft1_busin dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value ifft1_busin dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value ifft1_busin dfhGroupId {0}
	set_instantiation_interface_parameter_value ifft1_busin dfhParameterData {}
	set_instantiation_interface_parameter_value ifft1_busin dfhParameterDataLength {}
	set_instantiation_interface_parameter_value ifft1_busin dfhParameterId {}
	set_instantiation_interface_parameter_value ifft1_busin dfhParameterName {}
	set_instantiation_interface_parameter_value ifft1_busin dfhParameterVersion {}
	set_instantiation_interface_parameter_value ifft1_busin explicitAddressSpan {0}
	set_instantiation_interface_parameter_value ifft1_busin holdTime {0}
	set_instantiation_interface_parameter_value ifft1_busin interleaveBursts {false}
	set_instantiation_interface_parameter_value ifft1_busin isBigEndian {false}
	set_instantiation_interface_parameter_value ifft1_busin isFlash {false}
	set_instantiation_interface_parameter_value ifft1_busin isMemoryDevice {false}
	set_instantiation_interface_parameter_value ifft1_busin isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value ifft1_busin linewrapBursts {false}
	set_instantiation_interface_parameter_value ifft1_busin maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value ifft1_busin maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value ifft1_busin minimumReadLatency {1}
	set_instantiation_interface_parameter_value ifft1_busin minimumResponseLatency {1}
	set_instantiation_interface_parameter_value ifft1_busin minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value ifft1_busin prSafe {false}
	set_instantiation_interface_parameter_value ifft1_busin printableDevice {false}
	set_instantiation_interface_parameter_value ifft1_busin readLatency {0}
	set_instantiation_interface_parameter_value ifft1_busin readWaitStates {1}
	set_instantiation_interface_parameter_value ifft1_busin readWaitTime {1}
	set_instantiation_interface_parameter_value ifft1_busin registerIncomingSignals {false}
	set_instantiation_interface_parameter_value ifft1_busin registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value ifft1_busin setupTime {0}
	set_instantiation_interface_parameter_value ifft1_busin timingUnits {Cycles}
	set_instantiation_interface_parameter_value ifft1_busin transparentBridge {false}
	set_instantiation_interface_parameter_value ifft1_busin waitrequestAllowance {0}
	set_instantiation_interface_parameter_value ifft1_busin wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value ifft1_busin writeLatency {0}
	set_instantiation_interface_parameter_value ifft1_busin writeWaitStates {0}
	set_instantiation_interface_parameter_value ifft1_busin writeWaitTime {0}
	set_instantiation_interface_assignment_value ifft1_busin embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value ifft1_busin embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value ifft1_busin embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value ifft1_busin embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value ifft1_busin address_map {<address-map><slave name='ifft1_busin' start='0x0' end='0x1000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value ifft1_busin address_width {12}
	set_instantiation_interface_sysinfo_parameter_value ifft1_busin max_slave_data_width {32}
	add_instantiation_interface_port ifft1_busin ifft1_busIn_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ifft1_busin ifft1_busIn_address address 10 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ifft1_busin ifft1_busIn_write write 1 STD_LOGIC Input
	add_instantiation_interface_port ifft1_busin ifft1_busIn_read read 1 STD_LOGIC Input
	add_instantiation_interface_port ifft1_busin ifft1_busOut_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port ifft1_busin ifft1_busOut_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ifft1_busin ifft1_busOut_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface ifft2_busin avalon INPUT
	set_instantiation_interface_parameter_value ifft2_busin addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value ifft2_busin addressGroup {0}
	set_instantiation_interface_parameter_value ifft2_busin addressSpan {4096}
	set_instantiation_interface_parameter_value ifft2_busin addressUnits {WORDS}
	set_instantiation_interface_parameter_value ifft2_busin alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value ifft2_busin associatedClock {clock_csr}
	set_instantiation_interface_parameter_value ifft2_busin associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value ifft2_busin bitsPerSymbol {8}
	set_instantiation_interface_parameter_value ifft2_busin bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value ifft2_busin bridgesToMaster {}
	set_instantiation_interface_parameter_value ifft2_busin burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value ifft2_busin burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value ifft2_busin constantBurstBehavior {false}
	set_instantiation_interface_parameter_value ifft2_busin dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value ifft2_busin dfhFeatureId {35}
	set_instantiation_interface_parameter_value ifft2_busin dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value ifft2_busin dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value ifft2_busin dfhGroupId {0}
	set_instantiation_interface_parameter_value ifft2_busin dfhParameterData {}
	set_instantiation_interface_parameter_value ifft2_busin dfhParameterDataLength {}
	set_instantiation_interface_parameter_value ifft2_busin dfhParameterId {}
	set_instantiation_interface_parameter_value ifft2_busin dfhParameterName {}
	set_instantiation_interface_parameter_value ifft2_busin dfhParameterVersion {}
	set_instantiation_interface_parameter_value ifft2_busin explicitAddressSpan {0}
	set_instantiation_interface_parameter_value ifft2_busin holdTime {0}
	set_instantiation_interface_parameter_value ifft2_busin interleaveBursts {false}
	set_instantiation_interface_parameter_value ifft2_busin isBigEndian {false}
	set_instantiation_interface_parameter_value ifft2_busin isFlash {false}
	set_instantiation_interface_parameter_value ifft2_busin isMemoryDevice {false}
	set_instantiation_interface_parameter_value ifft2_busin isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value ifft2_busin linewrapBursts {false}
	set_instantiation_interface_parameter_value ifft2_busin maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value ifft2_busin maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value ifft2_busin minimumReadLatency {1}
	set_instantiation_interface_parameter_value ifft2_busin minimumResponseLatency {1}
	set_instantiation_interface_parameter_value ifft2_busin minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value ifft2_busin prSafe {false}
	set_instantiation_interface_parameter_value ifft2_busin printableDevice {false}
	set_instantiation_interface_parameter_value ifft2_busin readLatency {0}
	set_instantiation_interface_parameter_value ifft2_busin readWaitStates {1}
	set_instantiation_interface_parameter_value ifft2_busin readWaitTime {1}
	set_instantiation_interface_parameter_value ifft2_busin registerIncomingSignals {false}
	set_instantiation_interface_parameter_value ifft2_busin registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value ifft2_busin setupTime {0}
	set_instantiation_interface_parameter_value ifft2_busin timingUnits {Cycles}
	set_instantiation_interface_parameter_value ifft2_busin transparentBridge {false}
	set_instantiation_interface_parameter_value ifft2_busin waitrequestAllowance {0}
	set_instantiation_interface_parameter_value ifft2_busin wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value ifft2_busin writeLatency {0}
	set_instantiation_interface_parameter_value ifft2_busin writeWaitStates {0}
	set_instantiation_interface_parameter_value ifft2_busin writeWaitTime {0}
	set_instantiation_interface_assignment_value ifft2_busin embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value ifft2_busin embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value ifft2_busin embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value ifft2_busin embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value ifft2_busin address_map {<address-map><slave name='ifft2_busin' start='0x0' end='0x1000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value ifft2_busin address_width {12}
	set_instantiation_interface_sysinfo_parameter_value ifft2_busin max_slave_data_width {32}
	add_instantiation_interface_port ifft2_busin ifft2_busIn_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ifft2_busin ifft2_busIn_address address 10 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ifft2_busin ifft2_busIn_write write 1 STD_LOGIC Input
	add_instantiation_interface_port ifft2_busin ifft2_busIn_read read 1 STD_LOGIC Input
	add_instantiation_interface_port ifft2_busin ifft2_busOut_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port ifft2_busin ifft2_busOut_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ifft2_busin ifft2_busOut_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface fft1_busin avalon INPUT
	set_instantiation_interface_parameter_value fft1_busin addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value fft1_busin addressGroup {0}
	set_instantiation_interface_parameter_value fft1_busin addressSpan {4096}
	set_instantiation_interface_parameter_value fft1_busin addressUnits {WORDS}
	set_instantiation_interface_parameter_value fft1_busin alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value fft1_busin associatedClock {clock_csr}
	set_instantiation_interface_parameter_value fft1_busin associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value fft1_busin bitsPerSymbol {8}
	set_instantiation_interface_parameter_value fft1_busin bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value fft1_busin bridgesToMaster {}
	set_instantiation_interface_parameter_value fft1_busin burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value fft1_busin burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value fft1_busin constantBurstBehavior {false}
	set_instantiation_interface_parameter_value fft1_busin dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value fft1_busin dfhFeatureId {35}
	set_instantiation_interface_parameter_value fft1_busin dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value fft1_busin dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value fft1_busin dfhGroupId {0}
	set_instantiation_interface_parameter_value fft1_busin dfhParameterData {}
	set_instantiation_interface_parameter_value fft1_busin dfhParameterDataLength {}
	set_instantiation_interface_parameter_value fft1_busin dfhParameterId {}
	set_instantiation_interface_parameter_value fft1_busin dfhParameterName {}
	set_instantiation_interface_parameter_value fft1_busin dfhParameterVersion {}
	set_instantiation_interface_parameter_value fft1_busin explicitAddressSpan {0}
	set_instantiation_interface_parameter_value fft1_busin holdTime {0}
	set_instantiation_interface_parameter_value fft1_busin interleaveBursts {false}
	set_instantiation_interface_parameter_value fft1_busin isBigEndian {false}
	set_instantiation_interface_parameter_value fft1_busin isFlash {false}
	set_instantiation_interface_parameter_value fft1_busin isMemoryDevice {false}
	set_instantiation_interface_parameter_value fft1_busin isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value fft1_busin linewrapBursts {false}
	set_instantiation_interface_parameter_value fft1_busin maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value fft1_busin maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value fft1_busin minimumReadLatency {1}
	set_instantiation_interface_parameter_value fft1_busin minimumResponseLatency {1}
	set_instantiation_interface_parameter_value fft1_busin minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value fft1_busin prSafe {false}
	set_instantiation_interface_parameter_value fft1_busin printableDevice {false}
	set_instantiation_interface_parameter_value fft1_busin readLatency {0}
	set_instantiation_interface_parameter_value fft1_busin readWaitStates {1}
	set_instantiation_interface_parameter_value fft1_busin readWaitTime {1}
	set_instantiation_interface_parameter_value fft1_busin registerIncomingSignals {false}
	set_instantiation_interface_parameter_value fft1_busin registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value fft1_busin setupTime {0}
	set_instantiation_interface_parameter_value fft1_busin timingUnits {Cycles}
	set_instantiation_interface_parameter_value fft1_busin transparentBridge {false}
	set_instantiation_interface_parameter_value fft1_busin waitrequestAllowance {0}
	set_instantiation_interface_parameter_value fft1_busin wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value fft1_busin writeLatency {0}
	set_instantiation_interface_parameter_value fft1_busin writeWaitStates {0}
	set_instantiation_interface_parameter_value fft1_busin writeWaitTime {0}
	set_instantiation_interface_assignment_value fft1_busin embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value fft1_busin embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value fft1_busin embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value fft1_busin embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value fft1_busin address_map {<address-map><slave name='fft1_busin' start='0x0' end='0x1000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value fft1_busin address_width {12}
	set_instantiation_interface_sysinfo_parameter_value fft1_busin max_slave_data_width {32}
	add_instantiation_interface_port fft1_busin fft1_busIn_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port fft1_busin fft1_busIn_address address 10 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port fft1_busin fft1_busIn_write write 1 STD_LOGIC Input
	add_instantiation_interface_port fft1_busin fft1_busIn_read read 1 STD_LOGIC Input
	add_instantiation_interface_port fft1_busin fft1_busOut_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port fft1_busin fft1_busOut_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port fft1_busin fft1_busOut_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface fft2_busin avalon INPUT
	set_instantiation_interface_parameter_value fft2_busin addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value fft2_busin addressGroup {0}
	set_instantiation_interface_parameter_value fft2_busin addressSpan {4096}
	set_instantiation_interface_parameter_value fft2_busin addressUnits {WORDS}
	set_instantiation_interface_parameter_value fft2_busin alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value fft2_busin associatedClock {clock_csr}
	set_instantiation_interface_parameter_value fft2_busin associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value fft2_busin bitsPerSymbol {8}
	set_instantiation_interface_parameter_value fft2_busin bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value fft2_busin bridgesToMaster {}
	set_instantiation_interface_parameter_value fft2_busin burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value fft2_busin burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value fft2_busin constantBurstBehavior {false}
	set_instantiation_interface_parameter_value fft2_busin dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value fft2_busin dfhFeatureId {35}
	set_instantiation_interface_parameter_value fft2_busin dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value fft2_busin dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value fft2_busin dfhGroupId {0}
	set_instantiation_interface_parameter_value fft2_busin dfhParameterData {}
	set_instantiation_interface_parameter_value fft2_busin dfhParameterDataLength {}
	set_instantiation_interface_parameter_value fft2_busin dfhParameterId {}
	set_instantiation_interface_parameter_value fft2_busin dfhParameterName {}
	set_instantiation_interface_parameter_value fft2_busin dfhParameterVersion {}
	set_instantiation_interface_parameter_value fft2_busin explicitAddressSpan {0}
	set_instantiation_interface_parameter_value fft2_busin holdTime {0}
	set_instantiation_interface_parameter_value fft2_busin interleaveBursts {false}
	set_instantiation_interface_parameter_value fft2_busin isBigEndian {false}
	set_instantiation_interface_parameter_value fft2_busin isFlash {false}
	set_instantiation_interface_parameter_value fft2_busin isMemoryDevice {false}
	set_instantiation_interface_parameter_value fft2_busin isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value fft2_busin linewrapBursts {false}
	set_instantiation_interface_parameter_value fft2_busin maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value fft2_busin maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value fft2_busin minimumReadLatency {1}
	set_instantiation_interface_parameter_value fft2_busin minimumResponseLatency {1}
	set_instantiation_interface_parameter_value fft2_busin minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value fft2_busin prSafe {false}
	set_instantiation_interface_parameter_value fft2_busin printableDevice {false}
	set_instantiation_interface_parameter_value fft2_busin readLatency {0}
	set_instantiation_interface_parameter_value fft2_busin readWaitStates {1}
	set_instantiation_interface_parameter_value fft2_busin readWaitTime {1}
	set_instantiation_interface_parameter_value fft2_busin registerIncomingSignals {false}
	set_instantiation_interface_parameter_value fft2_busin registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value fft2_busin setupTime {0}
	set_instantiation_interface_parameter_value fft2_busin timingUnits {Cycles}
	set_instantiation_interface_parameter_value fft2_busin transparentBridge {false}
	set_instantiation_interface_parameter_value fft2_busin waitrequestAllowance {0}
	set_instantiation_interface_parameter_value fft2_busin wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value fft2_busin writeLatency {0}
	set_instantiation_interface_parameter_value fft2_busin writeWaitStates {0}
	set_instantiation_interface_parameter_value fft2_busin writeWaitTime {0}
	set_instantiation_interface_assignment_value fft2_busin embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value fft2_busin embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value fft2_busin embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value fft2_busin embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value fft2_busin address_map {<address-map><slave name='fft2_busin' start='0x0' end='0x1000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value fft2_busin address_width {12}
	set_instantiation_interface_sysinfo_parameter_value fft2_busin max_slave_data_width {32}
	add_instantiation_interface_port fft2_busin fft2_busIn_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port fft2_busin fft2_busIn_address address 10 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port fft2_busin fft2_busIn_write write 1 STD_LOGIC Input
	add_instantiation_interface_port fft2_busin fft2_busIn_read read 1 STD_LOGIC Input
	add_instantiation_interface_port fft2_busin fft2_busOut_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port fft2_busin fft2_busOut_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port fft2_busin fft2_busOut_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface pb_ddr_csr avalon INPUT
	set_instantiation_interface_parameter_value pb_ddr_csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value pb_ddr_csr addressGroup {0}
	set_instantiation_interface_parameter_value pb_ddr_csr addressSpan {64}
	set_instantiation_interface_parameter_value pb_ddr_csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value pb_ddr_csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value pb_ddr_csr associatedClock {clock_csr}
	set_instantiation_interface_parameter_value pb_ddr_csr associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value pb_ddr_csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value pb_ddr_csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value pb_ddr_csr bridgesToMaster {}
	set_instantiation_interface_parameter_value pb_ddr_csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value pb_ddr_csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value pb_ddr_csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhGroupId {0}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhParameterData {}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhParameterId {}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhParameterName {}
	set_instantiation_interface_parameter_value pb_ddr_csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value pb_ddr_csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value pb_ddr_csr holdTime {0}
	set_instantiation_interface_parameter_value pb_ddr_csr interleaveBursts {false}
	set_instantiation_interface_parameter_value pb_ddr_csr isBigEndian {false}
	set_instantiation_interface_parameter_value pb_ddr_csr isFlash {false}
	set_instantiation_interface_parameter_value pb_ddr_csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value pb_ddr_csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value pb_ddr_csr linewrapBursts {false}
	set_instantiation_interface_parameter_value pb_ddr_csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value pb_ddr_csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value pb_ddr_csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value pb_ddr_csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value pb_ddr_csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value pb_ddr_csr prSafe {false}
	set_instantiation_interface_parameter_value pb_ddr_csr printableDevice {false}
	set_instantiation_interface_parameter_value pb_ddr_csr readLatency {0}
	set_instantiation_interface_parameter_value pb_ddr_csr readWaitStates {1}
	set_instantiation_interface_parameter_value pb_ddr_csr readWaitTime {1}
	set_instantiation_interface_parameter_value pb_ddr_csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value pb_ddr_csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value pb_ddr_csr setupTime {0}
	set_instantiation_interface_parameter_value pb_ddr_csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value pb_ddr_csr transparentBridge {false}
	set_instantiation_interface_parameter_value pb_ddr_csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value pb_ddr_csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value pb_ddr_csr writeLatency {0}
	set_instantiation_interface_parameter_value pb_ddr_csr writeWaitStates {0}
	set_instantiation_interface_parameter_value pb_ddr_csr writeWaitTime {0}
	set_instantiation_interface_assignment_value pb_ddr_csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value pb_ddr_csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value pb_ddr_csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value pb_ddr_csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value pb_ddr_csr address_map {<address-map><slave name='pb_ddr_csr' start='0x0' end='0x40' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value pb_ddr_csr address_width {6}
	set_instantiation_interface_sysinfo_parameter_value pb_ddr_csr max_slave_data_width {32}
	add_instantiation_interface_port pb_ddr_csr pb_ddr_csr_address address 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port pb_ddr_csr pb_ddr_csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port pb_ddr_csr pb_ddr_csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port pb_ddr_csr pb_ddr_csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface ul_csr avalon INPUT
	set_instantiation_interface_parameter_value ul_csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value ul_csr addressGroup {0}
	set_instantiation_interface_parameter_value ul_csr addressSpan {64}
	set_instantiation_interface_parameter_value ul_csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value ul_csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value ul_csr associatedClock {clock_csr}
	set_instantiation_interface_parameter_value ul_csr associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value ul_csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value ul_csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value ul_csr bridgesToMaster {}
	set_instantiation_interface_parameter_value ul_csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value ul_csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value ul_csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value ul_csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value ul_csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value ul_csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value ul_csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value ul_csr dfhGroupId {0}
	set_instantiation_interface_parameter_value ul_csr dfhParameterData {}
	set_instantiation_interface_parameter_value ul_csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value ul_csr dfhParameterId {}
	set_instantiation_interface_parameter_value ul_csr dfhParameterName {}
	set_instantiation_interface_parameter_value ul_csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value ul_csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value ul_csr holdTime {0}
	set_instantiation_interface_parameter_value ul_csr interleaveBursts {false}
	set_instantiation_interface_parameter_value ul_csr isBigEndian {false}
	set_instantiation_interface_parameter_value ul_csr isFlash {false}
	set_instantiation_interface_parameter_value ul_csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value ul_csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value ul_csr linewrapBursts {false}
	set_instantiation_interface_parameter_value ul_csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value ul_csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value ul_csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value ul_csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value ul_csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value ul_csr prSafe {false}
	set_instantiation_interface_parameter_value ul_csr printableDevice {false}
	set_instantiation_interface_parameter_value ul_csr readLatency {0}
	set_instantiation_interface_parameter_value ul_csr readWaitStates {1}
	set_instantiation_interface_parameter_value ul_csr readWaitTime {1}
	set_instantiation_interface_parameter_value ul_csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value ul_csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value ul_csr setupTime {0}
	set_instantiation_interface_parameter_value ul_csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value ul_csr transparentBridge {false}
	set_instantiation_interface_parameter_value ul_csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value ul_csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value ul_csr writeLatency {0}
	set_instantiation_interface_parameter_value ul_csr writeWaitStates {0}
	set_instantiation_interface_parameter_value ul_csr writeWaitTime {0}
	set_instantiation_interface_assignment_value ul_csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value ul_csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value ul_csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value ul_csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value ul_csr address_map {<address-map><slave name='ul_csr' start='0x0' end='0x40' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value ul_csr address_width {6}
	set_instantiation_interface_sysinfo_parameter_value ul_csr max_slave_data_width {32}
	add_instantiation_interface_port ul_csr ul_csr_address address 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ul_csr ul_csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port ul_csr ul_csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port ul_csr ul_csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface pb_mm_bridge avalon INPUT
	set_instantiation_interface_parameter_value pb_mm_bridge addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value pb_mm_bridge addressGroup {0}
	set_instantiation_interface_parameter_value pb_mm_bridge addressSpan {524288}
	set_instantiation_interface_parameter_value pb_mm_bridge addressUnits {WORDS}
	set_instantiation_interface_parameter_value pb_mm_bridge alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value pb_mm_bridge associatedClock {clock_csr}
	set_instantiation_interface_parameter_value pb_mm_bridge associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value pb_mm_bridge bitsPerSymbol {8}
	set_instantiation_interface_parameter_value pb_mm_bridge bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value pb_mm_bridge bridgesToMaster {}
	set_instantiation_interface_parameter_value pb_mm_bridge burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value pb_mm_bridge burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value pb_mm_bridge constantBurstBehavior {false}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhFeatureId {35}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhGroupId {0}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhParameterData {}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhParameterDataLength {}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhParameterId {}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhParameterName {}
	set_instantiation_interface_parameter_value pb_mm_bridge dfhParameterVersion {}
	set_instantiation_interface_parameter_value pb_mm_bridge explicitAddressSpan {0}
	set_instantiation_interface_parameter_value pb_mm_bridge holdTime {0}
	set_instantiation_interface_parameter_value pb_mm_bridge interleaveBursts {false}
	set_instantiation_interface_parameter_value pb_mm_bridge isBigEndian {false}
	set_instantiation_interface_parameter_value pb_mm_bridge isFlash {false}
	set_instantiation_interface_parameter_value pb_mm_bridge isMemoryDevice {false}
	set_instantiation_interface_parameter_value pb_mm_bridge isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value pb_mm_bridge linewrapBursts {false}
	set_instantiation_interface_parameter_value pb_mm_bridge maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value pb_mm_bridge maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value pb_mm_bridge minimumReadLatency {1}
	set_instantiation_interface_parameter_value pb_mm_bridge minimumResponseLatency {1}
	set_instantiation_interface_parameter_value pb_mm_bridge minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value pb_mm_bridge prSafe {false}
	set_instantiation_interface_parameter_value pb_mm_bridge printableDevice {false}
	set_instantiation_interface_parameter_value pb_mm_bridge readLatency {0}
	set_instantiation_interface_parameter_value pb_mm_bridge readWaitStates {1}
	set_instantiation_interface_parameter_value pb_mm_bridge readWaitTime {1}
	set_instantiation_interface_parameter_value pb_mm_bridge registerIncomingSignals {false}
	set_instantiation_interface_parameter_value pb_mm_bridge registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value pb_mm_bridge setupTime {0}
	set_instantiation_interface_parameter_value pb_mm_bridge timingUnits {Cycles}
	set_instantiation_interface_parameter_value pb_mm_bridge transparentBridge {false}
	set_instantiation_interface_parameter_value pb_mm_bridge waitrequestAllowance {0}
	set_instantiation_interface_parameter_value pb_mm_bridge wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value pb_mm_bridge writeLatency {0}
	set_instantiation_interface_parameter_value pb_mm_bridge writeWaitStates {0}
	set_instantiation_interface_parameter_value pb_mm_bridge writeWaitTime {0}
	set_instantiation_interface_assignment_value pb_mm_bridge embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value pb_mm_bridge embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value pb_mm_bridge embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value pb_mm_bridge embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value pb_mm_bridge address_map {<address-map><slave name='pb_mm_bridge' start='0x0' end='0x80000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value pb_mm_bridge address_width {19}
	set_instantiation_interface_sysinfo_parameter_value pb_mm_bridge max_slave_data_width {32}
	add_instantiation_interface_port pb_mm_bridge pb_mm_bridge_address address 17 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port pb_mm_bridge pb_mm_bridge_chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port pb_mm_bridge pb_mm_bridge_read read 1 STD_LOGIC Input
	add_instantiation_interface_port pb_mm_bridge pb_mm_bridge_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port pb_mm_bridge pb_mm_bridge_write write 1 STD_LOGIC Input
	add_instantiation_interface_port pb_mm_bridge pb_mm_bridge_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port pb_mm_bridge pb_mm_bridge_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port pb_mm_bridge pb_mm_bridge_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface pb_lw_bridge avalon INPUT
	set_instantiation_interface_parameter_value pb_lw_bridge addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value pb_lw_bridge addressGroup {0}
	set_instantiation_interface_parameter_value pb_lw_bridge addressSpan {32}
	set_instantiation_interface_parameter_value pb_lw_bridge addressUnits {WORDS}
	set_instantiation_interface_parameter_value pb_lw_bridge alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value pb_lw_bridge associatedClock {clock_csr}
	set_instantiation_interface_parameter_value pb_lw_bridge associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value pb_lw_bridge bitsPerSymbol {8}
	set_instantiation_interface_parameter_value pb_lw_bridge bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value pb_lw_bridge bridgesToMaster {}
	set_instantiation_interface_parameter_value pb_lw_bridge burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value pb_lw_bridge burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value pb_lw_bridge constantBurstBehavior {false}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhFeatureId {35}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhGroupId {0}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhParameterData {}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhParameterDataLength {}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhParameterId {}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhParameterName {}
	set_instantiation_interface_parameter_value pb_lw_bridge dfhParameterVersion {}
	set_instantiation_interface_parameter_value pb_lw_bridge explicitAddressSpan {0}
	set_instantiation_interface_parameter_value pb_lw_bridge holdTime {0}
	set_instantiation_interface_parameter_value pb_lw_bridge interleaveBursts {false}
	set_instantiation_interface_parameter_value pb_lw_bridge isBigEndian {false}
	set_instantiation_interface_parameter_value pb_lw_bridge isFlash {false}
	set_instantiation_interface_parameter_value pb_lw_bridge isMemoryDevice {false}
	set_instantiation_interface_parameter_value pb_lw_bridge isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value pb_lw_bridge linewrapBursts {false}
	set_instantiation_interface_parameter_value pb_lw_bridge maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value pb_lw_bridge maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value pb_lw_bridge minimumReadLatency {1}
	set_instantiation_interface_parameter_value pb_lw_bridge minimumResponseLatency {1}
	set_instantiation_interface_parameter_value pb_lw_bridge minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value pb_lw_bridge prSafe {false}
	set_instantiation_interface_parameter_value pb_lw_bridge printableDevice {false}
	set_instantiation_interface_parameter_value pb_lw_bridge readLatency {0}
	set_instantiation_interface_parameter_value pb_lw_bridge readWaitStates {1}
	set_instantiation_interface_parameter_value pb_lw_bridge readWaitTime {1}
	set_instantiation_interface_parameter_value pb_lw_bridge registerIncomingSignals {false}
	set_instantiation_interface_parameter_value pb_lw_bridge registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value pb_lw_bridge setupTime {0}
	set_instantiation_interface_parameter_value pb_lw_bridge timingUnits {Cycles}
	set_instantiation_interface_parameter_value pb_lw_bridge transparentBridge {false}
	set_instantiation_interface_parameter_value pb_lw_bridge waitrequestAllowance {0}
	set_instantiation_interface_parameter_value pb_lw_bridge wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value pb_lw_bridge writeLatency {0}
	set_instantiation_interface_parameter_value pb_lw_bridge writeWaitStates {0}
	set_instantiation_interface_parameter_value pb_lw_bridge writeWaitTime {0}
	set_instantiation_interface_assignment_value pb_lw_bridge embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value pb_lw_bridge embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value pb_lw_bridge embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value pb_lw_bridge embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value pb_lw_bridge address_map {<address-map><slave name='pb_lw_bridge' start='0x0' end='0x20' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value pb_lw_bridge address_width {5}
	set_instantiation_interface_sysinfo_parameter_value pb_lw_bridge max_slave_data_width {32}
	add_instantiation_interface_port pb_lw_bridge pb_lw_bridge_address address 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port pb_lw_bridge pb_lw_bridge_chipselect chipselect 1 STD_LOGIC Input
	add_instantiation_interface_port pb_lw_bridge pb_lw_bridge_write write 1 STD_LOGIC Input
	add_instantiation_interface_port pb_lw_bridge pb_lw_bridge_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port pb_lw_bridge pb_lw_bridge_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port pb_lw_bridge pb_lw_bridge_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface long_prach_lw_bridge_l2 avalon INPUT
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 addressGroup {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 addressSpan {64}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 addressUnits {WORDS}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 associatedClock {clock_csr}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 bridgesToMaster {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhFeatureId {35}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhGroupId {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhParameterData {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhParameterId {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhParameterName {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 dfhParameterVersion {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 holdTime {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 interleaveBursts {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 isBigEndian {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 isFlash {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 isMemoryDevice {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 linewrapBursts {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 minimumReadLatency {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 prSafe {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 printableDevice {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 readLatency {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 readWaitStates {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 readWaitTime {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 setupTime {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 timingUnits {Cycles}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 transparentBridge {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 writeLatency {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 writeWaitStates {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l2 writeWaitTime {0}
	set_instantiation_interface_assignment_value long_prach_lw_bridge_l2 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value long_prach_lw_bridge_l2 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value long_prach_lw_bridge_l2 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value long_prach_lw_bridge_l2 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value long_prach_lw_bridge_l2 address_map {<address-map><slave name='long_prach_lw_bridge_l2' start='0x0' end='0x40' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value long_prach_lw_bridge_l2 address_width {6}
	set_instantiation_interface_sysinfo_parameter_value long_prach_lw_bridge_l2 max_slave_data_width {32}
	add_instantiation_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_address_l2 address 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_write_l2 write 1 STD_LOGIC Input
	add_instantiation_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_read_l2 read 1 STD_LOGIC Input
	add_instantiation_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_readdata_l2 readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_writedata_l2 writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_waitrequest_l2 waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port long_prach_lw_bridge_l2 long_prach_lw_bridge_readdatavalid_l2 readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface long_prach_lw_bridge_l1 avalon INPUT
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 addressGroup {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 addressSpan {64}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 associatedClock {clock_csr}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 bridgesToMaster {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhGroupId {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhParameterData {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhParameterId {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhParameterName {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 holdTime {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 interleaveBursts {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 isBigEndian {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 isFlash {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 isMemoryDevice {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 linewrapBursts {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 prSafe {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 printableDevice {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 readLatency {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 readWaitStates {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 readWaitTime {1}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 setupTime {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 transparentBridge {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 writeLatency {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 writeWaitStates {0}
	set_instantiation_interface_parameter_value long_prach_lw_bridge_l1 writeWaitTime {0}
	set_instantiation_interface_assignment_value long_prach_lw_bridge_l1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value long_prach_lw_bridge_l1 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value long_prach_lw_bridge_l1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value long_prach_lw_bridge_l1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value long_prach_lw_bridge_l1 address_map {<address-map><slave name='long_prach_lw_bridge_l1' start='0x0' end='0x40' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value long_prach_lw_bridge_l1 address_width {6}
	set_instantiation_interface_sysinfo_parameter_value long_prach_lw_bridge_l1 max_slave_data_width {32}
	add_instantiation_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_address_l1 address 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_write_l1 write 1 STD_LOGIC Input
	add_instantiation_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_read_l1 read 1 STD_LOGIC Input
	add_instantiation_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_readdata_l1 readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_writedata_l1 writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_waitrequest_l1 waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port long_prach_lw_bridge_l1 long_prach_lw_bridge_readdatavalid_l1 readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface short_prach_lw_bridge_l2 avalon INPUT
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 addressGroup {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 addressSpan {4096}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 addressUnits {WORDS}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 associatedClock {clock_csr}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 bridgesToMaster {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhFeatureId {35}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhGroupId {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhParameterData {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhParameterId {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhParameterName {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 dfhParameterVersion {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 holdTime {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 interleaveBursts {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 isBigEndian {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 isFlash {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 isMemoryDevice {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 linewrapBursts {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 minimumReadLatency {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 prSafe {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 printableDevice {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 readLatency {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 readWaitStates {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 readWaitTime {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 setupTime {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 timingUnits {Cycles}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 transparentBridge {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 writeLatency {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 writeWaitStates {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l2 writeWaitTime {0}
	set_instantiation_interface_assignment_value short_prach_lw_bridge_l2 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value short_prach_lw_bridge_l2 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value short_prach_lw_bridge_l2 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value short_prach_lw_bridge_l2 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value short_prach_lw_bridge_l2 address_map {<address-map><slave name='short_prach_lw_bridge_l2' start='0x0' end='0x1000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value short_prach_lw_bridge_l2 address_width {12}
	set_instantiation_interface_sysinfo_parameter_value short_prach_lw_bridge_l2 max_slave_data_width {32}
	add_instantiation_interface_port short_prach_lw_bridge_l2 prach2_busIn_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port short_prach_lw_bridge_l2 prach2_busIn_address address 10 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port short_prach_lw_bridge_l2 prach2_busIn_write write 1 STD_LOGIC Input
	add_instantiation_interface_port short_prach_lw_bridge_l2 prach2_busIn_read read 1 STD_LOGIC Input
	add_instantiation_interface_port short_prach_lw_bridge_l2 prach2_busOut_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port short_prach_lw_bridge_l2 prach2_busOut_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port short_prach_lw_bridge_l2 prach2_busOut_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface short_prach_lw_bridge_l1 avalon INPUT
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 addressGroup {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 addressSpan {4096}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 addressUnits {WORDS}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 associatedClock {clock_csr}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 associatedReset {reset_csr_n}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 bridgesToMaster {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhFeatureId {35}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhGroupId {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhParameterData {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhParameterId {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhParameterName {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 dfhParameterVersion {}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 holdTime {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 interleaveBursts {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 isBigEndian {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 isFlash {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 isMemoryDevice {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 linewrapBursts {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 minimumReadLatency {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 prSafe {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 printableDevice {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 readLatency {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 readWaitStates {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 readWaitTime {1}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 setupTime {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 timingUnits {Cycles}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 transparentBridge {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 writeLatency {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 writeWaitStates {0}
	set_instantiation_interface_parameter_value short_prach_lw_bridge_l1 writeWaitTime {0}
	set_instantiation_interface_assignment_value short_prach_lw_bridge_l1 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value short_prach_lw_bridge_l1 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value short_prach_lw_bridge_l1 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value short_prach_lw_bridge_l1 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value short_prach_lw_bridge_l1 address_map {<address-map><slave name='short_prach_lw_bridge_l1' start='0x0' end='0x1000' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value short_prach_lw_bridge_l1 address_width {12}
	set_instantiation_interface_sysinfo_parameter_value short_prach_lw_bridge_l1 max_slave_data_width {32}
	add_instantiation_interface_port short_prach_lw_bridge_l1 prach1_busIn_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port short_prach_lw_bridge_l1 prach1_busIn_address address 10 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port short_prach_lw_bridge_l1 prach1_busIn_write write 1 STD_LOGIC Input
	add_instantiation_interface_port short_prach_lw_bridge_l1 prach1_busIn_read read 1 STD_LOGIC Input
	add_instantiation_interface_port short_prach_lw_bridge_l1 prach1_busOut_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port short_prach_lw_bridge_l1 prach1_busOut_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port short_prach_lw_bridge_l1 prach1_busOut_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface clock_dsp clock INPUT
	set_instantiation_interface_parameter_value clock_dsp clockRate {0}
	set_instantiation_interface_parameter_value clock_dsp externallyDriven {false}
	set_instantiation_interface_parameter_value clock_dsp ptfSchematicName {}
	add_instantiation_interface_port clock_dsp clk_dsp clk 1 STD_LOGIC Input
	add_instantiation_interface clock_csr clock INPUT
	set_instantiation_interface_parameter_value clock_csr clockRate {0}
	set_instantiation_interface_parameter_value clock_csr externallyDriven {false}
	set_instantiation_interface_parameter_value clock_csr ptfSchematicName {}
	add_instantiation_interface_port clock_csr clk_csr clk 1 STD_LOGIC Input
	add_instantiation_interface clock_eth_xran_dl clock INPUT
	set_instantiation_interface_parameter_value clock_eth_xran_dl clockRate {0}
	set_instantiation_interface_parameter_value clock_eth_xran_dl externallyDriven {false}
	set_instantiation_interface_parameter_value clock_eth_xran_dl ptfSchematicName {}
	add_instantiation_interface_port clock_eth_xran_dl clk_eth_xran_dl clk 1 STD_LOGIC Input
	add_instantiation_interface clock_eth_xran_ul clock INPUT
	set_instantiation_interface_parameter_value clock_eth_xran_ul clockRate {0}
	set_instantiation_interface_parameter_value clock_eth_xran_ul externallyDriven {false}
	set_instantiation_interface_parameter_value clock_eth_xran_ul ptfSchematicName {}
	add_instantiation_interface_port clock_eth_xran_ul clk_eth_xran_ul clk 1 STD_LOGIC Input
	add_instantiation_interface reset_dsp_n reset INPUT
	set_instantiation_interface_parameter_value reset_dsp_n associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value reset_dsp_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_dsp_n rst_dsp_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface reset_csr_n reset INPUT
	set_instantiation_interface_parameter_value reset_csr_n associatedClock {clock_csr}
	set_instantiation_interface_parameter_value reset_csr_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_csr_n rst_csr_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface reset_eth_xran_dl_n reset INPUT
	set_instantiation_interface_parameter_value reset_eth_xran_dl_n associatedClock {clock_eth_xran_dl}
	set_instantiation_interface_parameter_value reset_eth_xran_dl_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_eth_xran_dl_n rst_eth_xran_n_dl reset_n 1 STD_LOGIC Input
	add_instantiation_interface reset_eth_xran_ul_n reset INPUT
	set_instantiation_interface_parameter_value reset_eth_xran_ul_n associatedClock {clock_eth_xran_ul}
	set_instantiation_interface_parameter_value reset_eth_xran_ul_n synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset_eth_xran_ul_n rst_eth_xran_n_ul reset_n 1 STD_LOGIC Input
	add_instantiation_interface xran_demapper_source avalon_streaming INPUT
	set_instantiation_interface_parameter_value xran_demapper_source associatedClock {clock_eth_xran_dl}
	set_instantiation_interface_parameter_value xran_demapper_source associatedReset {reset_eth_xran_dl_n}
	set_instantiation_interface_parameter_value xran_demapper_source beatsPerCycle {1}
	set_instantiation_interface_parameter_value xran_demapper_source dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value xran_demapper_source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value xran_demapper_source errorDescriptor {}
	set_instantiation_interface_parameter_value xran_demapper_source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value xran_demapper_source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value xran_demapper_source maxChannel {0}
	set_instantiation_interface_parameter_value xran_demapper_source packetDescription {}
	set_instantiation_interface_parameter_value xran_demapper_source prSafe {false}
	set_instantiation_interface_parameter_value xran_demapper_source readyAllowance {0}
	set_instantiation_interface_parameter_value xran_demapper_source readyLatency {0}
	set_instantiation_interface_parameter_value xran_demapper_source symbolsPerBeat {1}
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_data data 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_endofpacket endofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_startofpacket startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_ready ready 1 STD_LOGIC Output
	add_instantiation_interface_port xran_demapper_source xran_demapper_source_channel channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface ifft_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value ifft_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value ifft_source_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value ifft_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value ifft_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value ifft_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value ifft_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value ifft_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value ifft_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value ifft_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value ifft_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value ifft_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value ifft_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value ifft_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value ifft_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port ifft_source_l1 ifft_source_valid1 valid 1 STD_LOGIC Output
	add_instantiation_interface_port ifft_source_l1 ifft_source_data1 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ifft_source_l1 ifft_source_channel1 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface ifft_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value ifft_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value ifft_source_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value ifft_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value ifft_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value ifft_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value ifft_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value ifft_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value ifft_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value ifft_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value ifft_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value ifft_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value ifft_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value ifft_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value ifft_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port ifft_source_l2 ifft_source_valid2 valid 1 STD_LOGIC Output
	add_instantiation_interface_port ifft_source_l2 ifft_source_data2 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port ifft_source_l2 ifft_source_channel2 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface scheduler_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value scheduler_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value scheduler_source_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value scheduler_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value scheduler_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value scheduler_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value scheduler_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value scheduler_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value scheduler_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value scheduler_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value scheduler_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value scheduler_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value scheduler_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value scheduler_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value scheduler_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port scheduler_source_l1 scheduler_source_valid_1 valid 1 STD_LOGIC Output
	add_instantiation_interface_port scheduler_source_l1 scheduler_source_data_1 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port scheduler_source_l1 scheduler_source_channel_1 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface scheduler_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value scheduler_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value scheduler_source_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value scheduler_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value scheduler_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value scheduler_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value scheduler_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value scheduler_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value scheduler_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value scheduler_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value scheduler_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value scheduler_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value scheduler_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value scheduler_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value scheduler_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port scheduler_source_l2 scheduler_source_valid_2 valid 1 STD_LOGIC Output
	add_instantiation_interface_port scheduler_source_l2 scheduler_source_data_2 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port scheduler_source_l2 scheduler_source_channel_2 channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface fft_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value fft_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value fft_source_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value fft_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value fft_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value fft_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value fft_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value fft_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value fft_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value fft_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value fft_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value fft_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value fft_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value fft_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value fft_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port fft_source_l1 fft_l1_source_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port fft_source_l1 fft_l1_source_data data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port fft_source_l1 fft_l1_source_channel channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface fft_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value fft_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value fft_source_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value fft_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value fft_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value fft_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value fft_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value fft_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value fft_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value fft_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value fft_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value fft_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value fft_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value fft_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value fft_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port fft_source_l2 fft_l2_source_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port fft_source_l2 fft_l2_source_data data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port fft_source_l2 fft_l2_source_channel channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface coupling_pusch_inj_sink_l1 avalon_streaming INPUT
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 packetDescription {}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 prSafe {false}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l1 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_pusch_inj_sink_l1 coupling_pusch_sink_valid_l1 valid 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_pusch_inj_sink_l1 coupling_pusch_sink_data_l1 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_pusch_inj_sink_l1 coupling_pusch_sink_channel_l1 channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_pusch_inj_sink_l1 coupling_pusch_sink_startofpacket_l1 startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_pusch_inj_sink_l1 coupling_pusch_sink_endofpacket_l1 endofpacket 1 STD_LOGIC Input
	add_instantiation_interface coupling_pusch_inj_sink_l2 avalon_streaming INPUT
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 packetDescription {}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 prSafe {false}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_pusch_inj_sink_l2 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_pusch_inj_sink_l2 coupling_pusch_sink_valid_l2 valid 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_pusch_inj_sink_l2 coupling_pusch_sink_data_l2 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_pusch_inj_sink_l2 coupling_pusch_sink_channel_l2 channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_pusch_inj_sink_l2 coupling_pusch_sink_startofpacket_l2 startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_pusch_inj_sink_l2 coupling_pusch_sink_endofpacket_l2 endofpacket 1 STD_LOGIC Input
	add_instantiation_interface coupling_prach_inj_sink_l1 avalon_streaming INPUT
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 packetDescription {}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 prSafe {false}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l1 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_prach_inj_sink_l1 coupling_prach_sink_valid_l1 valid 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_prach_inj_sink_l1 coupling_prach_sink_data_l1 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_prach_inj_sink_l1 coupling_prach_sink_channel_l1 channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_prach_inj_sink_l1 coupling_prach_sink_startofpacket_l1 startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_prach_inj_sink_l1 coupling_prach_sink_endofpacket_l1 endofpacket 1 STD_LOGIC Input
	add_instantiation_interface coupling_prach_inj_sink_l2 avalon_streaming INPUT
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 packetDescription {}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 prSafe {false}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_prach_inj_sink_l2 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_prach_inj_sink_l2 coupling_prach_sink_valid_l2 valid 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_prach_inj_sink_l2 coupling_prach_sink_data_l2 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_prach_inj_sink_l2 coupling_prach_sink_channel_l2 channel 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port coupling_prach_inj_sink_l2 coupling_prach_sink_startofpacket_l2 startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port coupling_prach_inj_sink_l2 coupling_prach_sink_endofpacket_l2 endofpacket 1 STD_LOGIC Input
	add_instantiation_interface coupling_pusch_avst_sink_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 packetDescription {}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 prSafe {false}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l1 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_valid_l1 valid 1 STD_LOGIC Output
	add_instantiation_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_data_l1 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_channel_l1 channel 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_sop_l1 startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port coupling_pusch_avst_sink_l1 coupling_pusch_avst_sink_eop_l1 endofpacket 1 STD_LOGIC Output
	add_instantiation_interface coupling_pusch_avst_sink_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 packetDescription {}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 prSafe {false}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_pusch_avst_sink_l2 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_valid_l2 valid 1 STD_LOGIC Output
	add_instantiation_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_data_l2 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_channel_l2 channel 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_sop_l2 startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port coupling_pusch_avst_sink_l2 coupling_pusch_avst_sink_eop_l2 endofpacket 1 STD_LOGIC Output
	add_instantiation_interface coupling_prach_avst_sink_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 packetDescription {}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 prSafe {false}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l1 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_valid_l1 valid 1 STD_LOGIC Output
	add_instantiation_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_data_l1 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_channel_l1 channel 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_sop_l1 startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port coupling_prach_avst_sink_l1 coupling_prach_avst_sink_eop_l1 endofpacket 1 STD_LOGIC Output
	add_instantiation_interface coupling_prach_avst_sink_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 maxChannel {0}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 packetDescription {}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 prSafe {false}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 readyLatency {0}
	set_instantiation_interface_parameter_value coupling_prach_avst_sink_l2 symbolsPerBeat {1}
	add_instantiation_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_valid_l2 valid 1 STD_LOGIC Output
	add_instantiation_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_data_l2 data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_channel_l2 channel 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_sop_l2 startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port coupling_prach_avst_sink_l2 coupling_prach_avst_sink_eop_l2 endofpacket 1 STD_LOGIC Output
	add_instantiation_interface xran_demapper_cplane_source avalon_streaming INPUT
	set_instantiation_interface_parameter_value xran_demapper_cplane_source associatedClock {clock_eth_xran_dl}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source associatedReset {reset_eth_xran_dl_n}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source beatsPerCycle {1}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source errorDescriptor {}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source maxChannel {0}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source packetDescription {}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source prSafe {false}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source readyAllowance {0}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source readyLatency {0}
	set_instantiation_interface_parameter_value xran_demapper_cplane_source symbolsPerBeat {1}
	add_instantiation_interface_port xran_demapper_cplane_source xran_demapper_cplane_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port xran_demapper_cplane_source xran_demapper_cplane_startofpacket startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port xran_demapper_cplane_source xran_demapper_cplane_endofpacket endofpacket 1 STD_LOGIC Input
	add_instantiation_interface pb_avst_sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value pb_avst_sink associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value pb_avst_sink associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value pb_avst_sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value pb_avst_sink dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value pb_avst_sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value pb_avst_sink errorDescriptor {}
	set_instantiation_interface_parameter_value pb_avst_sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value pb_avst_sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value pb_avst_sink maxChannel {0}
	set_instantiation_interface_parameter_value pb_avst_sink packetDescription {}
	set_instantiation_interface_parameter_value pb_avst_sink prSafe {false}
	set_instantiation_interface_parameter_value pb_avst_sink readyAllowance {0}
	set_instantiation_interface_parameter_value pb_avst_sink readyLatency {0}
	set_instantiation_interface_parameter_value pb_avst_sink symbolsPerBeat {1}
	add_instantiation_interface_port pb_avst_sink pb_avst_sink_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port pb_avst_sink pb_avst_sink_data data 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port pb_avst_sink pb_avst_sink_ready ready 1 STD_LOGIC Output
	add_instantiation_interface bw_confg_cc1 conduit INPUT
	set_instantiation_interface_parameter_value bw_confg_cc1 associatedClock {}
	set_instantiation_interface_parameter_value bw_confg_cc1 associatedReset {}
	set_instantiation_interface_parameter_value bw_confg_cc1 prSafe {false}
	add_instantiation_interface_port bw_confg_cc1 bw_config_cc1 bw_config_cc1 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface bw_confg_cc2 conduit INPUT
	set_instantiation_interface_parameter_value bw_confg_cc2 associatedClock {}
	set_instantiation_interface_parameter_value bw_confg_cc2 associatedReset {}
	set_instantiation_interface_parameter_value bw_confg_cc2 prSafe {false}
	add_instantiation_interface_port bw_confg_cc2 bw_config_cc2 bw_config_cc2 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface loopback_enable conduit INPUT
	set_instantiation_interface_parameter_value loopback_enable associatedClock {}
	set_instantiation_interface_parameter_value loopback_enable associatedReset {}
	set_instantiation_interface_parameter_value loopback_enable prSafe {false}
	add_instantiation_interface_port loopback_enable loopback_enable loopback_enable 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface ul_input_hfn_pulse conduit INPUT
	set_instantiation_interface_parameter_value ul_input_hfn_pulse associatedClock {}
	set_instantiation_interface_parameter_value ul_input_hfn_pulse associatedReset {}
	set_instantiation_interface_parameter_value ul_input_hfn_pulse prSafe {false}
	add_instantiation_interface_port ul_input_hfn_pulse ul_input_hfn_pulse ul_input_hfn_pulse 1 STD_LOGIC Input
	add_instantiation_interface radio_config_status conduit INPUT
	set_instantiation_interface_parameter_value radio_config_status associatedClock {}
	set_instantiation_interface_parameter_value radio_config_status associatedReset {}
	set_instantiation_interface_parameter_value radio_config_status prSafe {false}
	add_instantiation_interface_port radio_config_status radio_config_status radio_config_status 68 STD_LOGIC_VECTOR Input
	add_instantiation_interface short_long_prach_select conduit INPUT
	set_instantiation_interface_parameter_value short_long_prach_select associatedClock {}
	set_instantiation_interface_parameter_value short_long_prach_select associatedReset {}
	set_instantiation_interface_parameter_value short_long_prach_select prSafe {false}
	add_instantiation_interface_port short_long_prach_select short_long_prach_select short_long_prach_sel 1 STD_LOGIC Output
	add_instantiation_interface output_sop_count conduit INPUT
	set_instantiation_interface_parameter_value output_sop_count associatedClock {}
	set_instantiation_interface_parameter_value output_sop_count associatedReset {}
	set_instantiation_interface_parameter_value output_sop_count prSafe {false}
	add_instantiation_interface_port output_sop_count output_sop_count output_sop_count 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface output_valid_count conduit INPUT
	set_instantiation_interface_parameter_value output_valid_count associatedClock {}
	set_instantiation_interface_parameter_value output_valid_count associatedReset {}
	set_instantiation_interface_parameter_value output_valid_count prSafe {false}
	add_instantiation_interface_port output_valid_count output_valid_count output_valid_count 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface rx_rtc_id conduit INPUT
	set_instantiation_interface_parameter_value rx_rtc_id associatedClock {}
	set_instantiation_interface_parameter_value rx_rtc_id associatedReset {}
	set_instantiation_interface_parameter_value rx_rtc_id prSafe {false}
	add_instantiation_interface_port rx_rtc_id rx_rtc_id rx_rtc_id 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface rx_u_axc_id conduit INPUT
	set_instantiation_interface_parameter_value rx_u_axc_id associatedClock {}
	set_instantiation_interface_parameter_value rx_u_axc_id associatedReset {}
	set_instantiation_interface_parameter_value rx_u_axc_id prSafe {false}
	add_instantiation_interface_port rx_u_axc_id rx_u_axc_id rx_u_axc_id 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface rx_rtc_id_dl conduit INPUT
	set_instantiation_interface_parameter_value rx_rtc_id_dl associatedClock {}
	set_instantiation_interface_parameter_value rx_rtc_id_dl associatedReset {}
	set_instantiation_interface_parameter_value rx_rtc_id_dl prSafe {false}
	add_instantiation_interface_port rx_rtc_id_dl rx_rtc_id_dl rx_rtc_id_dl 16 STD_LOGIC_VECTOR Input
	add_instantiation_interface dl_input_hfn_pulse conduit INPUT
	set_instantiation_interface_parameter_value dl_input_hfn_pulse associatedClock {}
	set_instantiation_interface_parameter_value dl_input_hfn_pulse associatedReset {}
	set_instantiation_interface_parameter_value dl_input_hfn_pulse prSafe {false}
	add_instantiation_interface_port dl_input_hfn_pulse dl_input_hfn_pulse dl_input_hfn_pulse 1 STD_LOGIC Input
	add_instantiation_interface lphy_ss_ul_sink_l1 avalon_streaming INPUT
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 maxChannel {0}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 packetDescription {}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 prSafe {false}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 readyLatency {0}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l1 symbolsPerBeat {1}
	add_instantiation_interface_port lphy_ss_ul_sink_l1 lphy_ss_ul_sink_valid1 valid 1 STD_LOGIC Input
	add_instantiation_interface_port lphy_ss_ul_sink_l1 lphy_ss_ul_sink_data1 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port lphy_ss_ul_sink_l1 lphy_ss_ul_sink_channel1 channel 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface lphy_ss_ul_sink_l2 avalon_streaming INPUT
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 maxChannel {0}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 packetDescription {}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 prSafe {false}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 readyLatency {0}
	set_instantiation_interface_parameter_value lphy_ss_ul_sink_l2 symbolsPerBeat {1}
	add_instantiation_interface_port lphy_ss_ul_sink_l2 lphy_ss_ul_sink_valid2 valid 1 STD_LOGIC Input
	add_instantiation_interface_port lphy_ss_ul_sink_l2 lphy_ss_ul_sink_data2 data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port lphy_ss_ul_sink_l2 lphy_ss_ul_sink_channel2 channel 8 STD_LOGIC_VECTOR Input
	add_instantiation_interface capt_ifft_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_ifft_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value capt_ifft_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port capt_ifft_source_l1 cap_ifft1_out_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_ifft_source_l1 cap_ifft1_out_data data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_ifft_source_l1 cap_ifft1_out_channel channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_ifft_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_ifft_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value capt_ifft_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port capt_ifft_source_l2 cap_ifft2_out_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_ifft_source_l2 cap_ifft2_out_data data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_ifft_source_l2 cap_ifft2_out_channel channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_prach_out_source_l1 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 maxChannel {0}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 packetDescription {}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 prSafe {false}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 readyLatency {0}
	set_instantiation_interface_parameter_value capt_prach_out_source_l1 symbolsPerBeat {1}
	add_instantiation_interface_port capt_prach_out_source_l1 cap_prach_out_l1_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_prach_out_source_l1 cap_prach_out_l1_data data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_prach_out_source_l1 cap_prach_out_l1_channel channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface capt_prach_out_source_l2 avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 associatedClock {clock_dsp}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 associatedReset {reset_dsp_n}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 beatsPerCycle {1}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 emptyWithinPacket {false}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 errorDescriptor {}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 maxChannel {0}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 packetDescription {}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 prSafe {false}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 readyAllowance {0}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 readyLatency {0}
	set_instantiation_interface_parameter_value capt_prach_out_source_l2 symbolsPerBeat {1}
	add_instantiation_interface_port capt_prach_out_source_l2 cap_prach_out_l2_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port capt_prach_out_source_l2 cap_prach_out_l2_data data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port capt_prach_out_source_l2 cap_prach_out_l2_channel channel 8 STD_LOGIC_VECTOR Output
	add_instantiation_interface rst_soft_n conduit INPUT
	set_instantiation_interface_parameter_value rst_soft_n associatedClock {}
	set_instantiation_interface_parameter_value rst_soft_n associatedReset {}
	set_instantiation_interface_parameter_value rst_soft_n prSafe {false}
	add_instantiation_interface_port rst_soft_n rst_soft_n rst_soft_n 1 STD_LOGIC Input
	add_instantiation_interface prach_ant_mux_fifo_full conduit INPUT
	set_instantiation_interface_parameter_value prach_ant_mux_fifo_full associatedClock {}
	set_instantiation_interface_parameter_value prach_ant_mux_fifo_full associatedReset {}
	set_instantiation_interface_parameter_value prach_ant_mux_fifo_full prSafe {false}
	add_instantiation_interface_port prach_ant_mux_fifo_full prach_ant_mux_fifo_full data 1 STD_LOGIC Output
	add_instantiation_interface inj_pusch_timing_ref conduit INPUT
	set_instantiation_interface_parameter_value inj_pusch_timing_ref associatedClock {}
	set_instantiation_interface_parameter_value inj_pusch_timing_ref associatedReset {}
	set_instantiation_interface_parameter_value inj_pusch_timing_ref prSafe {false}
	add_instantiation_interface_port inj_pusch_timing_ref inj_pusch_timing_ref data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface inj_prach_timing_ref conduit INPUT
	set_instantiation_interface_parameter_value inj_prach_timing_ref associatedClock {}
	set_instantiation_interface_parameter_value inj_prach_timing_ref associatedReset {}
	set_instantiation_interface_parameter_value inj_prach_timing_ref prSafe {false}
	add_instantiation_interface_port inj_prach_timing_ref inj_prach_timing_ref data 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface coupling_pusch_timing_ref conduit INPUT
	set_instantiation_interface_parameter_value coupling_pusch_timing_ref associatedClock {}
	set_instantiation_interface_parameter_value coupling_pusch_timing_ref associatedReset {}
	set_instantiation_interface_parameter_value coupling_pusch_timing_ref prSafe {false}
	add_instantiation_interface_port coupling_pusch_timing_ref coupling_pusch_timing_ref data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface coupling_prach_timing_ref conduit INPUT
	set_instantiation_interface_parameter_value coupling_prach_timing_ref associatedClock {}
	set_instantiation_interface_parameter_value coupling_prach_timing_ref associatedReset {}
	set_instantiation_interface_parameter_value coupling_prach_timing_ref prSafe {false}
	add_instantiation_interface_port coupling_prach_timing_ref coupling_prach_timing_ref data 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface dspba_cnfg_param_concat conduit INPUT
	set_instantiation_interface_parameter_value dspba_cnfg_param_concat associatedClock {}
	set_instantiation_interface_parameter_value dspba_cnfg_param_concat associatedReset {}
	set_instantiation_interface_parameter_value dspba_cnfg_param_concat prSafe {false}
	add_instantiation_interface_port dspba_cnfg_param_concat dspba_cnfg_param_concat data 322 STD_LOGIC_VECTOR Input
	add_instantiation_interface lphy_ss_conduit_ports_concat conduit INPUT
	set_instantiation_interface_parameter_value lphy_ss_conduit_ports_concat associatedClock {}
	set_instantiation_interface_parameter_value lphy_ss_conduit_ports_concat associatedReset {}
	set_instantiation_interface_parameter_value lphy_ss_conduit_ports_concat prSafe {false}
	add_instantiation_interface_port lphy_ss_conduit_ports_concat lphy_ss_conduit_ports_concat data 110 STD_LOGIC_VECTOR Input
	add_instantiation_interface oran_rx_cplane_concat conduit INPUT
	set_instantiation_interface_parameter_value oran_rx_cplane_concat associatedClock {}
	set_instantiation_interface_parameter_value oran_rx_cplane_concat associatedReset {}
	set_instantiation_interface_parameter_value oran_rx_cplane_concat prSafe {false}
	add_instantiation_interface_port oran_rx_cplane_concat oran_rx_cplane_concat data 190 STD_LOGIC_VECTOR Input
	add_instantiation_interface oran_rx_uplane_concat conduit INPUT
	set_instantiation_interface_parameter_value oran_rx_uplane_concat associatedClock {}
	set_instantiation_interface_parameter_value oran_rx_uplane_concat associatedReset {}
	set_instantiation_interface_parameter_value oran_rx_uplane_concat prSafe {false}
	add_instantiation_interface_port oran_rx_uplane_concat oran_rx_uplane_concat data 68 STD_LOGIC_VECTOR Input
	save_instantiation
	add_component reset_csr ip/lphy_ss_top/lphy_ss_reset_csr.ip altera_reset_bridge lphy_ss_reset_csr 19.2.0
	load_component reset_csr
	set_component_parameter_value ACTIVE_LOW_RESET {0}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset reset 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset reset 1 STD_LOGIC Output
	save_instantiation
	add_component reset_dsp ip/lphy_ss_top/lphy_ss_reset_dsp.ip altera_reset_bridge lphy_ss_reset_dsp 19.2.0
	load_component reset_dsp
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_dsp
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component reset_xran_dl ip/lphy_ss_top/lphy_ss_reset_xran_dl.ip altera_reset_bridge lphy_ss_reset_xran_dl 19.2.0
	load_component reset_xran_dl
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_xran_dl
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component reset_xran_ul ip/lphy_ss_top/lphy_ss_reset_xran_ul.ip altera_reset_bridge lphy_ss_reset_xran_ul 19.2.0
	load_component reset_xran_ul
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {deassert}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation reset_xran_ul
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection clk_csr.out_clk/h2f_lw_bridge.clk
	set_connection_parameter_value clk_csr.out_clk/h2f_lw_bridge.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clk_csr.out_clk/h2f_lw_bridge.clk clockRateSysInfo {}
	set_connection_parameter_value clk_csr.out_clk/h2f_lw_bridge.clk clockResetSysInfo {}
	set_connection_parameter_value clk_csr.out_clk/h2f_lw_bridge.clk resetDomainSysInfo {-1}
	add_connection clk_csr.out_clk/lphy_ss_top.clock_csr
	set_connection_parameter_value clk_csr.out_clk/lphy_ss_top.clock_csr clockDomainSysInfo {-1}
	set_connection_parameter_value clk_csr.out_clk/lphy_ss_top.clock_csr clockRateSysInfo {}
	set_connection_parameter_value clk_csr.out_clk/lphy_ss_top.clock_csr clockResetSysInfo {}
	set_connection_parameter_value clk_csr.out_clk/lphy_ss_top.clock_csr resetDomainSysInfo {-1}
	add_connection clk_csr.out_clk/reset_csr.clk
	set_connection_parameter_value clk_csr.out_clk/reset_csr.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clk_csr.out_clk/reset_csr.clk clockRateSysInfo {}
	set_connection_parameter_value clk_csr.out_clk/reset_csr.clk clockResetSysInfo {}
	set_connection_parameter_value clk_csr.out_clk/reset_csr.clk resetDomainSysInfo {-1}
	add_connection clk_dsp.out_clk/lphy_ss_top.clock_dsp
	set_connection_parameter_value clk_dsp.out_clk/lphy_ss_top.clock_dsp clockDomainSysInfo {-1}
	set_connection_parameter_value clk_dsp.out_clk/lphy_ss_top.clock_dsp clockRateSysInfo {50000000.0}
	set_connection_parameter_value clk_dsp.out_clk/lphy_ss_top.clock_dsp clockResetSysInfo {}
	set_connection_parameter_value clk_dsp.out_clk/lphy_ss_top.clock_dsp resetDomainSysInfo {-1}
	add_connection clk_dsp.out_clk/reset_dsp.clk
	set_connection_parameter_value clk_dsp.out_clk/reset_dsp.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clk_dsp.out_clk/reset_dsp.clk clockRateSysInfo {50000000.0}
	set_connection_parameter_value clk_dsp.out_clk/reset_dsp.clk clockResetSysInfo {}
	set_connection_parameter_value clk_dsp.out_clk/reset_dsp.clk resetDomainSysInfo {-1}
	add_connection clk_xran_dl.out_clk/lphy_ss_top.clock_eth_xran_dl
	set_connection_parameter_value clk_xran_dl.out_clk/lphy_ss_top.clock_eth_xran_dl clockDomainSysInfo {-1}
	set_connection_parameter_value clk_xran_dl.out_clk/lphy_ss_top.clock_eth_xran_dl clockRateSysInfo {}
	set_connection_parameter_value clk_xran_dl.out_clk/lphy_ss_top.clock_eth_xran_dl clockResetSysInfo {}
	set_connection_parameter_value clk_xran_dl.out_clk/lphy_ss_top.clock_eth_xran_dl resetDomainSysInfo {-1}
	add_connection clk_xran_dl.out_clk/reset_xran_dl.clk
	set_connection_parameter_value clk_xran_dl.out_clk/reset_xran_dl.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clk_xran_dl.out_clk/reset_xran_dl.clk clockRateSysInfo {}
	set_connection_parameter_value clk_xran_dl.out_clk/reset_xran_dl.clk clockResetSysInfo {}
	set_connection_parameter_value clk_xran_dl.out_clk/reset_xran_dl.clk resetDomainSysInfo {-1}
	add_connection clk_xran_ul.out_clk/lphy_ss_top.clock_eth_xran_ul
	set_connection_parameter_value clk_xran_ul.out_clk/lphy_ss_top.clock_eth_xran_ul clockDomainSysInfo {-1}
	set_connection_parameter_value clk_xran_ul.out_clk/lphy_ss_top.clock_eth_xran_ul clockRateSysInfo {}
	set_connection_parameter_value clk_xran_ul.out_clk/lphy_ss_top.clock_eth_xran_ul clockResetSysInfo {}
	set_connection_parameter_value clk_xran_ul.out_clk/lphy_ss_top.clock_eth_xran_ul resetDomainSysInfo {-1}
	add_connection clk_xran_ul.out_clk/reset_xran_ul.clk
	set_connection_parameter_value clk_xran_ul.out_clk/reset_xran_ul.clk clockDomainSysInfo {-1}
	set_connection_parameter_value clk_xran_ul.out_clk/reset_xran_ul.clk clockRateSysInfo {}
	set_connection_parameter_value clk_xran_ul.out_clk/reset_xran_ul.clk clockResetSysInfo {}
	set_connection_parameter_value clk_xran_ul.out_clk/reset_xran_ul.clk resetDomainSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.fft1_busin
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin baseAddress {0x2000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft1_busin slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.fft2_busin
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin baseAddress {0x8000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.fft2_busin slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin baseAddress {0x4000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft1_busin slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin baseAddress {0x7000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ifft2_busin slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 baseAddress {0xa000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l1 slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 baseAddress {0x9000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.long_prach_lw_bridge_l2 slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr baseAddress {0x5000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_ddr_csr slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge baseAddress {0x3000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.pb_lw_bridge slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 baseAddress {0x1000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l1 slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 baseAddress {0x0000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.short_prach_lw_bridge_l2 slaveDataWidthSysInfo {-1}
	add_connection h2f_lw_bridge.m0/lphy_ss_top.ul_csr
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr addressMapSysInfo {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr addressWidthSysInfo {16}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr arbitrationPriority {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr baseAddress {0x6000}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr defaultConnection {0}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr domainAlias {}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value h2f_lw_bridge.m0/lphy_ss_top.ul_csr slaveDataWidthSysInfo {-1}
	add_connection reset_csr.out_reset/h2f_lw_bridge.reset
	set_connection_parameter_value reset_csr.out_reset/h2f_lw_bridge.reset clockDomainSysInfo {-1}
	set_connection_parameter_value reset_csr.out_reset/h2f_lw_bridge.reset clockResetSysInfo {}
	set_connection_parameter_value reset_csr.out_reset/h2f_lw_bridge.reset resetDomainSysInfo {-1}
	add_connection reset_csr.out_reset/lphy_ss_top.reset_csr_n
	set_connection_parameter_value reset_csr.out_reset/lphy_ss_top.reset_csr_n clockDomainSysInfo {-1}
	set_connection_parameter_value reset_csr.out_reset/lphy_ss_top.reset_csr_n clockResetSysInfo {}
	set_connection_parameter_value reset_csr.out_reset/lphy_ss_top.reset_csr_n resetDomainSysInfo {-1}
	add_connection reset_dsp.out_reset/lphy_ss_top.reset_dsp_n
	set_connection_parameter_value reset_dsp.out_reset/lphy_ss_top.reset_dsp_n clockDomainSysInfo {-1}
	set_connection_parameter_value reset_dsp.out_reset/lphy_ss_top.reset_dsp_n clockResetSysInfo {}
	set_connection_parameter_value reset_dsp.out_reset/lphy_ss_top.reset_dsp_n resetDomainSysInfo {-1}
	add_connection reset_xran_dl.out_reset/lphy_ss_top.reset_eth_xran_dl_n
	set_connection_parameter_value reset_xran_dl.out_reset/lphy_ss_top.reset_eth_xran_dl_n clockDomainSysInfo {-1}
	set_connection_parameter_value reset_xran_dl.out_reset/lphy_ss_top.reset_eth_xran_dl_n clockResetSysInfo {}
	set_connection_parameter_value reset_xran_dl.out_reset/lphy_ss_top.reset_eth_xran_dl_n resetDomainSysInfo {-1}
	add_connection reset_xran_ul.out_reset/lphy_ss_top.reset_eth_xran_ul_n
	set_connection_parameter_value reset_xran_ul.out_reset/lphy_ss_top.reset_eth_xran_ul_n clockDomainSysInfo {-1}
	set_connection_parameter_value reset_xran_ul.out_reset/lphy_ss_top.reset_eth_xran_ul_n clockResetSysInfo {}
	set_connection_parameter_value reset_xran_ul.out_reset/lphy_ss_top.reset_eth_xran_ul_n resetDomainSysInfo {-1}

	# add the exports
	set_interface_property clk_csr EXPORT_OF clk_csr.in_clk
	set_interface_property clk_dsp EXPORT_OF clk_dsp.in_clk
	set_interface_property clk_xran_dl EXPORT_OF clk_xran_dl.in_clk
	set_interface_property clk_xran_ul EXPORT_OF clk_xran_ul.in_clk
	set_interface_property h2f_lw_bridge_s0 EXPORT_OF h2f_lw_bridge.s0
	set_interface_property pb_mm_bridge EXPORT_OF lphy_ss_top.pb_mm_bridge
	set_interface_property xran_demapper_source EXPORT_OF lphy_ss_top.xran_demapper_source
	set_interface_property ifft_source_l1 EXPORT_OF lphy_ss_top.ifft_source_l1
	set_interface_property ifft_source_l2 EXPORT_OF lphy_ss_top.ifft_source_l2
	set_interface_property scheduler_source_l1 EXPORT_OF lphy_ss_top.scheduler_source_l1
	set_interface_property scheduler_source_l2 EXPORT_OF lphy_ss_top.scheduler_source_l2
	set_interface_property fft_source_l1 EXPORT_OF lphy_ss_top.fft_source_l1
	set_interface_property fft_source_l2 EXPORT_OF lphy_ss_top.fft_source_l2
	set_interface_property coupling_pusch_inj_sink_l1 EXPORT_OF lphy_ss_top.coupling_pusch_inj_sink_l1
	set_interface_property coupling_pusch_inj_sink_l2 EXPORT_OF lphy_ss_top.coupling_pusch_inj_sink_l2
	set_interface_property coupling_prach_inj_sink_l1 EXPORT_OF lphy_ss_top.coupling_prach_inj_sink_l1
	set_interface_property coupling_prach_inj_sink_l2 EXPORT_OF lphy_ss_top.coupling_prach_inj_sink_l2
	set_interface_property coupling_pusch_avst_sink_l1 EXPORT_OF lphy_ss_top.coupling_pusch_avst_sink_l1
	set_interface_property coupling_pusch_avst_sink_l2 EXPORT_OF lphy_ss_top.coupling_pusch_avst_sink_l2
	set_interface_property coupling_prach_avst_sink_l1 EXPORT_OF lphy_ss_top.coupling_prach_avst_sink_l1
	set_interface_property coupling_prach_avst_sink_l2 EXPORT_OF lphy_ss_top.coupling_prach_avst_sink_l2
	set_interface_property xran_demapper_cplane_source EXPORT_OF lphy_ss_top.xran_demapper_cplane_source
	set_interface_property pb_avst_sink EXPORT_OF lphy_ss_top.pb_avst_sink
	set_interface_property bw_confg_cc1 EXPORT_OF lphy_ss_top.bw_confg_cc1
	set_interface_property bw_confg_cc2 EXPORT_OF lphy_ss_top.bw_confg_cc2
	set_interface_property loopback_enable EXPORT_OF lphy_ss_top.loopback_enable
	set_interface_property ul_input_hfn_pulse EXPORT_OF lphy_ss_top.ul_input_hfn_pulse
	set_interface_property radio_config_status EXPORT_OF lphy_ss_top.radio_config_status
	set_interface_property short_long_prach_select EXPORT_OF lphy_ss_top.short_long_prach_select
	set_interface_property output_sop_count EXPORT_OF lphy_ss_top.output_sop_count
	set_interface_property output_valid_count EXPORT_OF lphy_ss_top.output_valid_count
	set_interface_property rx_rtc_id EXPORT_OF lphy_ss_top.rx_rtc_id
	set_interface_property rx_u_axc_id EXPORT_OF lphy_ss_top.rx_u_axc_id
	set_interface_property rx_rtc_id_dl EXPORT_OF lphy_ss_top.rx_rtc_id_dl
	set_interface_property dl_input_hfn_pulse EXPORT_OF lphy_ss_top.dl_input_hfn_pulse
	set_interface_property lphy_ss_ul_sink_l1 EXPORT_OF lphy_ss_top.lphy_ss_ul_sink_l1
	set_interface_property lphy_ss_ul_sink_l2 EXPORT_OF lphy_ss_top.lphy_ss_ul_sink_l2
	set_interface_property capt_ifft_source_l1 EXPORT_OF lphy_ss_top.capt_ifft_source_l1
	set_interface_property capt_ifft_source_l2 EXPORT_OF lphy_ss_top.capt_ifft_source_l2
	set_interface_property capt_prach_out_source_l1 EXPORT_OF lphy_ss_top.capt_prach_out_source_l1
	set_interface_property capt_prach_out_source_l2 EXPORT_OF lphy_ss_top.capt_prach_out_source_l2
	set_interface_property rst_soft_n EXPORT_OF lphy_ss_top.rst_soft_n
	set_interface_property prach_ant_mux_fifo_full EXPORT_OF lphy_ss_top.prach_ant_mux_fifo_full
	set_interface_property inj_pusch_timing_ref EXPORT_OF lphy_ss_top.inj_pusch_timing_ref
	set_interface_property inj_prach_timing_ref EXPORT_OF lphy_ss_top.inj_prach_timing_ref
	set_interface_property coupling_pusch_timing_ref EXPORT_OF lphy_ss_top.coupling_pusch_timing_ref
	set_interface_property coupling_prach_timing_ref EXPORT_OF lphy_ss_top.coupling_prach_timing_ref
	set_interface_property dspba_cnfg_param_concat EXPORT_OF lphy_ss_top.dspba_cnfg_param_concat
	set_interface_property lphy_ss_conduit_ports_concat EXPORT_OF lphy_ss_top.lphy_ss_conduit_ports_concat
	set_interface_property oran_rx_cplane_concat EXPORT_OF lphy_ss_top.oran_rx_cplane_concat
	set_interface_property oran_rx_uplane_concat EXPORT_OF lphy_ss_top.oran_rx_uplane_concat
	set_interface_property reset_csr EXPORT_OF reset_csr.in_reset
	set_interface_property reset_dsp_in EXPORT_OF reset_dsp.in_reset
	set_interface_property reset_xran_dl EXPORT_OF reset_xran_dl.in_reset
	set_interface_property reset_xran_ul EXPORT_OF reset_xran_ul.in_reset

	# set values for exposed HDL parameters
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.syncResets TRUE
	set_domain_assignment h2f_lw_bridge.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="clk_csr">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="clk_dsp">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="clk_xran_dl">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="clk_xran_ul">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="h2f_lw_bridge">
  <datum __value="_sortIndex" value="9" type="int" />
 </element>
 <element __value="lphy_ss_top">
  <datum __value="_sortIndex" value="8" type="int" />
 </element>
 <element __value="lphy_ss_top.fft1_busin">
  <datum __value="baseAddress" value="8192" type="String" />
 </element>
 <element __value="lphy_ss_top.fft2_busin">
  <datum __value="baseAddress" value="32768" type="String" />
 </element>
 <element __value="lphy_ss_top.ifft1_busin">
  <datum __value="baseAddress" value="16384" type="String" />
 </element>
 <element __value="lphy_ss_top.ifft2_busin">
  <datum __value="baseAddress" value="28672" type="String" />
 </element>
 <element __value="lphy_ss_top.long_prach_lw_bridge_l1">
  <datum __value="baseAddress" value="40960" type="String" />
 </element>
 <element __value="lphy_ss_top.long_prach_lw_bridge_l2">
  <datum __value="baseAddress" value="36864" type="String" />
 </element>
 <element __value="lphy_ss_top.pb_ddr_csr">
  <datum __value="baseAddress" value="20480" type="String" />
 </element>
 <element __value="lphy_ss_top.pb_lw_bridge">
  <datum __value="baseAddress" value="12288" type="String" />
 </element>
 <element __value="lphy_ss_top.short_prach_lw_bridge_l1">
  <datum __value="baseAddress" value="4096" type="String" />
 </element>
 <element __value="lphy_ss_top.short_prach_lw_bridge_l2">
  <datum __value="baseAddress" value="0" type="String" />
 </element>
 <element __value="lphy_ss_top.ul_csr">
  <datum __value="baseAddress" value="24576" type="String" />
 </element>
 <element __value="reset_csr">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="reset_dsp">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="reset_xran_dl">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
 <element __value="reset_xran_ul">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {lphy_ss_top.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {lphy_ss_top}

	# save the system
	sync_sysinfo_parameters
	save_system lphy_ss_top
}

# create the system "subsys_ftile_25gbe_rx_dma"
proc do_create_subsys_ftile_25gbe_rx_dma {} {
	# create the system
	create_system subsys_ftile_25gbe_rx_dma
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters

	# add the components
	add_component ftile_clk_reset ip/subsys_ftile_25gbe_rx_dma/ftile_clk_reset.ip altera_reset_bridge ftile_clk_reset 19.2.0
	load_component ftile_clk_reset
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation ftile_clk_reset
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_clock ip/subsys_ftile_25gbe_rx_dma/rx_dma_clock.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component rx_dma_clock
	set_component_parameter_value EXPLICIT_CLOCK_RATE {201416016.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_clock
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {201416016}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {201416016}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_csr ip/subsys_ftile_25gbe_rx_dma/rx_dma_csr.ip altera_avalon_mm_bridge altera_avalon_mm_bridge_inst 20.0.1
	load_component rx_dma_csr
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {32}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {1}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {64}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 6 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_dispatcher ip/subsys_ftile_25gbe_rx_dma/rx_dma_dispatcher.ip modular_sgdma_dispatcher modular_sgdma_dispatcher_inst 19.2.0
	load_component rx_dma_dispatcher
	set_component_parameter_value BURST_ENABLE {0}
	set_component_parameter_value BURST_WRAPPING_SUPPORT {0}
	set_component_parameter_value CHANNEL_ENABLE {0}
	set_component_parameter_value CHANNEL_WIDTH {8}
	set_component_parameter_value CSR_ADDRESS_WIDTH {3}
	set_component_parameter_value DATA_FIFO_DEPTH {32}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value DESCRIPTOR_FIFO_DEPTH {256}
	set_component_parameter_value ENHANCED_FEATURES {1}
	set_component_parameter_value ERROR_ENABLE {0}
	set_component_parameter_value ERROR_WIDTH {8}
	set_component_parameter_value GUI_RESPONSE_PORT {0}
	set_component_parameter_value MAX_BURST_COUNT {2}
	set_component_parameter_value MAX_BYTE {1024}
	set_component_parameter_value MAX_STRIDE {1}
	set_component_parameter_value MODE {2}
	set_component_parameter_value PACKET_ENABLE {0}
	set_component_parameter_value PREFETCHER_USE_CASE {1}
	set_component_parameter_value PROGRAMMABLE_BURST_ENABLE {0}
	set_component_parameter_value STRIDE_ENABLE {0}
	set_component_parameter_value STRIDE_ENABLE_DERIVED {0}
	set_component_parameter_value TRANSFER_TYPE {Aligned Accesses}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_dispatcher
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BURST_ENABLE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.BURST_WRAPPING_SUPPORT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_FIFO_DEPTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH {256}
	set_instantiation_assignment_value embeddedsw.CMacro.ENHANCED_FEATURES {1}
	set_instantiation_assignment_value embeddedsw.CMacro.MAX_BURST_COUNT {2}
	set_instantiation_assignment_value embeddedsw.CMacro.MAX_BYTE {1024}
	set_instantiation_assignment_value embeddedsw.CMacro.MAX_STRIDE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.RESPONSE_FIFO_DEPTH {512}
	set_instantiation_assignment_value embeddedsw.CMacro.RESPONSE_PORT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.STRIDE_ENABLE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.TRANSFER_TYPE {Aligned Accesses}
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface clock_reset reset INPUT
	set_instantiation_interface_parameter_value clock_reset associatedClock {clock}
	set_instantiation_interface_parameter_value clock_reset synchronousEdges {BOTH}
	add_instantiation_interface_port clock_reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface CSR avalon INPUT
	set_instantiation_interface_parameter_value CSR addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value CSR addressGroup {0}
	set_instantiation_interface_parameter_value CSR addressSpan {32}
	set_instantiation_interface_parameter_value CSR addressUnits {WORDS}
	set_instantiation_interface_parameter_value CSR alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value CSR associatedClock {clock}
	set_instantiation_interface_parameter_value CSR associatedReset {clock_reset}
	set_instantiation_interface_parameter_value CSR bitsPerSymbol {8}
	set_instantiation_interface_parameter_value CSR bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value CSR bridgesToMaster {}
	set_instantiation_interface_parameter_value CSR burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value CSR burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value CSR constantBurstBehavior {false}
	set_instantiation_interface_parameter_value CSR dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value CSR dfhFeatureId {35}
	set_instantiation_interface_parameter_value CSR dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value CSR dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value CSR dfhGroupId {0}
	set_instantiation_interface_parameter_value CSR dfhParameterData {}
	set_instantiation_interface_parameter_value CSR dfhParameterDataLength {}
	set_instantiation_interface_parameter_value CSR dfhParameterId {}
	set_instantiation_interface_parameter_value CSR dfhParameterName {}
	set_instantiation_interface_parameter_value CSR dfhParameterVersion {}
	set_instantiation_interface_parameter_value CSR explicitAddressSpan {0}
	set_instantiation_interface_parameter_value CSR holdTime {0}
	set_instantiation_interface_parameter_value CSR interleaveBursts {false}
	set_instantiation_interface_parameter_value CSR isBigEndian {false}
	set_instantiation_interface_parameter_value CSR isFlash {false}
	set_instantiation_interface_parameter_value CSR isMemoryDevice {false}
	set_instantiation_interface_parameter_value CSR isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value CSR linewrapBursts {false}
	set_instantiation_interface_parameter_value CSR maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value CSR maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value CSR minimumReadLatency {1}
	set_instantiation_interface_parameter_value CSR minimumResponseLatency {1}
	set_instantiation_interface_parameter_value CSR minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value CSR prSafe {false}
	set_instantiation_interface_parameter_value CSR printableDevice {false}
	set_instantiation_interface_parameter_value CSR readLatency {1}
	set_instantiation_interface_parameter_value CSR readWaitStates {1}
	set_instantiation_interface_parameter_value CSR readWaitTime {1}
	set_instantiation_interface_parameter_value CSR registerIncomingSignals {false}
	set_instantiation_interface_parameter_value CSR registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value CSR setupTime {0}
	set_instantiation_interface_parameter_value CSR timingUnits {Cycles}
	set_instantiation_interface_parameter_value CSR transparentBridge {false}
	set_instantiation_interface_parameter_value CSR waitrequestAllowance {0}
	set_instantiation_interface_parameter_value CSR wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value CSR writeLatency {0}
	set_instantiation_interface_parameter_value CSR writeWaitStates {0}
	set_instantiation_interface_parameter_value CSR writeWaitTime {0}
	set_instantiation_interface_assignment_value CSR embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value CSR embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value CSR embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value CSR embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value CSR address_map {<address-map><slave name='CSR' start='0x0' end='0x20' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value CSR address_width {5}
	set_instantiation_interface_sysinfo_parameter_value CSR max_slave_data_width {32}
	add_instantiation_interface_port CSR csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port CSR csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port CSR csr_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port CSR csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port CSR csr_read read 1 STD_LOGIC Input
	add_instantiation_interface_port CSR csr_address address 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface Response_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Response_Source associatedClock {clock}
	set_instantiation_interface_parameter_value Response_Source associatedReset {clock_reset}
	set_instantiation_interface_parameter_value Response_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Response_Source dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Response_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Response_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Response_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Response_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Response_Source maxChannel {0}
	set_instantiation_interface_parameter_value Response_Source packetDescription {}
	set_instantiation_interface_parameter_value Response_Source prSafe {false}
	set_instantiation_interface_parameter_value Response_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Response_Source readyLatency {0}
	set_instantiation_interface_parameter_value Response_Source symbolsPerBeat {1}
	add_instantiation_interface_port Response_Source src_response_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Response_Source src_response_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Response_Source src_response_ready ready 1 STD_LOGIC Input
	add_instantiation_interface Descriptor_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Descriptor_Sink associatedClock {clock}
	set_instantiation_interface_parameter_value Descriptor_Sink associatedReset {clock_reset}
	set_instantiation_interface_parameter_value Descriptor_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Descriptor_Sink dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Descriptor_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Descriptor_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Descriptor_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Descriptor_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Descriptor_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Descriptor_Sink packetDescription {}
	set_instantiation_interface_parameter_value Descriptor_Sink prSafe {false}
	set_instantiation_interface_parameter_value Descriptor_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Descriptor_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Descriptor_Sink symbolsPerBeat {1}
	add_instantiation_interface_port Descriptor_Sink snk_descriptor_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Descriptor_Sink snk_descriptor_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Descriptor_Sink snk_descriptor_ready ready 1 STD_LOGIC Output
	add_instantiation_interface Write_Command_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Write_Command_Source associatedClock {clock}
	set_instantiation_interface_parameter_value Write_Command_Source associatedReset {clock_reset}
	set_instantiation_interface_parameter_value Write_Command_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Write_Command_Source dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Write_Command_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Write_Command_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Write_Command_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Write_Command_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Write_Command_Source maxChannel {0}
	set_instantiation_interface_parameter_value Write_Command_Source packetDescription {}
	set_instantiation_interface_parameter_value Write_Command_Source prSafe {false}
	set_instantiation_interface_parameter_value Write_Command_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Write_Command_Source readyLatency {0}
	set_instantiation_interface_parameter_value Write_Command_Source symbolsPerBeat {1}
	add_instantiation_interface_port Write_Command_Source src_write_master_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Write_Command_Source src_write_master_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Write_Command_Source src_write_master_ready ready 1 STD_LOGIC Input
	add_instantiation_interface Write_Response_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Write_Response_Sink associatedClock {clock}
	set_instantiation_interface_parameter_value Write_Response_Sink associatedReset {clock_reset}
	set_instantiation_interface_parameter_value Write_Response_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Write_Response_Sink dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Write_Response_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Write_Response_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Write_Response_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Write_Response_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Write_Response_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Write_Response_Sink packetDescription {}
	set_instantiation_interface_parameter_value Write_Response_Sink prSafe {false}
	set_instantiation_interface_parameter_value Write_Response_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Write_Response_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Write_Response_Sink symbolsPerBeat {1}
	add_instantiation_interface_port Write_Response_Sink snk_write_master_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Write_Response_Sink snk_write_master_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Write_Response_Sink snk_write_master_ready ready 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_fifo_0 ip/subsys_ftile_25gbe_rx_dma/rx_dma_fifo_0.ip rx_dma_fifo rx_dma_fifo_0 1.0
	load_component rx_dma_fifo_0
	set_component_parameter_value AVST_DATA_WIDTH {64}
	set_component_parameter_value AVST_EMPTY_WIDTH {3}
	set_component_parameter_value AVST_ERROR_WIDTH {6}
	set_component_parameter_value DEVICE {s10}
	set_component_parameter_value MEMORY_CAPACITY_WORDS {16384}
	set_component_parameter_value TO_CNTR_WIDTH {20}
	set_component_parameter_value TS_RESP_WIDTH {256}
	set_component_parameter_value TS_WIDTH {96}
	set_component_parameter_value USE_RX_READY {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_fifo_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_st_clk clock INPUT
	set_instantiation_interface_parameter_value in_st_clk clockRate {0}
	set_instantiation_interface_parameter_value in_st_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_st_clk ptfSchematicName {}
	add_instantiation_interface_port in_st_clk in_st_clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_st_rst reset INPUT
	set_instantiation_interface_parameter_value in_st_rst associatedClock {in_st_clk}
	set_instantiation_interface_parameter_value in_st_rst synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_st_rst in_st_rst reset 1 STD_LOGIC Input
	add_instantiation_interface out_st_clk clock INPUT
	set_instantiation_interface_parameter_value out_st_clk clockRate {0}
	set_instantiation_interface_parameter_value out_st_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_st_clk ptfSchematicName {}
	add_instantiation_interface_port out_st_clk out_st_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_st_rst reset INPUT
	set_instantiation_interface_parameter_value out_st_rst associatedClock {out_st_clk}
	set_instantiation_interface_parameter_value out_st_rst synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_st_rst out_st_rst reset 1 STD_LOGIC Input
	add_instantiation_interface csr_clk clock INPUT
	set_instantiation_interface_parameter_value csr_clk clockRate {0}
	set_instantiation_interface_parameter_value csr_clk externallyDriven {false}
	set_instantiation_interface_parameter_value csr_clk ptfSchematicName {}
	add_instantiation_interface_port csr_clk csr_clk clk 1 STD_LOGIC Input
	add_instantiation_interface csr_rst reset INPUT
	set_instantiation_interface_parameter_value csr_rst associatedClock {in_st_clk}
	set_instantiation_interface_parameter_value csr_rst synchronousEdges {DEASSERT}
	add_instantiation_interface_port csr_rst csr_rst reset 1 STD_LOGIC Input
	add_instantiation_interface in_avst avalon_streaming INPUT
	set_instantiation_interface_parameter_value in_avst associatedClock {in_st_clk}
	set_instantiation_interface_parameter_value in_avst associatedReset {in_st_rst}
	set_instantiation_interface_parameter_value in_avst beatsPerCycle {1}
	set_instantiation_interface_parameter_value in_avst dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value in_avst emptyWithinPacket {false}
	set_instantiation_interface_parameter_value in_avst errorDescriptor {}
	set_instantiation_interface_parameter_value in_avst firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value in_avst highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value in_avst maxChannel {0}
	set_instantiation_interface_parameter_value in_avst packetDescription {}
	set_instantiation_interface_parameter_value in_avst prSafe {false}
	set_instantiation_interface_parameter_value in_avst readyAllowance {0}
	set_instantiation_interface_parameter_value in_avst readyLatency {0}
	set_instantiation_interface_parameter_value in_avst symbolsPerBeat {1}
	add_instantiation_interface_port in_avst in_st_sop startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port in_avst in_st_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port in_avst in_st_eop endofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port in_avst in_st_data data 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port in_avst in_st_empty empty 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port in_avst in_st_error error 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface in_ts conduit INPUT
	set_instantiation_interface_parameter_value in_ts associatedClock {}
	set_instantiation_interface_parameter_value in_ts associatedReset {}
	set_instantiation_interface_parameter_value in_ts prSafe {false}
	add_instantiation_interface_port in_ts in_ts_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port in_ts in_ts_data data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface out_avst avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value out_avst associatedClock {out_st_clk}
	set_instantiation_interface_parameter_value out_avst associatedReset {out_st_rst}
	set_instantiation_interface_parameter_value out_avst beatsPerCycle {1}
	set_instantiation_interface_parameter_value out_avst dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value out_avst emptyWithinPacket {false}
	set_instantiation_interface_parameter_value out_avst errorDescriptor {}
	set_instantiation_interface_parameter_value out_avst firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value out_avst highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value out_avst maxChannel {0}
	set_instantiation_interface_parameter_value out_avst packetDescription {}
	set_instantiation_interface_parameter_value out_avst prSafe {false}
	set_instantiation_interface_parameter_value out_avst readyAllowance {0}
	set_instantiation_interface_parameter_value out_avst readyLatency {0}
	set_instantiation_interface_parameter_value out_avst symbolsPerBeat {1}
	add_instantiation_interface_port out_avst out_st_ready ready 1 STD_LOGIC Input
	add_instantiation_interface_port out_avst out_st_sop startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port out_avst out_st_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port out_avst out_st_eop endofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port out_avst out_st_data data 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port out_avst out_st_empty empty 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port out_avst out_st_error error 6 STD_LOGIC_VECTOR Output
	add_instantiation_interface in_ts_resp avalon_streaming INPUT
	set_instantiation_interface_parameter_value in_ts_resp associatedClock {out_st_clk}
	set_instantiation_interface_parameter_value in_ts_resp associatedReset {out_st_rst}
	set_instantiation_interface_parameter_value in_ts_resp beatsPerCycle {1}
	set_instantiation_interface_parameter_value in_ts_resp dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value in_ts_resp emptyWithinPacket {false}
	set_instantiation_interface_parameter_value in_ts_resp errorDescriptor {}
	set_instantiation_interface_parameter_value in_ts_resp firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value in_ts_resp highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value in_ts_resp maxChannel {0}
	set_instantiation_interface_parameter_value in_ts_resp packetDescription {}
	set_instantiation_interface_parameter_value in_ts_resp prSafe {false}
	set_instantiation_interface_parameter_value in_ts_resp readyAllowance {0}
	set_instantiation_interface_parameter_value in_ts_resp readyLatency {0}
	set_instantiation_interface_parameter_value in_ts_resp symbolsPerBeat {1}
	add_instantiation_interface_port in_ts_resp in_ts_resp_ready ready 1 STD_LOGIC Output
	add_instantiation_interface_port in_ts_resp in_ts_resp_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port in_ts_resp in_ts_resp_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface out_ts_resp avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value out_ts_resp associatedClock {out_st_clk}
	set_instantiation_interface_parameter_value out_ts_resp associatedReset {out_st_rst}
	set_instantiation_interface_parameter_value out_ts_resp beatsPerCycle {1}
	set_instantiation_interface_parameter_value out_ts_resp dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value out_ts_resp emptyWithinPacket {false}
	set_instantiation_interface_parameter_value out_ts_resp errorDescriptor {}
	set_instantiation_interface_parameter_value out_ts_resp firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value out_ts_resp highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value out_ts_resp maxChannel {0}
	set_instantiation_interface_parameter_value out_ts_resp packetDescription {}
	set_instantiation_interface_parameter_value out_ts_resp prSafe {false}
	set_instantiation_interface_parameter_value out_ts_resp readyAllowance {0}
	set_instantiation_interface_parameter_value out_ts_resp readyLatency {0}
	set_instantiation_interface_parameter_value out_ts_resp symbolsPerBeat {1}
	add_instantiation_interface_port out_ts_resp out_ts_resp_ready ready 1 STD_LOGIC Input
	add_instantiation_interface_port out_ts_resp out_ts_resp_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port out_ts_resp out_ts_resp_data data 256 STD_LOGIC_VECTOR Output
	save_instantiation
	add_component rx_dma_ftile_clock ip/subsys_ftile_25gbe_rx_dma/rx_dma_ftile_clock.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component rx_dma_ftile_clock
	set_component_parameter_value EXPLICIT_CLOCK_RATE {402832031.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_ftile_clock
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {402832031}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {402832031}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_prefetcher ip/subsys_ftile_25gbe_rx_dma/rx_dma_prefetcher.ip altera_msgdma_prefetcher altera_msgdma_prefetcher_inst 19.3.1
	load_component rx_dma_prefetcher
	set_component_parameter_value DATA_WIDTH {128}
	set_component_parameter_value ENABLE_READ_BURST {1}
	set_component_parameter_value ENHANCED_FEATURES {1}
	set_component_parameter_value FIX_ADDRESS_WIDTH {34}
	set_component_parameter_value GUI_DESCRIPTOR_FIFO_DEPTH {128}
	set_component_parameter_value GUI_MAX_READ_BURST_COUNT {4}
	set_component_parameter_value GUI_TIMESTAMP_WRITEBACK {1}
	set_component_parameter_value USE_FIX_ADDRESS_WIDTH {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_prefetcher
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface Clock clock INPUT
	set_instantiation_interface_parameter_value Clock clockRate {0}
	set_instantiation_interface_parameter_value Clock externallyDriven {false}
	set_instantiation_interface_parameter_value Clock ptfSchematicName {}
	add_instantiation_interface_port Clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface Clock_reset reset INPUT
	set_instantiation_interface_parameter_value Clock_reset associatedClock {Clock}
	set_instantiation_interface_parameter_value Clock_reset synchronousEdges {BOTH}
	add_instantiation_interface_port Clock_reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface Descriptor_Read_Master avalon OUTPUT
	set_instantiation_interface_parameter_value Descriptor_Read_Master adaptsTo {}
	set_instantiation_interface_parameter_value Descriptor_Read_Master addressGroup {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value Descriptor_Read_Master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master associatedClock {Clock}
	set_instantiation_interface_parameter_value Descriptor_Read_Master associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Descriptor_Read_Master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value Descriptor_Read_Master burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value Descriptor_Read_Master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master dBSBigEndian {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master doStreamReads {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master doStreamWrites {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master holdTime {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master interleaveBursts {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master isAsynchronous {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master isBigEndian {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master isReadable {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master isWriteable {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master linewrapBursts {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master maxAddressWidth {32}
	set_instantiation_interface_parameter_value Descriptor_Read_Master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master minimumReadLatency {1}
	set_instantiation_interface_parameter_value Descriptor_Read_Master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value Descriptor_Read_Master prSafe {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master readLatency {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master readWaitTime {1}
	set_instantiation_interface_parameter_value Descriptor_Read_Master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master setupTime {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master timingUnits {Cycles}
	set_instantiation_interface_parameter_value Descriptor_Read_Master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master writeWaitTime {0}
	add_instantiation_interface_port Descriptor_Read_Master mm_read_address address 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Read_Master mm_read_read read 1 STD_LOGIC Output
	add_instantiation_interface_port Descriptor_Read_Master mm_read_readdata readdata 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Descriptor_Read_Master mm_read_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port Descriptor_Read_Master mm_read_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port Descriptor_Read_Master mm_read_burstcount burstcount 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface Descriptor_Write_Master avalon OUTPUT
	set_instantiation_interface_parameter_value Descriptor_Write_Master adaptsTo {}
	set_instantiation_interface_parameter_value Descriptor_Write_Master addressGroup {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value Descriptor_Write_Master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master associatedClock {Clock}
	set_instantiation_interface_parameter_value Descriptor_Write_Master associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Descriptor_Write_Master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value Descriptor_Write_Master burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value Descriptor_Write_Master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master dBSBigEndian {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master doStreamReads {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master doStreamWrites {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master holdTime {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master interleaveBursts {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master isAsynchronous {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master isBigEndian {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master isReadable {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master isWriteable {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master linewrapBursts {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master maxAddressWidth {32}
	set_instantiation_interface_parameter_value Descriptor_Write_Master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master maximumPendingWriteTransactions {3}
	set_instantiation_interface_parameter_value Descriptor_Write_Master minimumReadLatency {1}
	set_instantiation_interface_parameter_value Descriptor_Write_Master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value Descriptor_Write_Master prSafe {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master readLatency {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master readWaitTime {1}
	set_instantiation_interface_parameter_value Descriptor_Write_Master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master setupTime {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master timingUnits {Cycles}
	set_instantiation_interface_parameter_value Descriptor_Write_Master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master writeWaitTime {0}
	add_instantiation_interface_port Descriptor_Write_Master mm_write_address address 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Write_Master mm_write_write write 1 STD_LOGIC Output
	add_instantiation_interface_port Descriptor_Write_Master mm_write_byteenable byteenable 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Write_Master mm_write_writedata writedata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Write_Master mm_write_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port Descriptor_Write_Master mm_write_response response 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Descriptor_Write_Master mm_write_writeresponsevalid writeresponsevalid 1 STD_LOGIC Input
	add_instantiation_interface Descriptor_Write_Dispatcher_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source associatedClock {Clock}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source maxChannel {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source packetDescription {}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source prSafe {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source readyLatency {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source symbolsPerBeat {1}
	add_instantiation_interface_port Descriptor_Write_Dispatcher_Source st_src_descr_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Write_Dispatcher_Source st_src_descr_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Descriptor_Write_Dispatcher_Source st_src_descr_ready ready 1 STD_LOGIC Input
	add_instantiation_interface Response_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Response_Sink associatedClock {Clock}
	set_instantiation_interface_parameter_value Response_Sink associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Response_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Response_Sink dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Response_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Response_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Response_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Response_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Response_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Response_Sink packetDescription {}
	set_instantiation_interface_parameter_value Response_Sink prSafe {false}
	set_instantiation_interface_parameter_value Response_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Response_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Response_Sink symbolsPerBeat {1}
	add_instantiation_interface_port Response_Sink st_snk_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Response_Sink st_snk_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Response_Sink st_snk_ready ready 1 STD_LOGIC Output
	add_instantiation_interface Csr avalon INPUT
	set_instantiation_interface_parameter_value Csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value Csr addressGroup {0}
	set_instantiation_interface_parameter_value Csr addressSpan {32}
	set_instantiation_interface_parameter_value Csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value Csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value Csr associatedClock {Clock}
	set_instantiation_interface_parameter_value Csr associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value Csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value Csr bridgesToMaster {}
	set_instantiation_interface_parameter_value Csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value Csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value Csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value Csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value Csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value Csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value Csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value Csr dfhGroupId {0}
	set_instantiation_interface_parameter_value Csr dfhParameterData {}
	set_instantiation_interface_parameter_value Csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value Csr dfhParameterId {}
	set_instantiation_interface_parameter_value Csr dfhParameterName {}
	set_instantiation_interface_parameter_value Csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value Csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value Csr holdTime {0}
	set_instantiation_interface_parameter_value Csr interleaveBursts {false}
	set_instantiation_interface_parameter_value Csr isBigEndian {false}
	set_instantiation_interface_parameter_value Csr isFlash {false}
	set_instantiation_interface_parameter_value Csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value Csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value Csr linewrapBursts {false}
	set_instantiation_interface_parameter_value Csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value Csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value Csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value Csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value Csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value Csr prSafe {false}
	set_instantiation_interface_parameter_value Csr printableDevice {false}
	set_instantiation_interface_parameter_value Csr readLatency {1}
	set_instantiation_interface_parameter_value Csr readWaitStates {0}
	set_instantiation_interface_parameter_value Csr readWaitTime {0}
	set_instantiation_interface_parameter_value Csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value Csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value Csr setupTime {0}
	set_instantiation_interface_parameter_value Csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value Csr transparentBridge {false}
	set_instantiation_interface_parameter_value Csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value Csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value Csr writeLatency {0}
	set_instantiation_interface_parameter_value Csr writeWaitStates {0}
	set_instantiation_interface_parameter_value Csr writeWaitTime {0}
	set_instantiation_interface_assignment_value Csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value Csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value Csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value Csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value Csr address_map {<address-map><slave name='Csr' start='0x0' end='0x20' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value Csr address_width {5}
	set_instantiation_interface_sysinfo_parameter_value Csr max_slave_data_width {32}
	add_instantiation_interface_port Csr mm_csr_address address 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Csr mm_csr_read read 1 STD_LOGIC Input
	add_instantiation_interface_port Csr mm_csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port Csr mm_csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Csr mm_csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface Csr_Irq interrupt INPUT
	set_instantiation_interface_parameter_value Csr_Irq associatedAddressablePoint {rx_dma_prefetcher.Csr}
	set_instantiation_interface_parameter_value Csr_Irq associatedClock {Clock}
	set_instantiation_interface_parameter_value Csr_Irq associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Csr_Irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value Csr_Irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value Csr_Irq irqScheme {NONE}
	add_instantiation_interface_port Csr_Irq csr_irq irq 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_reset ip/subsys_ftile_25gbe_rx_dma/rx_dma_reset.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component rx_dma_reset
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_reset
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation
	add_component rx_dma_write_master ip/subsys_ftile_25gbe_rx_dma/rx_dma_write_master.ip dma_write_master dma_write_master_inst 19.2.0
	load_component rx_dma_write_master
	set_component_parameter_value BURST_ENABLE {1}
	set_component_parameter_value DATA_WIDTH {128}
	set_component_parameter_value ERROR_ENABLE {1}
	set_component_parameter_value ERROR_WIDTH {6}
	set_component_parameter_value FIFO_DEPTH {256}
	set_component_parameter_value FIFO_SPEED_OPTIMIZATION {1}
	set_component_parameter_value FIX_ADDRESS_WIDTH {34}
	set_component_parameter_value GUI_BURST_WRAPPING_SUPPORT {1}
	set_component_parameter_value GUI_MAX_BURST_COUNT {16}
	set_component_parameter_value GUI_NO_BYTEENABLES {0}
	set_component_parameter_value GUI_PROGRAMMABLE_BURST_ENABLE {0}
	set_component_parameter_value GUI_STRIDE_WIDTH {1}
	set_component_parameter_value LENGTH_WIDTH {14}
	set_component_parameter_value PACKET_ENABLE {1}
	set_component_parameter_value STRIDE_ENABLE {0}
	set_component_parameter_value TRANSFER_TYPE {Unaligned Accesses}
	set_component_parameter_value USE_FIX_ADDRESS_WIDTH {1}
	set_component_parameter_value WRITE_RESPONSE_ENABLE {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation rx_dma_write_master
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface Clock clock INPUT
	set_instantiation_interface_parameter_value Clock clockRate {0}
	set_instantiation_interface_parameter_value Clock externallyDriven {false}
	set_instantiation_interface_parameter_value Clock ptfSchematicName {}
	add_instantiation_interface_port Clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface Clock_reset reset INPUT
	set_instantiation_interface_parameter_value Clock_reset associatedClock {Clock}
	set_instantiation_interface_parameter_value Clock_reset synchronousEdges {BOTH}
	add_instantiation_interface_port Clock_reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface Data_Write_Master avalon OUTPUT
	set_instantiation_interface_parameter_value Data_Write_Master adaptsTo {}
	set_instantiation_interface_parameter_value Data_Write_Master addressGroup {0}
	set_instantiation_interface_parameter_value Data_Write_Master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value Data_Write_Master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value Data_Write_Master associatedClock {Clock}
	set_instantiation_interface_parameter_value Data_Write_Master associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Data_Write_Master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value Data_Write_Master burstOnBurstBoundariesOnly {true}
	set_instantiation_interface_parameter_value Data_Write_Master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value Data_Write_Master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value Data_Write_Master dBSBigEndian {false}
	set_instantiation_interface_parameter_value Data_Write_Master doStreamReads {false}
	set_instantiation_interface_parameter_value Data_Write_Master doStreamWrites {false}
	set_instantiation_interface_parameter_value Data_Write_Master holdTime {0}
	set_instantiation_interface_parameter_value Data_Write_Master interleaveBursts {false}
	set_instantiation_interface_parameter_value Data_Write_Master isAsynchronous {false}
	set_instantiation_interface_parameter_value Data_Write_Master isBigEndian {false}
	set_instantiation_interface_parameter_value Data_Write_Master isReadable {false}
	set_instantiation_interface_parameter_value Data_Write_Master isWriteable {false}
	set_instantiation_interface_parameter_value Data_Write_Master linewrapBursts {false}
	set_instantiation_interface_parameter_value Data_Write_Master maxAddressWidth {32}
	set_instantiation_interface_parameter_value Data_Write_Master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value Data_Write_Master maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value Data_Write_Master minimumReadLatency {1}
	set_instantiation_interface_parameter_value Data_Write_Master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value Data_Write_Master prSafe {false}
	set_instantiation_interface_parameter_value Data_Write_Master readLatency {0}
	set_instantiation_interface_parameter_value Data_Write_Master readWaitTime {1}
	set_instantiation_interface_parameter_value Data_Write_Master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value Data_Write_Master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value Data_Write_Master setupTime {0}
	set_instantiation_interface_parameter_value Data_Write_Master timingUnits {Cycles}
	set_instantiation_interface_parameter_value Data_Write_Master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value Data_Write_Master writeWaitTime {0}
	add_instantiation_interface_port Data_Write_Master master_address address 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Data_Write_Master master_write write 1 STD_LOGIC Output
	add_instantiation_interface_port Data_Write_Master master_byteenable byteenable 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Data_Write_Master master_writedata writedata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Data_Write_Master master_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port Data_Write_Master master_burstcount burstcount 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Data_Write_Master master_response response 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Data_Write_Master master_writeresponsevalid writeresponsevalid 1 STD_LOGIC Input
	add_instantiation_interface Data_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Data_Sink associatedClock {Clock}
	set_instantiation_interface_parameter_value Data_Sink associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Data_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Data_Sink dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value Data_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Data_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Data_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Data_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Data_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Data_Sink packetDescription {}
	set_instantiation_interface_parameter_value Data_Sink prSafe {false}
	set_instantiation_interface_parameter_value Data_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Data_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Data_Sink symbolsPerBeat {16}
	add_instantiation_interface_port Data_Sink snk_data data 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Data_Sink snk_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Data_Sink snk_ready ready 1 STD_LOGIC Output
	add_instantiation_interface_port Data_Sink snk_sop startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port Data_Sink snk_eop endofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port Data_Sink snk_empty empty 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Data_Sink snk_error error 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface Command_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Command_Sink associatedClock {Clock}
	set_instantiation_interface_parameter_value Command_Sink associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Command_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Command_Sink dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Command_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Command_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Command_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Command_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Command_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Command_Sink packetDescription {}
	set_instantiation_interface_parameter_value Command_Sink prSafe {false}
	set_instantiation_interface_parameter_value Command_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Command_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Command_Sink symbolsPerBeat {1}
	add_instantiation_interface_port Command_Sink snk_command_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Command_Sink snk_command_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Command_Sink snk_command_ready ready 1 STD_LOGIC Output
	add_instantiation_interface Response_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Response_Source associatedClock {Clock}
	set_instantiation_interface_parameter_value Response_Source associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Response_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Response_Source dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Response_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Response_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Response_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Response_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Response_Source maxChannel {0}
	set_instantiation_interface_parameter_value Response_Source packetDescription {}
	set_instantiation_interface_parameter_value Response_Source prSafe {false}
	set_instantiation_interface_parameter_value Response_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Response_Source readyLatency {0}
	set_instantiation_interface_parameter_value Response_Source symbolsPerBeat {1}
	add_instantiation_interface_port Response_Source src_response_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Response_Source src_response_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Response_Source src_response_ready ready 1 STD_LOGIC Input
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection ftile_clk_reset.out_reset/rx_dma_fifo_0.in_st_rst
	set_connection_parameter_value ftile_clk_reset.out_reset/rx_dma_fifo_0.in_st_rst clockDomainSysInfo {-1}
	set_connection_parameter_value ftile_clk_reset.out_reset/rx_dma_fifo_0.in_st_rst clockResetSysInfo {}
	set_connection_parameter_value ftile_clk_reset.out_reset/rx_dma_fifo_0.in_st_rst resetDomainSysInfo {-1}
	add_connection rx_dma_clock.out_clk/rx_dma_csr.clk
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_csr.clk clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_csr.clk clockRateSysInfo {201416016.0}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_csr.clk clockResetSysInfo {}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_csr.clk resetDomainSysInfo {-1}
	add_connection rx_dma_clock.out_clk/rx_dma_dispatcher.clock
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_dispatcher.clock clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_dispatcher.clock clockRateSysInfo {201416016.0}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_dispatcher.clock clockResetSysInfo {}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_dispatcher.clock resetDomainSysInfo {-1}
	add_connection rx_dma_clock.out_clk/rx_dma_fifo_0.csr_clk
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_fifo_0.csr_clk clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_fifo_0.csr_clk clockRateSysInfo {201416016.0}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_fifo_0.csr_clk clockResetSysInfo {}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_fifo_0.csr_clk resetDomainSysInfo {-1}
	add_connection rx_dma_clock.out_clk/rx_dma_fifo_0.out_st_clk
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_fifo_0.out_st_clk clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_fifo_0.out_st_clk clockRateSysInfo {201416016.0}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_fifo_0.out_st_clk clockResetSysInfo {}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_fifo_0.out_st_clk resetDomainSysInfo {-1}
	add_connection rx_dma_clock.out_clk/rx_dma_prefetcher.Clock
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_prefetcher.Clock clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_prefetcher.Clock clockRateSysInfo {201416016.0}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_prefetcher.Clock clockResetSysInfo {}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_prefetcher.Clock resetDomainSysInfo {-1}
	add_connection rx_dma_clock.out_clk/rx_dma_reset.clk
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_reset.clk clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_reset.clk clockRateSysInfo {201416016.0}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_reset.clk clockResetSysInfo {}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_reset.clk resetDomainSysInfo {-1}
	add_connection rx_dma_clock.out_clk/rx_dma_write_master.Clock
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_write_master.Clock clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_write_master.Clock clockRateSysInfo {201416016.0}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_write_master.Clock clockResetSysInfo {}
	set_connection_parameter_value rx_dma_clock.out_clk/rx_dma_write_master.Clock resetDomainSysInfo {-1}
	add_connection rx_dma_csr.m0/rx_dma_dispatcher.CSR
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR addressMapSysInfo {}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR addressWidthSysInfo {6}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR arbitrationPriority {1}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR baseAddress {0x0020}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR defaultConnection {0}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR domainAlias {}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.syncResets {TRUE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_dispatcher.CSR slaveDataWidthSysInfo {-1}
	add_connection rx_dma_csr.m0/rx_dma_prefetcher.Csr
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr addressMapSysInfo {}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr addressWidthSysInfo {6}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr arbitrationPriority {1}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr baseAddress {0x0000}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr defaultConnection {0}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr domainAlias {}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_csr.m0/rx_dma_prefetcher.Csr slaveDataWidthSysInfo {-1}
	add_connection rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.syncResets {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Response_Source/rx_dma_fifo_0.in_ts_resp qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value rx_dma_dispatcher.Write_Command_Source/rx_dma_write_master.Command_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_avst/rx_dma_write_master.Data_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value rx_dma_fifo_0.out_ts_resp/rx_dma_prefetcher.Response_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection rx_dma_ftile_clock.out_clk/ftile_clk_reset.clk
	set_connection_parameter_value rx_dma_ftile_clock.out_clk/ftile_clk_reset.clk clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_ftile_clock.out_clk/ftile_clk_reset.clk clockRateSysInfo {402832031.0}
	set_connection_parameter_value rx_dma_ftile_clock.out_clk/ftile_clk_reset.clk clockResetSysInfo {}
	set_connection_parameter_value rx_dma_ftile_clock.out_clk/ftile_clk_reset.clk resetDomainSysInfo {-1}
	add_connection rx_dma_ftile_clock.out_clk/rx_dma_fifo_0.in_st_clk
	set_connection_parameter_value rx_dma_ftile_clock.out_clk/rx_dma_fifo_0.in_st_clk clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_ftile_clock.out_clk/rx_dma_fifo_0.in_st_clk clockRateSysInfo {402832031.0}
	set_connection_parameter_value rx_dma_ftile_clock.out_clk/rx_dma_fifo_0.in_st_clk clockResetSysInfo {}
	set_connection_parameter_value rx_dma_ftile_clock.out_clk/rx_dma_fifo_0.in_st_clk resetDomainSysInfo {-1}
	add_connection rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value rx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/rx_dma_dispatcher.Descriptor_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection rx_dma_reset.out_reset/ftile_clk_reset.in_reset
	set_connection_parameter_value rx_dma_reset.out_reset/ftile_clk_reset.in_reset clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_reset.out_reset/ftile_clk_reset.in_reset clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset.out_reset/ftile_clk_reset.in_reset resetDomainSysInfo {-1}
	add_connection rx_dma_reset.out_reset/rx_dma_csr.reset
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_csr.reset clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_csr.reset clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_csr.reset resetDomainSysInfo {-1}
	add_connection rx_dma_reset.out_reset/rx_dma_dispatcher.clock_reset
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_dispatcher.clock_reset clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_dispatcher.clock_reset clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_dispatcher.clock_reset resetDomainSysInfo {-1}
	add_connection rx_dma_reset.out_reset/rx_dma_fifo_0.csr_rst
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_fifo_0.csr_rst clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_fifo_0.csr_rst clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_fifo_0.csr_rst resetDomainSysInfo {-1}
	add_connection rx_dma_reset.out_reset/rx_dma_fifo_0.out_st_rst
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_fifo_0.out_st_rst clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_fifo_0.out_st_rst clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_fifo_0.out_st_rst resetDomainSysInfo {-1}
	add_connection rx_dma_reset.out_reset/rx_dma_prefetcher.Clock_reset
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_prefetcher.Clock_reset clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_prefetcher.Clock_reset clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_prefetcher.Clock_reset resetDomainSysInfo {-1}
	add_connection rx_dma_reset.out_reset/rx_dma_write_master.Clock_reset
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_write_master.Clock_reset clockDomainSysInfo {-1}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_write_master.Clock_reset clockResetSysInfo {}
	set_connection_parameter_value rx_dma_reset.out_reset/rx_dma_write_master.Clock_reset resetDomainSysInfo {-1}
	add_connection rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value rx_dma_write_master.Response_Source/rx_dma_dispatcher.Write_Response_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}

	# add the exports
	set_interface_property dma_clk EXPORT_OF rx_dma_clock.in_clk
	set_interface_property csr EXPORT_OF rx_dma_csr.s0
	set_interface_property pktin EXPORT_OF rx_dma_fifo_0.in_avst
	set_interface_property rx_dma_fifo_0_in_ts EXPORT_OF rx_dma_fifo_0.in_ts
	set_interface_property ftile_clk EXPORT_OF rx_dma_ftile_clock.in_clk
	set_interface_property prefetcher_read_master EXPORT_OF rx_dma_prefetcher.Descriptor_Read_Master
	set_interface_property prefetcher_write_master EXPORT_OF rx_dma_prefetcher.Descriptor_Write_Master
	set_interface_property irq EXPORT_OF rx_dma_prefetcher.Csr_Irq
	set_interface_property reset EXPORT_OF rx_dma_reset.in_reset
	set_interface_property write_master EXPORT_OF rx_dma_write_master.Data_Write_Master

	# set values for exposed HDL parameters
	set_domain_assignment rx_dma_csr.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment rx_dma_csr.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment rx_dma_csr.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment rx_dma_csr.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment rx_dma_csr.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment rx_dma_csr.m0 qsys_mm.syncResets TRUE
	set_domain_assignment rx_dma_csr.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="ftile_clk_reset">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="rx_dma_clock">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="rx_dma_csr">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="rx_dma_dispatcher">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="rx_dma_fifo_0">
  <datum __value="_sortIndex" value="8" type="int" />
 </element>
 <element __value="rx_dma_ftile_clock">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="rx_dma_prefetcher">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="rx_dma_reset">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
 <element __value="rx_dma_write_master">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {subsys_ftile_25gbe_rx_dma.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {subsys_ftile_25gbe_rx_dma}

	# save the system
	sync_sysinfo_parameters
	save_system subsys_ftile_25gbe_rx_dma
}

# create the system "subsys_ftile_25gbe_tx_dma"
proc do_create_subsys_ftile_25gbe_tx_dma {} {
	# create the system
	create_system subsys_ftile_25gbe_tx_dma
	set_project_property BOARD {default}
	set_project_property DEVICE {AGFB027R24C2E3V}
	set_project_property DEVICE_FAMILY {Agilex 7}
	set_project_property HIDE_FROM_IP_CATALOG {false}
	set_use_testbench_naming_pattern 0 {}

	# add HDL parameters
	add_system_hdl_parameter FP_WIDTH INTEGER {8} {}
	set_system_hdl_parameter_property FP_WIDTH EXPORT true

	# add the components
	add_component tx_dma_clock ip/subsys_ftile_25gbe_tx_dma/tx_dma_clock.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component tx_dma_clock
	set_component_parameter_value EXPLICIT_CLOCK_RATE {201416016.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tx_dma_clock
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {201416016}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {201416016}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component tx_dma_csr ip/subsys_ftile_25gbe_tx_dma/tx_dma_csr.ip altera_avalon_mm_bridge altera_avalon_mm_bridge_inst 20.0.1
	load_component tx_dma_csr
	set_component_parameter_value ADDRESS_UNITS {SYMBOLS}
	set_component_parameter_value ADDRESS_WIDTH {32}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value LINEWRAPBURSTS {0}
	set_component_parameter_value MAX_BURST_SIZE {1}
	set_component_parameter_value MAX_PENDING_RESPONSES {1}
	set_component_parameter_value MAX_PENDING_WRITES {0}
	set_component_parameter_value PIPELINE_COMMAND {1}
	set_component_parameter_value PIPELINE_RESPONSE {1}
	set_component_parameter_value SYMBOL_WIDTH {8}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_AUTO_ADDRESS_WIDTH {1}
	set_component_parameter_value USE_RESPONSE {0}
	set_component_parameter_value USE_WRITERESPONSE {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tx_dma_csr
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface reset reset INPUT
	set_instantiation_interface_parameter_value reset associatedClock {clk}
	set_instantiation_interface_parameter_value reset synchronousEdges {DEASSERT}
	add_instantiation_interface_port reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface s0 avalon INPUT
	set_instantiation_interface_parameter_value s0 addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value s0 addressGroup {0}
	set_instantiation_interface_parameter_value s0 addressSpan {64}
	set_instantiation_interface_parameter_value s0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value s0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value s0 associatedClock {clk}
	set_instantiation_interface_parameter_value s0 associatedReset {reset}
	set_instantiation_interface_parameter_value s0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value s0 bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value s0 bridgesToMaster {m0}
	set_instantiation_interface_parameter_value s0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value s0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value s0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value s0 dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureId {35}
	set_instantiation_interface_parameter_value s0 dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value s0 dfhGroupId {0}
	set_instantiation_interface_parameter_value s0 dfhParameterData {}
	set_instantiation_interface_parameter_value s0 dfhParameterDataLength {}
	set_instantiation_interface_parameter_value s0 dfhParameterId {}
	set_instantiation_interface_parameter_value s0 dfhParameterName {}
	set_instantiation_interface_parameter_value s0 dfhParameterVersion {}
	set_instantiation_interface_parameter_value s0 explicitAddressSpan {0}
	set_instantiation_interface_parameter_value s0 holdTime {0}
	set_instantiation_interface_parameter_value s0 interleaveBursts {false}
	set_instantiation_interface_parameter_value s0 isBigEndian {false}
	set_instantiation_interface_parameter_value s0 isFlash {false}
	set_instantiation_interface_parameter_value s0 isMemoryDevice {false}
	set_instantiation_interface_parameter_value s0 isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value s0 linewrapBursts {false}
	set_instantiation_interface_parameter_value s0 maximumPendingReadTransactions {1}
	set_instantiation_interface_parameter_value s0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value s0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value s0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value s0 minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value s0 prSafe {false}
	set_instantiation_interface_parameter_value s0 printableDevice {false}
	set_instantiation_interface_parameter_value s0 readLatency {0}
	set_instantiation_interface_parameter_value s0 readWaitStates {0}
	set_instantiation_interface_parameter_value s0 readWaitTime {0}
	set_instantiation_interface_parameter_value s0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value s0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value s0 setupTime {0}
	set_instantiation_interface_parameter_value s0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value s0 transparentBridge {false}
	set_instantiation_interface_parameter_value s0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value s0 wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value s0 writeLatency {0}
	set_instantiation_interface_parameter_value s0 writeWaitStates {0}
	set_instantiation_interface_parameter_value s0 writeWaitTime {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value s0 embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value s0 address_map {}
	set_instantiation_interface_sysinfo_parameter_value s0 address_width {}
	set_instantiation_interface_sysinfo_parameter_value s0 max_slave_data_width {}
	add_instantiation_interface_port s0 s0_waitrequest waitrequest 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port s0 s0_readdatavalid readdatavalid 1 STD_LOGIC Output
	add_instantiation_interface_port s0 s0_burstcount burstcount 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_address address 6 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_write write 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_read read 1 STD_LOGIC Input
	add_instantiation_interface_port s0 s0_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port s0 s0_debugaccess debugaccess 1 STD_LOGIC Input
	add_instantiation_interface m0 avalon OUTPUT
	set_instantiation_interface_parameter_value m0 adaptsTo {}
	set_instantiation_interface_parameter_value m0 addressGroup {0}
	set_instantiation_interface_parameter_value m0 addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value m0 alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value m0 associatedClock {clk}
	set_instantiation_interface_parameter_value m0 associatedReset {reset}
	set_instantiation_interface_parameter_value m0 bitsPerSymbol {8}
	set_instantiation_interface_parameter_value m0 burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value m0 burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value m0 constantBurstBehavior {false}
	set_instantiation_interface_parameter_value m0 dBSBigEndian {false}
	set_instantiation_interface_parameter_value m0 doStreamReads {false}
	set_instantiation_interface_parameter_value m0 doStreamWrites {false}
	set_instantiation_interface_parameter_value m0 holdTime {0}
	set_instantiation_interface_parameter_value m0 interleaveBursts {false}
	set_instantiation_interface_parameter_value m0 isAsynchronous {false}
	set_instantiation_interface_parameter_value m0 isBigEndian {false}
	set_instantiation_interface_parameter_value m0 isReadable {false}
	set_instantiation_interface_parameter_value m0 isWriteable {false}
	set_instantiation_interface_parameter_value m0 linewrapBursts {false}
	set_instantiation_interface_parameter_value m0 maxAddressWidth {32}
	set_instantiation_interface_parameter_value m0 maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value m0 maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value m0 minimumReadLatency {1}
	set_instantiation_interface_parameter_value m0 minimumResponseLatency {1}
	set_instantiation_interface_parameter_value m0 prSafe {false}
	set_instantiation_interface_parameter_value m0 readLatency {0}
	set_instantiation_interface_parameter_value m0 readWaitTime {1}
	set_instantiation_interface_parameter_value m0 registerIncomingSignals {false}
	set_instantiation_interface_parameter_value m0 registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value m0 setupTime {0}
	set_instantiation_interface_parameter_value m0 timingUnits {Cycles}
	set_instantiation_interface_parameter_value m0 waitrequestAllowance {0}
	set_instantiation_interface_parameter_value m0 writeWaitTime {0}
	add_instantiation_interface_port m0 m0_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_readdata readdata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port m0 m0_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port m0 m0_burstcount burstcount 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_writedata writedata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_address address 6 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_write write 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_read read 1 STD_LOGIC Output
	add_instantiation_interface_port m0 m0_byteenable byteenable 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port m0 m0_debugaccess debugaccess 1 STD_LOGIC Output
	save_instantiation
	add_component tx_dma_dispatcher ip/subsys_ftile_25gbe_tx_dma/tx_dma_dispatcher.ip modular_sgdma_dispatcher modular_sgdma_dispatcher_inst 19.2.0
	load_component tx_dma_dispatcher
	set_component_parameter_value BURST_ENABLE {0}
	set_component_parameter_value BURST_WRAPPING_SUPPORT {0}
	set_component_parameter_value CHANNEL_ENABLE {0}
	set_component_parameter_value CHANNEL_WIDTH {8}
	set_component_parameter_value CSR_ADDRESS_WIDTH {3}
	set_component_parameter_value DATA_FIFO_DEPTH {32}
	set_component_parameter_value DATA_WIDTH {32}
	set_component_parameter_value DESCRIPTOR_FIFO_DEPTH {128}
	set_component_parameter_value ENHANCED_FEATURES {1}
	set_component_parameter_value ERROR_ENABLE {0}
	set_component_parameter_value ERROR_WIDTH {8}
	set_component_parameter_value GUI_RESPONSE_PORT {0}
	set_component_parameter_value MAX_BURST_COUNT {2}
	set_component_parameter_value MAX_BYTE {1024}
	set_component_parameter_value MAX_STRIDE {1}
	set_component_parameter_value MODE {1}
	set_component_parameter_value PACKET_ENABLE {0}
	set_component_parameter_value PREFETCHER_USE_CASE {1}
	set_component_parameter_value PROGRAMMABLE_BURST_ENABLE {0}
	set_component_parameter_value STRIDE_ENABLE {0}
	set_component_parameter_value STRIDE_ENABLE_DERIVED {0}
	set_component_parameter_value TRANSFER_TYPE {Aligned Accesses}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tx_dma_dispatcher
	remove_instantiation_interfaces_and_ports
	set_instantiation_assignment_value embeddedsw.CMacro.BURST_ENABLE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.BURST_WRAPPING_SUPPORT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_FIFO_DEPTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.DATA_WIDTH {32}
	set_instantiation_assignment_value embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH {128}
	set_instantiation_assignment_value embeddedsw.CMacro.ENHANCED_FEATURES {1}
	set_instantiation_assignment_value embeddedsw.CMacro.MAX_BURST_COUNT {2}
	set_instantiation_assignment_value embeddedsw.CMacro.MAX_BYTE {1024}
	set_instantiation_assignment_value embeddedsw.CMacro.MAX_STRIDE {1}
	set_instantiation_assignment_value embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.RESPONSE_FIFO_DEPTH {256}
	set_instantiation_assignment_value embeddedsw.CMacro.RESPONSE_PORT {0}
	set_instantiation_assignment_value embeddedsw.CMacro.STRIDE_ENABLE {0}
	set_instantiation_assignment_value embeddedsw.CMacro.TRANSFER_TYPE {Aligned Accesses}
	add_instantiation_interface clock clock INPUT
	set_instantiation_interface_parameter_value clock clockRate {0}
	set_instantiation_interface_parameter_value clock externallyDriven {false}
	set_instantiation_interface_parameter_value clock ptfSchematicName {}
	add_instantiation_interface_port clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface clock_reset reset INPUT
	set_instantiation_interface_parameter_value clock_reset associatedClock {clock}
	set_instantiation_interface_parameter_value clock_reset synchronousEdges {BOTH}
	add_instantiation_interface_port clock_reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface CSR avalon INPUT
	set_instantiation_interface_parameter_value CSR addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value CSR addressGroup {0}
	set_instantiation_interface_parameter_value CSR addressSpan {32}
	set_instantiation_interface_parameter_value CSR addressUnits {WORDS}
	set_instantiation_interface_parameter_value CSR alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value CSR associatedClock {clock}
	set_instantiation_interface_parameter_value CSR associatedReset {clock_reset}
	set_instantiation_interface_parameter_value CSR bitsPerSymbol {8}
	set_instantiation_interface_parameter_value CSR bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value CSR bridgesToMaster {}
	set_instantiation_interface_parameter_value CSR burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value CSR burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value CSR constantBurstBehavior {false}
	set_instantiation_interface_parameter_value CSR dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value CSR dfhFeatureId {35}
	set_instantiation_interface_parameter_value CSR dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value CSR dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value CSR dfhGroupId {0}
	set_instantiation_interface_parameter_value CSR dfhParameterData {}
	set_instantiation_interface_parameter_value CSR dfhParameterDataLength {}
	set_instantiation_interface_parameter_value CSR dfhParameterId {}
	set_instantiation_interface_parameter_value CSR dfhParameterName {}
	set_instantiation_interface_parameter_value CSR dfhParameterVersion {}
	set_instantiation_interface_parameter_value CSR explicitAddressSpan {0}
	set_instantiation_interface_parameter_value CSR holdTime {0}
	set_instantiation_interface_parameter_value CSR interleaveBursts {false}
	set_instantiation_interface_parameter_value CSR isBigEndian {false}
	set_instantiation_interface_parameter_value CSR isFlash {false}
	set_instantiation_interface_parameter_value CSR isMemoryDevice {false}
	set_instantiation_interface_parameter_value CSR isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value CSR linewrapBursts {false}
	set_instantiation_interface_parameter_value CSR maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value CSR maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value CSR minimumReadLatency {1}
	set_instantiation_interface_parameter_value CSR minimumResponseLatency {1}
	set_instantiation_interface_parameter_value CSR minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value CSR prSafe {false}
	set_instantiation_interface_parameter_value CSR printableDevice {false}
	set_instantiation_interface_parameter_value CSR readLatency {1}
	set_instantiation_interface_parameter_value CSR readWaitStates {1}
	set_instantiation_interface_parameter_value CSR readWaitTime {1}
	set_instantiation_interface_parameter_value CSR registerIncomingSignals {false}
	set_instantiation_interface_parameter_value CSR registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value CSR setupTime {0}
	set_instantiation_interface_parameter_value CSR timingUnits {Cycles}
	set_instantiation_interface_parameter_value CSR transparentBridge {false}
	set_instantiation_interface_parameter_value CSR waitrequestAllowance {0}
	set_instantiation_interface_parameter_value CSR wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value CSR writeLatency {0}
	set_instantiation_interface_parameter_value CSR writeWaitStates {0}
	set_instantiation_interface_parameter_value CSR writeWaitTime {0}
	set_instantiation_interface_assignment_value CSR embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value CSR embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value CSR embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value CSR embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value CSR address_map {<address-map><slave name='CSR' start='0x0' end='0x20' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value CSR address_width {5}
	set_instantiation_interface_sysinfo_parameter_value CSR max_slave_data_width {32}
	add_instantiation_interface_port CSR csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port CSR csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port CSR csr_byteenable byteenable 4 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port CSR csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port CSR csr_read read 1 STD_LOGIC Input
	add_instantiation_interface_port CSR csr_address address 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface Response_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Response_Source associatedClock {clock}
	set_instantiation_interface_parameter_value Response_Source associatedReset {clock_reset}
	set_instantiation_interface_parameter_value Response_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Response_Source dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Response_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Response_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Response_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Response_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Response_Source maxChannel {0}
	set_instantiation_interface_parameter_value Response_Source packetDescription {}
	set_instantiation_interface_parameter_value Response_Source prSafe {false}
	set_instantiation_interface_parameter_value Response_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Response_Source readyLatency {0}
	set_instantiation_interface_parameter_value Response_Source symbolsPerBeat {1}
	add_instantiation_interface_port Response_Source src_response_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Response_Source src_response_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Response_Source src_response_ready ready 1 STD_LOGIC Input
	add_instantiation_interface Descriptor_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Descriptor_Sink associatedClock {clock}
	set_instantiation_interface_parameter_value Descriptor_Sink associatedReset {clock_reset}
	set_instantiation_interface_parameter_value Descriptor_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Descriptor_Sink dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Descriptor_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Descriptor_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Descriptor_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Descriptor_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Descriptor_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Descriptor_Sink packetDescription {}
	set_instantiation_interface_parameter_value Descriptor_Sink prSafe {false}
	set_instantiation_interface_parameter_value Descriptor_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Descriptor_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Descriptor_Sink symbolsPerBeat {1}
	add_instantiation_interface_port Descriptor_Sink snk_descriptor_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Descriptor_Sink snk_descriptor_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Descriptor_Sink snk_descriptor_ready ready 1 STD_LOGIC Output
	add_instantiation_interface Read_Command_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Read_Command_Source associatedClock {clock}
	set_instantiation_interface_parameter_value Read_Command_Source associatedReset {clock_reset}
	set_instantiation_interface_parameter_value Read_Command_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Read_Command_Source dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Read_Command_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Read_Command_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Read_Command_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Read_Command_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Read_Command_Source maxChannel {0}
	set_instantiation_interface_parameter_value Read_Command_Source packetDescription {}
	set_instantiation_interface_parameter_value Read_Command_Source prSafe {false}
	set_instantiation_interface_parameter_value Read_Command_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Read_Command_Source readyLatency {0}
	set_instantiation_interface_parameter_value Read_Command_Source symbolsPerBeat {1}
	add_instantiation_interface_port Read_Command_Source src_read_master_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Read_Command_Source src_read_master_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Read_Command_Source src_read_master_ready ready 1 STD_LOGIC Input
	add_instantiation_interface Read_Response_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Read_Response_Sink associatedClock {clock}
	set_instantiation_interface_parameter_value Read_Response_Sink associatedReset {clock_reset}
	set_instantiation_interface_parameter_value Read_Response_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Read_Response_Sink dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Read_Response_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Read_Response_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Read_Response_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Read_Response_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Read_Response_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Read_Response_Sink packetDescription {}
	set_instantiation_interface_parameter_value Read_Response_Sink prSafe {false}
	set_instantiation_interface_parameter_value Read_Response_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Read_Response_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Read_Response_Sink symbolsPerBeat {1}
	add_instantiation_interface_port Read_Response_Sink snk_read_master_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Read_Response_Sink snk_read_master_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Read_Response_Sink snk_read_master_ready ready 1 STD_LOGIC Output
	save_instantiation
	add_component tx_dma_fifo_0 ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0.ip tx_dma_fifo tx_dma_fifo_0 1.0
	load_component tx_dma_fifo_0
	set_component_parameter_value AVST_DATA_WIDTH {64}
	set_component_parameter_value AVST_EMPTY_WIDTH {3}
	set_component_parameter_value AVST_ERROR_WIDTH {1}
	set_component_parameter_value DEVICE {s10}
	set_component_parameter_value MEMORY_CAPACITY_WORDS {4096}
	set_component_parameter_value TO_CNTR_WIDTH {20}
	set_component_parameter_value TS_FIFOS_ADDR_WIDTH {9}
	set_component_parameter_value TS_FP_WIDTH {32}
	set_component_parameter_value TS_RESP_WIDTH {256}
	set_component_parameter_value TS_WIDTH {96}
	set_component_parameter_value USE_RX_READY {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tx_dma_fifo_0
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_st_clk clock INPUT
	set_instantiation_interface_parameter_value in_st_clk clockRate {0}
	set_instantiation_interface_parameter_value in_st_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_st_clk ptfSchematicName {}
	add_instantiation_interface_port in_st_clk in_st_clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_st_rst reset INPUT
	set_instantiation_interface_parameter_value in_st_rst associatedClock {in_st_clk}
	set_instantiation_interface_parameter_value in_st_rst synchronousEdges {DEASSERT}
	add_instantiation_interface_port in_st_rst in_st_rst reset 1 STD_LOGIC Input
	add_instantiation_interface out_st_clk clock INPUT
	set_instantiation_interface_parameter_value out_st_clk clockRate {0}
	set_instantiation_interface_parameter_value out_st_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_st_clk ptfSchematicName {}
	add_instantiation_interface_port out_st_clk out_st_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_st_rst reset INPUT
	set_instantiation_interface_parameter_value out_st_rst associatedClock {out_st_clk}
	set_instantiation_interface_parameter_value out_st_rst synchronousEdges {DEASSERT}
	add_instantiation_interface_port out_st_rst out_st_rst reset 1 STD_LOGIC Input
	add_instantiation_interface ts_resp_clk clock INPUT
	set_instantiation_interface_parameter_value ts_resp_clk clockRate {0}
	set_instantiation_interface_parameter_value ts_resp_clk externallyDriven {false}
	set_instantiation_interface_parameter_value ts_resp_clk ptfSchematicName {}
	add_instantiation_interface_port ts_resp_clk ts_resp_clk clk 1 STD_LOGIC Input
	add_instantiation_interface ts_resp_rst reset INPUT
	set_instantiation_interface_parameter_value ts_resp_rst associatedClock {ts_resp_clk}
	set_instantiation_interface_parameter_value ts_resp_rst synchronousEdges {DEASSERT}
	add_instantiation_interface_port ts_resp_rst ts_resp_rst reset 1 STD_LOGIC Input
	add_instantiation_interface csr_clk clock INPUT
	set_instantiation_interface_parameter_value csr_clk clockRate {0}
	set_instantiation_interface_parameter_value csr_clk externallyDriven {false}
	set_instantiation_interface_parameter_value csr_clk ptfSchematicName {}
	add_instantiation_interface_port csr_clk csr_clk clk 1 STD_LOGIC Input
	add_instantiation_interface csr_rst reset INPUT
	set_instantiation_interface_parameter_value csr_rst associatedClock {csr_clk}
	set_instantiation_interface_parameter_value csr_rst synchronousEdges {DEASSERT}
	add_instantiation_interface_port csr_rst csr_rst reset 1 STD_LOGIC Input
	add_instantiation_interface in_st avalon_streaming INPUT
	set_instantiation_interface_parameter_value in_st associatedClock {in_st_clk}
	set_instantiation_interface_parameter_value in_st associatedReset {in_st_rst}
	set_instantiation_interface_parameter_value in_st beatsPerCycle {1}
	set_instantiation_interface_parameter_value in_st dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value in_st emptyWithinPacket {false}
	set_instantiation_interface_parameter_value in_st errorDescriptor {}
	set_instantiation_interface_parameter_value in_st firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value in_st highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value in_st maxChannel {0}
	set_instantiation_interface_parameter_value in_st packetDescription {}
	set_instantiation_interface_parameter_value in_st prSafe {false}
	set_instantiation_interface_parameter_value in_st readyAllowance {0}
	set_instantiation_interface_parameter_value in_st readyLatency {0}
	set_instantiation_interface_parameter_value in_st symbolsPerBeat {1}
	add_instantiation_interface_port in_st in_st_ready ready 1 STD_LOGIC Output
	add_instantiation_interface_port in_st in_st_sop startofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port in_st in_st_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port in_st in_st_eop endofpacket 1 STD_LOGIC Input
	add_instantiation_interface_port in_st in_st_data data 64 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port in_st in_st_empty empty 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port in_st in_st_error error 1 STD_LOGIC_VECTOR Input
	add_instantiation_interface out_st avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value out_st associatedClock {}
	set_instantiation_interface_parameter_value out_st associatedReset {}
	set_instantiation_interface_parameter_value out_st beatsPerCycle {1}
	set_instantiation_interface_parameter_value out_st dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value out_st emptyWithinPacket {false}
	set_instantiation_interface_parameter_value out_st errorDescriptor {}
	set_instantiation_interface_parameter_value out_st firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value out_st highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value out_st maxChannel {0}
	set_instantiation_interface_parameter_value out_st packetDescription {}
	set_instantiation_interface_parameter_value out_st prSafe {false}
	set_instantiation_interface_parameter_value out_st readyAllowance {0}
	set_instantiation_interface_parameter_value out_st readyLatency {0}
	set_instantiation_interface_parameter_value out_st symbolsPerBeat {1}
	add_instantiation_interface_port out_st out_st_ready ready 1 STD_LOGIC Input
	add_instantiation_interface_port out_st out_st_sop startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port out_st out_st_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port out_st out_st_eop endofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port out_st out_st_data data 64 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port out_st out_st_empty empty 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port out_st out_st_error error 1 STD_LOGIC_VECTOR Output
	add_instantiation_interface in_ts_resp avalon_streaming INPUT
	set_instantiation_interface_parameter_value in_ts_resp associatedClock {in_st_clk}
	set_instantiation_interface_parameter_value in_ts_resp associatedReset {in_st_rst}
	set_instantiation_interface_parameter_value in_ts_resp beatsPerCycle {1}
	set_instantiation_interface_parameter_value in_ts_resp dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value in_ts_resp emptyWithinPacket {false}
	set_instantiation_interface_parameter_value in_ts_resp errorDescriptor {}
	set_instantiation_interface_parameter_value in_ts_resp firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value in_ts_resp highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value in_ts_resp maxChannel {0}
	set_instantiation_interface_parameter_value in_ts_resp packetDescription {}
	set_instantiation_interface_parameter_value in_ts_resp prSafe {false}
	set_instantiation_interface_parameter_value in_ts_resp readyAllowance {0}
	set_instantiation_interface_parameter_value in_ts_resp readyLatency {0}
	set_instantiation_interface_parameter_value in_ts_resp symbolsPerBeat {1}
	add_instantiation_interface_port in_ts_resp in_ts_resp_ready ready 1 STD_LOGIC Output
	add_instantiation_interface_port in_ts_resp in_ts_resp_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port in_ts_resp in_ts_resp_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface out_ts_resp avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value out_ts_resp associatedClock {in_st_clk}
	set_instantiation_interface_parameter_value out_ts_resp associatedReset {in_st_rst}
	set_instantiation_interface_parameter_value out_ts_resp beatsPerCycle {1}
	set_instantiation_interface_parameter_value out_ts_resp dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value out_ts_resp emptyWithinPacket {false}
	set_instantiation_interface_parameter_value out_ts_resp errorDescriptor {}
	set_instantiation_interface_parameter_value out_ts_resp firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value out_ts_resp highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value out_ts_resp maxChannel {0}
	set_instantiation_interface_parameter_value out_ts_resp packetDescription {}
	set_instantiation_interface_parameter_value out_ts_resp prSafe {false}
	set_instantiation_interface_parameter_value out_ts_resp readyAllowance {0}
	set_instantiation_interface_parameter_value out_ts_resp readyLatency {0}
	set_instantiation_interface_parameter_value out_ts_resp symbolsPerBeat {1}
	add_instantiation_interface_port out_ts_resp out_ts_resp_ready ready 1 STD_LOGIC Input
	add_instantiation_interface_port out_ts_resp out_ts_resp_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port out_ts_resp out_ts_resp_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface out_ts_req conduit INPUT
	set_instantiation_interface_parameter_value out_ts_req associatedClock {}
	set_instantiation_interface_parameter_value out_ts_req associatedReset {}
	set_instantiation_interface_parameter_value out_ts_req prSafe {false}
	add_instantiation_interface_port out_ts_req out_ts_req_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port out_ts_req out_ts_req_fingerprint fingerprint 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface in_ts conduit INPUT
	set_instantiation_interface_parameter_value in_ts associatedClock {}
	set_instantiation_interface_parameter_value in_ts associatedReset {}
	set_instantiation_interface_parameter_value in_ts prSafe {false}
	add_instantiation_interface_port in_ts in_ts_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port in_ts in_ts_fp fingerprint 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port in_ts in_ts_data data 96 STD_LOGIC_VECTOR Input
	add_instantiation_interface eth_link_down conduit INPUT
	set_instantiation_interface_parameter_value eth_link_down associatedClock {}
	set_instantiation_interface_parameter_value eth_link_down associatedReset {}
	set_instantiation_interface_parameter_value eth_link_down prSafe {false}
	add_instantiation_interface_port eth_link_down eth_link_down reset 1 STD_LOGIC Input
	save_instantiation
	add_component tx_dma_ftile_clock ip/subsys_ftile_25gbe_tx_dma/tx_dma_ftile_clock.ip altera_clock_bridge altera_clock_bridge_inst 19.2.0
	load_component tx_dma_ftile_clock
	set_component_parameter_value EXPLICIT_CLOCK_RATE {402832031.0}
	set_component_parameter_value NUM_CLOCK_OUTPUTS {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tx_dma_ftile_clock
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface in_clk clock INPUT
	set_instantiation_interface_parameter_value in_clk clockRate {0}
	set_instantiation_interface_parameter_value in_clk externallyDriven {false}
	set_instantiation_interface_parameter_value in_clk ptfSchematicName {}
	add_instantiation_interface_port in_clk in_clk clk 1 STD_LOGIC Input
	add_instantiation_interface out_clk clock OUTPUT
	set_instantiation_interface_parameter_value out_clk associatedDirectClock {in_clk}
	set_instantiation_interface_parameter_value out_clk clockRate {402832031}
	set_instantiation_interface_parameter_value out_clk clockRateKnown {true}
	set_instantiation_interface_parameter_value out_clk externallyDriven {false}
	set_instantiation_interface_parameter_value out_clk ptfSchematicName {}
	set_instantiation_interface_sysinfo_parameter_value out_clk clock_rate {402832031}
	add_instantiation_interface_port out_clk out_clk clk 1 STD_LOGIC Output
	save_instantiation
	add_component tx_dma_prefetcher ip/subsys_ftile_25gbe_tx_dma/tx_dma_prefetcher.ip altera_msgdma_prefetcher altera_msgdma_prefetcher_inst 19.3.1
	load_component tx_dma_prefetcher
	set_component_parameter_value DATA_WIDTH {128}
	set_component_parameter_value ENABLE_READ_BURST {1}
	set_component_parameter_value ENHANCED_FEATURES {1}
	set_component_parameter_value FIX_ADDRESS_WIDTH {34}
	set_component_parameter_value GUI_DESCRIPTOR_FIFO_DEPTH {128}
	set_component_parameter_value GUI_MAX_READ_BURST_COUNT {4}
	set_component_parameter_value GUI_TIMESTAMP_WRITEBACK {1}
	set_component_parameter_value USE_FIX_ADDRESS_WIDTH {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tx_dma_prefetcher
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface Clock clock INPUT
	set_instantiation_interface_parameter_value Clock clockRate {0}
	set_instantiation_interface_parameter_value Clock externallyDriven {false}
	set_instantiation_interface_parameter_value Clock ptfSchematicName {}
	add_instantiation_interface_port Clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface Clock_reset reset INPUT
	set_instantiation_interface_parameter_value Clock_reset associatedClock {Clock}
	set_instantiation_interface_parameter_value Clock_reset synchronousEdges {BOTH}
	add_instantiation_interface_port Clock_reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface Descriptor_Read_Master avalon OUTPUT
	set_instantiation_interface_parameter_value Descriptor_Read_Master adaptsTo {}
	set_instantiation_interface_parameter_value Descriptor_Read_Master addressGroup {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value Descriptor_Read_Master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master associatedClock {Clock}
	set_instantiation_interface_parameter_value Descriptor_Read_Master associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Descriptor_Read_Master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value Descriptor_Read_Master burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value Descriptor_Read_Master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master dBSBigEndian {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master doStreamReads {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master doStreamWrites {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master holdTime {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master interleaveBursts {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master isAsynchronous {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master isBigEndian {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master isReadable {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master isWriteable {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master linewrapBursts {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master maxAddressWidth {32}
	set_instantiation_interface_parameter_value Descriptor_Read_Master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master minimumReadLatency {1}
	set_instantiation_interface_parameter_value Descriptor_Read_Master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value Descriptor_Read_Master prSafe {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master readLatency {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master readWaitTime {1}
	set_instantiation_interface_parameter_value Descriptor_Read_Master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value Descriptor_Read_Master setupTime {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master timingUnits {Cycles}
	set_instantiation_interface_parameter_value Descriptor_Read_Master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value Descriptor_Read_Master writeWaitTime {0}
	add_instantiation_interface_port Descriptor_Read_Master mm_read_address address 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Read_Master mm_read_read read 1 STD_LOGIC Output
	add_instantiation_interface_port Descriptor_Read_Master mm_read_readdata readdata 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Descriptor_Read_Master mm_read_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port Descriptor_Read_Master mm_read_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port Descriptor_Read_Master mm_read_burstcount burstcount 3 STD_LOGIC_VECTOR Output
	add_instantiation_interface Descriptor_Write_Master avalon OUTPUT
	set_instantiation_interface_parameter_value Descriptor_Write_Master adaptsTo {}
	set_instantiation_interface_parameter_value Descriptor_Write_Master addressGroup {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value Descriptor_Write_Master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master associatedClock {Clock}
	set_instantiation_interface_parameter_value Descriptor_Write_Master associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Descriptor_Write_Master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value Descriptor_Write_Master burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value Descriptor_Write_Master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master dBSBigEndian {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master doStreamReads {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master doStreamWrites {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master holdTime {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master interleaveBursts {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master isAsynchronous {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master isBigEndian {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master isReadable {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master isWriteable {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master linewrapBursts {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master maxAddressWidth {32}
	set_instantiation_interface_parameter_value Descriptor_Write_Master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master maximumPendingWriteTransactions {3}
	set_instantiation_interface_parameter_value Descriptor_Write_Master minimumReadLatency {1}
	set_instantiation_interface_parameter_value Descriptor_Write_Master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value Descriptor_Write_Master prSafe {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master readLatency {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master readWaitTime {1}
	set_instantiation_interface_parameter_value Descriptor_Write_Master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Master setupTime {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master timingUnits {Cycles}
	set_instantiation_interface_parameter_value Descriptor_Write_Master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Master writeWaitTime {0}
	add_instantiation_interface_port Descriptor_Write_Master mm_write_address address 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Write_Master mm_write_write write 1 STD_LOGIC Output
	add_instantiation_interface_port Descriptor_Write_Master mm_write_byteenable byteenable 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Write_Master mm_write_writedata writedata 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Write_Master mm_write_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port Descriptor_Write_Master mm_write_response response 2 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Descriptor_Write_Master mm_write_writeresponsevalid writeresponsevalid 1 STD_LOGIC Input
	add_instantiation_interface Descriptor_Write_Dispatcher_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source associatedClock {Clock}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source maxChannel {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source packetDescription {}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source prSafe {false}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source readyLatency {0}
	set_instantiation_interface_parameter_value Descriptor_Write_Dispatcher_Source symbolsPerBeat {1}
	add_instantiation_interface_port Descriptor_Write_Dispatcher_Source st_src_descr_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Descriptor_Write_Dispatcher_Source st_src_descr_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Descriptor_Write_Dispatcher_Source st_src_descr_ready ready 1 STD_LOGIC Input
	add_instantiation_interface Response_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Response_Sink associatedClock {Clock}
	set_instantiation_interface_parameter_value Response_Sink associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Response_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Response_Sink dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Response_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Response_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Response_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Response_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Response_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Response_Sink packetDescription {}
	set_instantiation_interface_parameter_value Response_Sink prSafe {false}
	set_instantiation_interface_parameter_value Response_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Response_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Response_Sink symbolsPerBeat {1}
	add_instantiation_interface_port Response_Sink st_snk_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Response_Sink st_snk_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Response_Sink st_snk_ready ready 1 STD_LOGIC Output
	add_instantiation_interface Csr avalon INPUT
	set_instantiation_interface_parameter_value Csr addressAlignment {DYNAMIC}
	set_instantiation_interface_parameter_value Csr addressGroup {0}
	set_instantiation_interface_parameter_value Csr addressSpan {32}
	set_instantiation_interface_parameter_value Csr addressUnits {WORDS}
	set_instantiation_interface_parameter_value Csr alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value Csr associatedClock {Clock}
	set_instantiation_interface_parameter_value Csr associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Csr bitsPerSymbol {8}
	set_instantiation_interface_parameter_value Csr bridgedAddressOffset {0}
	set_instantiation_interface_parameter_value Csr bridgesToMaster {}
	set_instantiation_interface_parameter_value Csr burstOnBurstBoundariesOnly {false}
	set_instantiation_interface_parameter_value Csr burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value Csr constantBurstBehavior {false}
	set_instantiation_interface_parameter_value Csr dfhFeatureGuid {0}
	set_instantiation_interface_parameter_value Csr dfhFeatureId {35}
	set_instantiation_interface_parameter_value Csr dfhFeatureMajorVersion {0}
	set_instantiation_interface_parameter_value Csr dfhFeatureMinorVersion {0}
	set_instantiation_interface_parameter_value Csr dfhGroupId {0}
	set_instantiation_interface_parameter_value Csr dfhParameterData {}
	set_instantiation_interface_parameter_value Csr dfhParameterDataLength {}
	set_instantiation_interface_parameter_value Csr dfhParameterId {}
	set_instantiation_interface_parameter_value Csr dfhParameterName {}
	set_instantiation_interface_parameter_value Csr dfhParameterVersion {}
	set_instantiation_interface_parameter_value Csr explicitAddressSpan {0}
	set_instantiation_interface_parameter_value Csr holdTime {0}
	set_instantiation_interface_parameter_value Csr interleaveBursts {false}
	set_instantiation_interface_parameter_value Csr isBigEndian {false}
	set_instantiation_interface_parameter_value Csr isFlash {false}
	set_instantiation_interface_parameter_value Csr isMemoryDevice {false}
	set_instantiation_interface_parameter_value Csr isNonVolatileStorage {false}
	set_instantiation_interface_parameter_value Csr linewrapBursts {false}
	set_instantiation_interface_parameter_value Csr maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value Csr maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value Csr minimumReadLatency {1}
	set_instantiation_interface_parameter_value Csr minimumResponseLatency {1}
	set_instantiation_interface_parameter_value Csr minimumUninterruptedRunLength {1}
	set_instantiation_interface_parameter_value Csr prSafe {false}
	set_instantiation_interface_parameter_value Csr printableDevice {false}
	set_instantiation_interface_parameter_value Csr readLatency {1}
	set_instantiation_interface_parameter_value Csr readWaitStates {0}
	set_instantiation_interface_parameter_value Csr readWaitTime {0}
	set_instantiation_interface_parameter_value Csr registerIncomingSignals {false}
	set_instantiation_interface_parameter_value Csr registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value Csr setupTime {0}
	set_instantiation_interface_parameter_value Csr timingUnits {Cycles}
	set_instantiation_interface_parameter_value Csr transparentBridge {false}
	set_instantiation_interface_parameter_value Csr waitrequestAllowance {0}
	set_instantiation_interface_parameter_value Csr wellBehavedWaitrequest {false}
	set_instantiation_interface_parameter_value Csr writeLatency {0}
	set_instantiation_interface_parameter_value Csr writeWaitStates {0}
	set_instantiation_interface_parameter_value Csr writeWaitTime {0}
	set_instantiation_interface_assignment_value Csr embeddedsw.configuration.isFlash {0}
	set_instantiation_interface_assignment_value Csr embeddedsw.configuration.isMemoryDevice {0}
	set_instantiation_interface_assignment_value Csr embeddedsw.configuration.isNonVolatileStorage {0}
	set_instantiation_interface_assignment_value Csr embeddedsw.configuration.isPrintableDevice {0}
	set_instantiation_interface_sysinfo_parameter_value Csr address_map {<address-map><slave name='Csr' start='0x0' end='0x20' datawidth='32' /></address-map>}
	set_instantiation_interface_sysinfo_parameter_value Csr address_width {5}
	set_instantiation_interface_sysinfo_parameter_value Csr max_slave_data_width {32}
	add_instantiation_interface_port Csr mm_csr_address address 3 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Csr mm_csr_read read 1 STD_LOGIC Input
	add_instantiation_interface_port Csr mm_csr_write write 1 STD_LOGIC Input
	add_instantiation_interface_port Csr mm_csr_writedata writedata 32 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Csr mm_csr_readdata readdata 32 STD_LOGIC_VECTOR Output
	add_instantiation_interface Csr_Irq interrupt INPUT
	set_instantiation_interface_parameter_value Csr_Irq associatedAddressablePoint {tx_dma_prefetcher.Csr}
	set_instantiation_interface_parameter_value Csr_Irq associatedClock {Clock}
	set_instantiation_interface_parameter_value Csr_Irq associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Csr_Irq bridgedReceiverOffset {0}
	set_instantiation_interface_parameter_value Csr_Irq bridgesToReceiver {}
	set_instantiation_interface_parameter_value Csr_Irq irqScheme {NONE}
	add_instantiation_interface_port Csr_Irq csr_irq irq 1 STD_LOGIC Output
	save_instantiation
	add_component tx_dma_read_master ip/subsys_ftile_25gbe_tx_dma/tx_dma_read_master.ip dma_read_master dma_read_master_inst 19.2.0
	load_component tx_dma_read_master
	set_component_parameter_value BURST_ENABLE {1}
	set_component_parameter_value CHANNEL_ENABLE {0}
	set_component_parameter_value CHANNEL_WIDTH {8}
	set_component_parameter_value DATA_WIDTH {128}
	set_component_parameter_value ERROR_ENABLE {1}
	set_component_parameter_value ERROR_WIDTH {1}
	set_component_parameter_value FIFO_DEPTH {256}
	set_component_parameter_value FIFO_SPEED_OPTIMIZATION {1}
	set_component_parameter_value FIX_ADDRESS_WIDTH {34}
	set_component_parameter_value GUI_BURST_WRAPPING_SUPPORT {1}
	set_component_parameter_value GUI_MAX_BURST_COUNT {16}
	set_component_parameter_value GUI_PROGRAMMABLE_BURST_ENABLE {0}
	set_component_parameter_value GUI_STRIDE_WIDTH {1}
	set_component_parameter_value LENGTH_WIDTH {14}
	set_component_parameter_value PACKET_ENABLE {1}
	set_component_parameter_value STRIDE_ENABLE {0}
	set_component_parameter_value TRANSFER_TYPE {Unaligned Accesses}
	set_component_parameter_value USE_FIX_ADDRESS_WIDTH {1}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tx_dma_read_master
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface Clock clock INPUT
	set_instantiation_interface_parameter_value Clock clockRate {0}
	set_instantiation_interface_parameter_value Clock externallyDriven {false}
	set_instantiation_interface_parameter_value Clock ptfSchematicName {}
	add_instantiation_interface_port Clock clk clk 1 STD_LOGIC Input
	add_instantiation_interface Clock_reset reset INPUT
	set_instantiation_interface_parameter_value Clock_reset associatedClock {Clock}
	set_instantiation_interface_parameter_value Clock_reset synchronousEdges {BOTH}
	add_instantiation_interface_port Clock_reset reset reset 1 STD_LOGIC Input
	add_instantiation_interface Data_Read_Master avalon OUTPUT
	set_instantiation_interface_parameter_value Data_Read_Master adaptsTo {}
	set_instantiation_interface_parameter_value Data_Read_Master addressGroup {0}
	set_instantiation_interface_parameter_value Data_Read_Master addressUnits {SYMBOLS}
	set_instantiation_interface_parameter_value Data_Read_Master alwaysBurstMaxBurst {false}
	set_instantiation_interface_parameter_value Data_Read_Master associatedClock {Clock}
	set_instantiation_interface_parameter_value Data_Read_Master associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Data_Read_Master bitsPerSymbol {8}
	set_instantiation_interface_parameter_value Data_Read_Master burstOnBurstBoundariesOnly {true}
	set_instantiation_interface_parameter_value Data_Read_Master burstcountUnits {WORDS}
	set_instantiation_interface_parameter_value Data_Read_Master constantBurstBehavior {false}
	set_instantiation_interface_parameter_value Data_Read_Master dBSBigEndian {false}
	set_instantiation_interface_parameter_value Data_Read_Master doStreamReads {false}
	set_instantiation_interface_parameter_value Data_Read_Master doStreamWrites {false}
	set_instantiation_interface_parameter_value Data_Read_Master holdTime {0}
	set_instantiation_interface_parameter_value Data_Read_Master interleaveBursts {false}
	set_instantiation_interface_parameter_value Data_Read_Master isAsynchronous {false}
	set_instantiation_interface_parameter_value Data_Read_Master isBigEndian {false}
	set_instantiation_interface_parameter_value Data_Read_Master isReadable {false}
	set_instantiation_interface_parameter_value Data_Read_Master isWriteable {false}
	set_instantiation_interface_parameter_value Data_Read_Master linewrapBursts {false}
	set_instantiation_interface_parameter_value Data_Read_Master maxAddressWidth {32}
	set_instantiation_interface_parameter_value Data_Read_Master maximumPendingReadTransactions {0}
	set_instantiation_interface_parameter_value Data_Read_Master maximumPendingWriteTransactions {0}
	set_instantiation_interface_parameter_value Data_Read_Master minimumReadLatency {1}
	set_instantiation_interface_parameter_value Data_Read_Master minimumResponseLatency {1}
	set_instantiation_interface_parameter_value Data_Read_Master prSafe {false}
	set_instantiation_interface_parameter_value Data_Read_Master readLatency {0}
	set_instantiation_interface_parameter_value Data_Read_Master readWaitTime {1}
	set_instantiation_interface_parameter_value Data_Read_Master registerIncomingSignals {false}
	set_instantiation_interface_parameter_value Data_Read_Master registerOutgoingSignals {false}
	set_instantiation_interface_parameter_value Data_Read_Master setupTime {0}
	set_instantiation_interface_parameter_value Data_Read_Master timingUnits {Cycles}
	set_instantiation_interface_parameter_value Data_Read_Master waitrequestAllowance {0}
	set_instantiation_interface_parameter_value Data_Read_Master writeWaitTime {0}
	add_instantiation_interface_port Data_Read_Master master_address address 34 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Data_Read_Master master_read read 1 STD_LOGIC Output
	add_instantiation_interface_port Data_Read_Master master_byteenable byteenable 16 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Data_Read_Master master_readdata readdata 128 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Data_Read_Master master_waitrequest waitrequest 1 STD_LOGIC Input
	add_instantiation_interface_port Data_Read_Master master_readdatavalid readdatavalid 1 STD_LOGIC Input
	add_instantiation_interface_port Data_Read_Master master_burstcount burstcount 5 STD_LOGIC_VECTOR Output
	add_instantiation_interface Data_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Data_Source associatedClock {Clock}
	set_instantiation_interface_parameter_value Data_Source associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Data_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Data_Source dataBitsPerSymbol {8}
	set_instantiation_interface_parameter_value Data_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Data_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Data_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Data_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Data_Source maxChannel {0}
	set_instantiation_interface_parameter_value Data_Source packetDescription {}
	set_instantiation_interface_parameter_value Data_Source prSafe {false}
	set_instantiation_interface_parameter_value Data_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Data_Source readyLatency {0}
	set_instantiation_interface_parameter_value Data_Source symbolsPerBeat {16}
	add_instantiation_interface_port Data_Source src_data data 128 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Data_Source src_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Data_Source src_ready ready 1 STD_LOGIC Input
	add_instantiation_interface_port Data_Source src_sop startofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port Data_Source src_eop endofpacket 1 STD_LOGIC Output
	add_instantiation_interface_port Data_Source src_empty empty 4 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Data_Source src_error error 1 STD_LOGIC Output
	add_instantiation_interface Command_Sink avalon_streaming INPUT
	set_instantiation_interface_parameter_value Command_Sink associatedClock {Clock}
	set_instantiation_interface_parameter_value Command_Sink associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Command_Sink beatsPerCycle {1}
	set_instantiation_interface_parameter_value Command_Sink dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Command_Sink emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Command_Sink errorDescriptor {}
	set_instantiation_interface_parameter_value Command_Sink firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Command_Sink highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Command_Sink maxChannel {0}
	set_instantiation_interface_parameter_value Command_Sink packetDescription {}
	set_instantiation_interface_parameter_value Command_Sink prSafe {false}
	set_instantiation_interface_parameter_value Command_Sink readyAllowance {0}
	set_instantiation_interface_parameter_value Command_Sink readyLatency {0}
	set_instantiation_interface_parameter_value Command_Sink symbolsPerBeat {1}
	add_instantiation_interface_port Command_Sink snk_command_data data 256 STD_LOGIC_VECTOR Input
	add_instantiation_interface_port Command_Sink snk_command_valid valid 1 STD_LOGIC Input
	add_instantiation_interface_port Command_Sink snk_command_ready ready 1 STD_LOGIC Output
	add_instantiation_interface Response_Source avalon_streaming OUTPUT
	set_instantiation_interface_parameter_value Response_Source associatedClock {Clock}
	set_instantiation_interface_parameter_value Response_Source associatedReset {Clock_reset}
	set_instantiation_interface_parameter_value Response_Source beatsPerCycle {1}
	set_instantiation_interface_parameter_value Response_Source dataBitsPerSymbol {256}
	set_instantiation_interface_parameter_value Response_Source emptyWithinPacket {false}
	set_instantiation_interface_parameter_value Response_Source errorDescriptor {}
	set_instantiation_interface_parameter_value Response_Source firstSymbolInHighOrderBits {true}
	set_instantiation_interface_parameter_value Response_Source highOrderSymbolAtMSB {false}
	set_instantiation_interface_parameter_value Response_Source maxChannel {0}
	set_instantiation_interface_parameter_value Response_Source packetDescription {}
	set_instantiation_interface_parameter_value Response_Source prSafe {false}
	set_instantiation_interface_parameter_value Response_Source readyAllowance {0}
	set_instantiation_interface_parameter_value Response_Source readyLatency {0}
	set_instantiation_interface_parameter_value Response_Source symbolsPerBeat {1}
	add_instantiation_interface_port Response_Source src_response_data data 256 STD_LOGIC_VECTOR Output
	add_instantiation_interface_port Response_Source src_response_valid valid 1 STD_LOGIC Output
	add_instantiation_interface_port Response_Source src_response_ready ready 1 STD_LOGIC Input
	save_instantiation
	add_component tx_dma_reset ip/subsys_ftile_25gbe_tx_dma/tx_dma_reset.ip altera_reset_bridge altera_reset_bridge_inst 19.2.0
	load_component tx_dma_reset
	set_component_parameter_value ACTIVE_LOW_RESET {1}
	set_component_parameter_value NUM_RESET_OUTPUTS {1}
	set_component_parameter_value SYNCHRONOUS_EDGES {both}
	set_component_parameter_value SYNC_RESET {0}
	set_component_parameter_value USE_RESET_REQUEST {0}
	set_component_project_property HIDE_FROM_IP_CATALOG {false}
	save_component
	load_instantiation tx_dma_reset
	remove_instantiation_interfaces_and_ports
	add_instantiation_interface clk clock INPUT
	set_instantiation_interface_parameter_value clk clockRate {0}
	set_instantiation_interface_parameter_value clk externallyDriven {false}
	set_instantiation_interface_parameter_value clk ptfSchematicName {}
	add_instantiation_interface_port clk clk clk 1 STD_LOGIC Input
	add_instantiation_interface in_reset reset INPUT
	set_instantiation_interface_parameter_value in_reset associatedClock {clk}
	set_instantiation_interface_parameter_value in_reset synchronousEdges {BOTH}
	add_instantiation_interface_port in_reset in_reset_n reset_n 1 STD_LOGIC Input
	add_instantiation_interface out_reset reset OUTPUT
	set_instantiation_interface_parameter_value out_reset associatedClock {clk}
	set_instantiation_interface_parameter_value out_reset associatedDirectReset {in_reset}
	set_instantiation_interface_parameter_value out_reset associatedResetSinks {in_reset}
	set_instantiation_interface_parameter_value out_reset synchronousEdges {BOTH}
	add_instantiation_interface_port out_reset out_reset_n reset_n 1 STD_LOGIC Output
	save_instantiation

	# add wirelevel expressions

	# preserve ports for debug

	# add the connections
	add_connection tx_dma_clock.out_clk/tx_dma_csr.clk
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_csr.clk clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_csr.clk clockRateSysInfo {201416016.0}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_csr.clk clockResetSysInfo {}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_csr.clk resetDomainSysInfo {-1}
	add_connection tx_dma_clock.out_clk/tx_dma_dispatcher.clock
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_dispatcher.clock clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_dispatcher.clock clockRateSysInfo {201416016.0}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_dispatcher.clock clockResetSysInfo {}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_dispatcher.clock resetDomainSysInfo {-1}
	add_connection tx_dma_clock.out_clk/tx_dma_fifo_0.csr_clk
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_fifo_0.csr_clk clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_fifo_0.csr_clk clockRateSysInfo {201416016.0}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_fifo_0.csr_clk clockResetSysInfo {}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_fifo_0.csr_clk resetDomainSysInfo {-1}
	add_connection tx_dma_clock.out_clk/tx_dma_fifo_0.in_st_clk
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_fifo_0.in_st_clk clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_fifo_0.in_st_clk clockRateSysInfo {201416016.0}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_fifo_0.in_st_clk clockResetSysInfo {}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_fifo_0.in_st_clk resetDomainSysInfo {-1}
	add_connection tx_dma_clock.out_clk/tx_dma_prefetcher.Clock
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_prefetcher.Clock clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_prefetcher.Clock clockRateSysInfo {201416016.0}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_prefetcher.Clock clockResetSysInfo {}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_prefetcher.Clock resetDomainSysInfo {-1}
	add_connection tx_dma_clock.out_clk/tx_dma_read_master.Clock
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_read_master.Clock clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_read_master.Clock clockRateSysInfo {201416016.0}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_read_master.Clock clockResetSysInfo {}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_read_master.Clock resetDomainSysInfo {-1}
	add_connection tx_dma_clock.out_clk/tx_dma_reset.clk
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_reset.clk clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_reset.clk clockRateSysInfo {201416016.0}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_reset.clk clockResetSysInfo {}
	set_connection_parameter_value tx_dma_clock.out_clk/tx_dma_reset.clk resetDomainSysInfo {-1}
	add_connection tx_dma_csr.m0/tx_dma_dispatcher.CSR
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR addressMapSysInfo {}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR addressWidthSysInfo {6}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR arbitrationPriority {1}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR baseAddress {0x0020}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR defaultConnection {0}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR domainAlias {}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.syncResets {TRUE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_dispatcher.CSR slaveDataWidthSysInfo {-1}
	add_connection tx_dma_csr.m0/tx_dma_prefetcher.Csr
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr addressMapSysInfo {}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr addressWidthSysInfo {6}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr arbitrationPriority {1}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr baseAddress {0x0000}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr defaultConnection {0}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr domainAlias {}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.syncResets {TRUE}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_csr.m0/tx_dma_prefetcher.Csr slaveDataWidthSysInfo {-1}
	add_connection tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Read_Command_Source/tx_dma_read_master.Command_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.syncResets {FALSE}
	set_connection_parameter_value tx_dma_dispatcher.Response_Source/tx_dma_fifo_0.in_ts_resp qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value tx_dma_fifo_0.out_ts_resp/tx_dma_prefetcher.Response_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.out_st_clk
	set_connection_parameter_value tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.out_st_clk clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.out_st_clk clockRateSysInfo {402832031.0}
	set_connection_parameter_value tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.out_st_clk clockResetSysInfo {}
	set_connection_parameter_value tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.out_st_clk resetDomainSysInfo {-1}
	add_connection tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.ts_resp_clk
	set_connection_parameter_value tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.ts_resp_clk clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.ts_resp_clk clockRateSysInfo {402832031.0}
	set_connection_parameter_value tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.ts_resp_clk clockResetSysInfo {}
	set_connection_parameter_value tx_dma_ftile_clock.out_clk/tx_dma_fifo_0.ts_resp_clk resetDomainSysInfo {-1}
	add_connection tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value tx_dma_prefetcher.Descriptor_Write_Dispatcher_Source/tx_dma_dispatcher.Descriptor_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.syncResets {FALSE}
	set_connection_parameter_value tx_dma_read_master.Data_Source/tx_dma_fifo_0.in_st qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.burstAdapterImplementation {GENERIC_CONVERTER}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.clockCrossingAdapter {HANDSHAKE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.enableAllPipelines {FALSE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.enableEccProtection {FALSE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.enableInstrumentation {FALSE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.enableOutOfOrderSupport {FALSE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.insertDefaultSlave {FALSE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.interconnectResetSource {DEFAULT}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.interconnectType {STANDARD}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.maxAdditionalLatency {1}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.optimizeRdFifoSize {FALSE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.piplineType {PIPELINE_STAGE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.responseFifoType {REGISTER_BASED}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.syncResets {FALSE}
	set_connection_parameter_value tx_dma_read_master.Response_Source/tx_dma_dispatcher.Read_Response_Sink qsys_mm.widthAdapterImplementation {GENERIC_CONVERTER}
	add_connection tx_dma_reset.out_reset/tx_dma_csr.reset
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_csr.reset clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_csr.reset clockResetSysInfo {}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_csr.reset resetDomainSysInfo {-1}
	add_connection tx_dma_reset.out_reset/tx_dma_dispatcher.clock_reset
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_dispatcher.clock_reset clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_dispatcher.clock_reset clockResetSysInfo {}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_dispatcher.clock_reset resetDomainSysInfo {-1}
	add_connection tx_dma_reset.out_reset/tx_dma_fifo_0.csr_rst
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.csr_rst clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.csr_rst clockResetSysInfo {}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.csr_rst resetDomainSysInfo {-1}
	add_connection tx_dma_reset.out_reset/tx_dma_fifo_0.in_st_rst
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.in_st_rst clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.in_st_rst clockResetSysInfo {}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.in_st_rst resetDomainSysInfo {-1}
	add_connection tx_dma_reset.out_reset/tx_dma_fifo_0.out_st_rst
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.out_st_rst clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.out_st_rst clockResetSysInfo {}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.out_st_rst resetDomainSysInfo {-1}
	add_connection tx_dma_reset.out_reset/tx_dma_fifo_0.ts_resp_rst
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.ts_resp_rst clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.ts_resp_rst clockResetSysInfo {}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_fifo_0.ts_resp_rst resetDomainSysInfo {-1}
	add_connection tx_dma_reset.out_reset/tx_dma_prefetcher.Clock_reset
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_prefetcher.Clock_reset clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_prefetcher.Clock_reset clockResetSysInfo {}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_prefetcher.Clock_reset resetDomainSysInfo {-1}
	add_connection tx_dma_reset.out_reset/tx_dma_read_master.Clock_reset
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_read_master.Clock_reset clockDomainSysInfo {-1}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_read_master.Clock_reset clockResetSysInfo {}
	set_connection_parameter_value tx_dma_reset.out_reset/tx_dma_read_master.Clock_reset resetDomainSysInfo {-1}

	# add the exports
	set_interface_property dma_clk EXPORT_OF tx_dma_clock.in_clk
	set_interface_property csr EXPORT_OF tx_dma_csr.s0
	set_interface_property tx_dma_fifo_0_out_st EXPORT_OF tx_dma_fifo_0.out_st
	set_interface_property tx_dma_fifo_0_out_ts_req EXPORT_OF tx_dma_fifo_0.out_ts_req
	set_interface_property tx_dma_fifo_0_in_ts EXPORT_OF tx_dma_fifo_0.in_ts
	set_interface_property tx_dma_fifo_0_eth_link_down EXPORT_OF tx_dma_fifo_0.eth_link_down
	set_interface_port_property tx_dma_fifo_0_eth_link_down tx_dma_fifo_0_eth_link_down_reset NAME dma_subsys_port12_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_eth_link_down_reset
	set_interface_property ftile_clk EXPORT_OF tx_dma_ftile_clock.in_clk
	set_interface_property prefetcher_read_master EXPORT_OF tx_dma_prefetcher.Descriptor_Read_Master
	set_interface_property prefetcher_write_master EXPORT_OF tx_dma_prefetcher.Descriptor_Write_Master
	set_interface_property irq EXPORT_OF tx_dma_prefetcher.Csr_Irq
	set_interface_property read_master EXPORT_OF tx_dma_read_master.Data_Read_Master
	set_interface_property reset EXPORT_OF tx_dma_reset.in_reset

	# set values for exposed HDL parameters
	set_domain_assignment tx_dma_csr.m0 qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
	set_domain_assignment tx_dma_csr.m0 qsys_mm.clockCrossingAdapter HANDSHAKE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.enableAllPipelines FALSE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.enableEccProtection FALSE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.enableInstrumentation FALSE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.enableOutOfOrderSupport FALSE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.insertDefaultSlave FALSE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.interconnectResetSource DEFAULT
	set_domain_assignment tx_dma_csr.m0 qsys_mm.interconnectType STANDARD
	set_domain_assignment tx_dma_csr.m0 qsys_mm.maxAdditionalLatency 1
	set_domain_assignment tx_dma_csr.m0 qsys_mm.optimizeRdFifoSize FALSE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.piplineType PIPELINE_STAGE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.responseFifoType REGISTER_BASED
	set_domain_assignment tx_dma_csr.m0 qsys_mm.syncResets TRUE
	set_domain_assignment tx_dma_csr.m0 qsys_mm.widthAdapterImplementation GENERIC_CONVERTER

	# set the the module properties
	set_module_property BONUS_DATA {<?xml version="1.0" encoding="UTF-8"?>
<bonusData>
 <element __value="tx_dma_clock">
  <datum __value="_sortIndex" value="0" type="int" />
 </element>
 <element __value="tx_dma_csr">
  <datum __value="_sortIndex" value="3" type="int" />
 </element>
 <element __value="tx_dma_dispatcher">
  <datum __value="_sortIndex" value="5" type="int" />
 </element>
 <element __value="tx_dma_fifo_0">
  <datum __value="_sortIndex" value="7" type="int" />
 </element>
 <element __value="tx_dma_ftile_clock">
  <datum __value="_sortIndex" value="1" type="int" />
 </element>
 <element __value="tx_dma_prefetcher">
  <datum __value="_sortIndex" value="4" type="int" />
 </element>
 <element __value="tx_dma_read_master">
  <datum __value="_sortIndex" value="6" type="int" />
 </element>
 <element __value="tx_dma_reset">
  <datum __value="_sortIndex" value="2" type="int" />
 </element>
</bonusData>
}
	set_module_property FILE {subsys_ftile_25gbe_tx_dma.qsys}
	set_module_property GENERATION_ID {0x00000000}
	set_module_property NAME {subsys_ftile_25gbe_tx_dma}

	# save the system
	sync_sysinfo_parameters
	save_system subsys_ftile_25gbe_tx_dma
}

proc do_set_exported_interface_sysinfo_parameters {} {
	load_system clk_ss.qsys
	set_exported_interface_sysinfo_parameter_value clk_csr_in_clk clock_domain {-1}
	set_exported_interface_sysinfo_parameter_value clk_csr_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clk_csr_in_clk reset_domain {-1}
	set_exported_interface_sysinfo_parameter_value clk_dsp_in_clk clock_domain {-1}
	set_exported_interface_sysinfo_parameter_value clk_dsp_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clk_dsp_in_clk reset_domain {-1}
	set_exported_interface_sysinfo_parameter_value clk_eth_in_clk clock_domain {-1}
	set_exported_interface_sysinfo_parameter_value clk_eth_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clk_eth_in_clk reset_domain {-1}
	set_exported_interface_sysinfo_parameter_value clk_ftile_402_in_clk clock_domain {4}
	set_exported_interface_sysinfo_parameter_value clk_ftile_402_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clk_ftile_402_in_clk reset_domain {4}
	save_system clk_ss.qsys
	load_system dma_subsystem.qsys
	set_exported_interface_sysinfo_parameter_value dma_clk_100_in_clk clock_domain {13}
	set_exported_interface_sysinfo_parameter_value dma_clk_100_in_clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value dma_clk_100_in_clk reset_domain {13}
	set_exported_interface_sysinfo_parameter_value oclk_pll_port12_in_clk clock_domain {9}
	set_exported_interface_sysinfo_parameter_value oclk_pll_port12_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value oclk_pll_port12_in_clk reset_domain {9}
	set_exported_interface_sysinfo_parameter_value oclk_pll_port8_in_clk clock_domain {4}
	set_exported_interface_sysinfo_parameter_value oclk_pll_port8_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value oclk_pll_port8_in_clk reset_domain {4}
	save_system dma_subsystem.qsys
	load_system hps_sub_sys.qsys
	set_exported_interface_sysinfo_parameter_value agilex_hps_h2f_axi_clock clock_domain {10}
	set_exported_interface_sysinfo_parameter_value agilex_hps_h2f_axi_clock clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value agilex_hps_h2f_axi_clock reset_domain {10}
	set_exported_interface_sysinfo_parameter_value agilex_hps_h2f_lw_axi_clock clock_domain {10}
	set_exported_interface_sysinfo_parameter_value agilex_hps_h2f_lw_axi_clock clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value agilex_hps_h2f_lw_axi_clock reset_domain {10}
	set_exported_interface_sysinfo_parameter_value agilex_hps_f2h_axi_clock clock_domain {1}
	set_exported_interface_sysinfo_parameter_value agilex_hps_f2h_axi_clock clock_rate {207519531}
	set_exported_interface_sysinfo_parameter_value agilex_hps_f2h_axi_clock reset_domain {1}
	save_system hps_sub_sys.qsys
	load_system subsys_jtg_mst.qsys
	set_exported_interface_sysinfo_parameter_value fpga_m2ocm_pb_m0 address_map {<address-map><slave name='parent/ocm.s1' start='0x0' end='0x40000' datawidth='128' /></address-map>}
	set_exported_interface_sysinfo_parameter_value fpga_m2ocm_pb_m0 address_width {18}
	set_exported_interface_sysinfo_parameter_value clk clock_domain {13}
	set_exported_interface_sysinfo_parameter_value clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value clk reset_domain {13}
	save_system subsys_jtg_mst.qsys
	load_system master_tod_subsys.qsys
	set_exported_interface_sysinfo_parameter_value mtod_subsys_clk100_in_clk clock_domain {13}
	set_exported_interface_sysinfo_parameter_value mtod_subsys_clk100_in_clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value mtod_subsys_clk100_in_clk reset_domain {13}
	save_system master_tod_subsys.qsys
	load_system subsys_niosv.qsys
	set_exported_interface_sysinfo_parameter_value clk clock_domain {-1}
	set_exported_interface_sysinfo_parameter_value clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clk reset_domain {-1}
	save_system subsys_niosv.qsys
	load_system subsys_periph.qsys
	set_exported_interface_sysinfo_parameter_value clk clock_domain {13}
	set_exported_interface_sysinfo_parameter_value clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value clk reset_domain {13}
	save_system subsys_periph.qsys
	load_system phipps_peak.qsys
	set_exported_interface_sysinfo_parameter_value clock_bridge_csr_in_clk clock_domain {1}
	set_exported_interface_sysinfo_parameter_value clock_bridge_csr_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clock_bridge_csr_in_clk reset_domain {1}
	set_exported_interface_sysinfo_parameter_value clock_bridge_dsp_in_clk clock_domain {2}
	set_exported_interface_sysinfo_parameter_value clock_bridge_dsp_in_clk clock_rate {50000000}
	set_exported_interface_sysinfo_parameter_value clock_bridge_dsp_in_clk reset_domain {2}
	set_exported_interface_sysinfo_parameter_value clock_bridge_ecpri_rx_in_clk clock_domain {4}
	set_exported_interface_sysinfo_parameter_value clock_bridge_ecpri_rx_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clock_bridge_ecpri_rx_in_clk reset_domain {4}
	set_exported_interface_sysinfo_parameter_value clock_bridge_ecpri_tx_in_clk clock_domain {4}
	set_exported_interface_sysinfo_parameter_value clock_bridge_ecpri_tx_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clock_bridge_ecpri_tx_in_clk reset_domain {4}
	set_exported_interface_sysinfo_parameter_value clock_bridge_eth_in_clk clock_domain {3}
	set_exported_interface_sysinfo_parameter_value clock_bridge_eth_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clock_bridge_eth_in_clk reset_domain {3}
	save_system phipps_peak.qsys
	load_system rst_ss.qsys
	set_exported_interface_sysinfo_parameter_value rst_csr_clk clock_domain {-1}
	set_exported_interface_sysinfo_parameter_value rst_csr_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value rst_csr_clk reset_domain {-1}
	set_exported_interface_sysinfo_parameter_value rst_dsp_clk clock_domain {-1}
	set_exported_interface_sysinfo_parameter_value rst_dsp_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value rst_dsp_clk reset_domain {-1}
	set_exported_interface_sysinfo_parameter_value rst_eth_clk clock_domain {-1}
	set_exported_interface_sysinfo_parameter_value rst_eth_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value rst_eth_clk reset_domain {-1}
	save_system rst_ss.qsys
	load_system sys_manager.qsys
	set_exported_interface_sysinfo_parameter_value clk_100_in_clk clock_domain {1}
	set_exported_interface_sysinfo_parameter_value clk_100_in_clk clock_rate {50000000}
	set_exported_interface_sysinfo_parameter_value clk_100_in_clk reset_domain {1}
	set_exported_interface_sysinfo_parameter_value dma_subsys_port0_rx_dma_resetn_clk clock_domain {10}
	set_exported_interface_sysinfo_parameter_value dma_subsys_port0_rx_dma_resetn_clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value dma_subsys_port0_rx_dma_resetn_clk reset_domain {10}
	set_exported_interface_sysinfo_parameter_value dma_subsys_port1_rx_dma_resetn_clk clock_domain {10}
	set_exported_interface_sysinfo_parameter_value dma_subsys_port1_rx_dma_resetn_clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value dma_subsys_port1_rx_dma_resetn_clk reset_domain {10}
	set_exported_interface_sysinfo_parameter_value qsys_top_master_todclk_0_in_clk clock_domain {8}
	set_exported_interface_sysinfo_parameter_value qsys_top_master_todclk_0_in_clk clock_rate {50000000}
	set_exported_interface_sysinfo_parameter_value qsys_top_master_todclk_0_in_clk reset_domain {8}
	set_exported_interface_sysinfo_parameter_value rst_in_clk clock_domain {10}
	set_exported_interface_sysinfo_parameter_value rst_in_clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value rst_in_clk reset_domain {10}
	save_system sys_manager.qsys
	load_system tod_slave_sub_system.qsys
	set_exported_interface_sysinfo_parameter_value tod_subsys_clk_100_in_clk clock_domain {11}
	set_exported_interface_sysinfo_parameter_value tod_subsys_clk_100_in_clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value tod_subsys_clk_100_in_clk reset_domain {11}
	set_exported_interface_sysinfo_parameter_value tod_subsys_mtod_clk_in_clk clock_domain {30}
	set_exported_interface_sysinfo_parameter_value tod_subsys_mtod_clk_in_clk clock_rate {156250000}
	set_exported_interface_sysinfo_parameter_value tod_subsys_mtod_clk_in_clk reset_domain {30}
	save_system tod_slave_sub_system.qsys
	load_system subsys_ftile_25gbe_1588.qsys
	set_exported_interface_sysinfo_parameter_value clk clock_domain {1}
	set_exported_interface_sysinfo_parameter_value clk clock_rate {100000000}
	set_exported_interface_sysinfo_parameter_value clk reset_domain {1}
	set_exported_interface_sysinfo_parameter_value subsys_ftile_25gbe_1588_dmaclkout_in_clk clock_domain {10}
	set_exported_interface_sysinfo_parameter_value subsys_ftile_25gbe_1588_dmaclkout_in_clk clock_rate {207519531}
	set_exported_interface_sysinfo_parameter_value subsys_ftile_25gbe_1588_dmaclkout_in_clk reset_domain {10}
	set_exported_interface_sysinfo_parameter_value subsys_ftile_25gbe_1588_o_pll_clk_in_clk clock_domain {12}
	set_exported_interface_sysinfo_parameter_value subsys_ftile_25gbe_1588_o_pll_clk_in_clk clock_rate {415039062}
	set_exported_interface_sysinfo_parameter_value subsys_ftile_25gbe_1588_o_pll_clk_in_clk reset_domain {12}
	set_exported_interface_sysinfo_parameter_value rx_dma_ch1_prefetcher_read_master address_map {<address-map><slave name='parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value rx_dma_ch1_prefetcher_read_master address_width {34}
	set_exported_interface_sysinfo_parameter_value rx_dma_ch1_prefetcher_write_master address_map {<address-map><slave name='parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value rx_dma_ch1_prefetcher_write_master address_width {34}
	set_exported_interface_sysinfo_parameter_value rx_dma_ch1_write_master address_map {<address-map><slave name='parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value rx_dma_ch1_write_master address_width {34}
	set_exported_interface_sysinfo_parameter_value tx_dma_ch1_prefetcher_read_master address_map {<address-map><slave name='parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value tx_dma_ch1_prefetcher_read_master address_width {34}
	set_exported_interface_sysinfo_parameter_value tx_dma_ch1_prefetcher_write_master address_map {<address-map><slave name='parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value tx_dma_ch1_prefetcher_write_master address_width {34}
	set_exported_interface_sysinfo_parameter_value tx_dma_ch1_read_master address_map {<address-map><slave name='parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value tx_dma_ch1_read_master address_width {34}
	save_system subsys_ftile_25gbe_1588.qsys
	load_system dxc_ss_top.qsys
	set_exported_interface_sysinfo_parameter_value csr_in_clk clock_domain {5}
	set_exported_interface_sysinfo_parameter_value csr_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value csr_in_clk reset_domain {5}
	set_exported_interface_sysinfo_parameter_value dsp_in_clk clock_domain {6}
	set_exported_interface_sysinfo_parameter_value dsp_in_clk clock_rate {50000000}
	set_exported_interface_sysinfo_parameter_value dsp_in_clk reset_domain {6}
	save_system dxc_ss_top.qsys
	load_system ecpri_oran_top.qsys
	set_exported_interface_sysinfo_parameter_value csr_in_clk clock_domain {5}
	set_exported_interface_sysinfo_parameter_value csr_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value csr_in_clk reset_domain {5}
	set_exported_interface_sysinfo_parameter_value dsp_in_clk clock_domain {6}
	set_exported_interface_sysinfo_parameter_value dsp_in_clk clock_rate {50000000}
	set_exported_interface_sysinfo_parameter_value dsp_in_clk reset_domain {6}
	set_exported_interface_sysinfo_parameter_value ecpri_rx_in_clk clock_domain {7}
	set_exported_interface_sysinfo_parameter_value ecpri_rx_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value ecpri_rx_in_clk reset_domain {7}
	set_exported_interface_sysinfo_parameter_value ecpri_tx_in_clk clock_domain {8}
	set_exported_interface_sysinfo_parameter_value ecpri_tx_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value ecpri_tx_in_clk reset_domain {8}
	set_exported_interface_sysinfo_parameter_value eth_xran_dl_in_clk clock_domain {9}
	set_exported_interface_sysinfo_parameter_value eth_xran_dl_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value eth_xran_dl_in_clk reset_domain {9}
	set_exported_interface_sysinfo_parameter_value eth_xran_ul_in_clk clock_domain {9}
	set_exported_interface_sysinfo_parameter_value eth_xran_ul_in_clk clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value eth_xran_ul_in_clk reset_domain {9}
	save_system ecpri_oran_top.qsys
	load_system lphy_ss_top.qsys
	set_exported_interface_sysinfo_parameter_value clk_csr clock_domain {5}
	set_exported_interface_sysinfo_parameter_value clk_csr clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clk_csr reset_domain {5}
	set_exported_interface_sysinfo_parameter_value clk_dsp clock_domain {6}
	set_exported_interface_sysinfo_parameter_value clk_dsp clock_rate {50000000}
	set_exported_interface_sysinfo_parameter_value clk_dsp reset_domain {6}
	set_exported_interface_sysinfo_parameter_value clk_xran_dl clock_domain {9}
	set_exported_interface_sysinfo_parameter_value clk_xran_dl clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clk_xran_dl reset_domain {9}
	set_exported_interface_sysinfo_parameter_value clk_xran_ul clock_domain {9}
	set_exported_interface_sysinfo_parameter_value clk_xran_ul clock_rate {-1}
	set_exported_interface_sysinfo_parameter_value clk_xran_ul reset_domain {9}
	save_system lphy_ss_top.qsys
	load_system subsys_ftile_25gbe_rx_dma.qsys
	set_exported_interface_sysinfo_parameter_value dma_clk clock_domain {7}
	set_exported_interface_sysinfo_parameter_value dma_clk clock_rate {201416015}
	set_exported_interface_sysinfo_parameter_value dma_clk reset_domain {7}
	set_exported_interface_sysinfo_parameter_value ftile_clk clock_domain {8}
	set_exported_interface_sysinfo_parameter_value ftile_clk clock_rate {402832031}
	set_exported_interface_sysinfo_parameter_value ftile_clk reset_domain {8}
	set_exported_interface_sysinfo_parameter_value prefetcher_read_master address_map {<address-map><slave name='parent/parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value prefetcher_read_master address_width {6}
	set_exported_interface_sysinfo_parameter_value write_master address_map {<address-map><slave name='parent/parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value write_master address_width {6}
	save_system subsys_ftile_25gbe_rx_dma.qsys
	load_system subsys_ftile_25gbe_tx_dma.qsys
	set_exported_interface_sysinfo_parameter_value dma_clk clock_domain {7}
	set_exported_interface_sysinfo_parameter_value dma_clk clock_rate {201416015}
	set_exported_interface_sysinfo_parameter_value dma_clk reset_domain {7}
	set_exported_interface_sysinfo_parameter_value ftile_clk clock_domain {8}
	set_exported_interface_sysinfo_parameter_value ftile_clk clock_rate {402832031}
	set_exported_interface_sysinfo_parameter_value ftile_clk reset_domain {8}
	set_exported_interface_sysinfo_parameter_value prefetcher_read_master address_map {<address-map><slave name='parent/parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value prefetcher_read_master address_width {6}
	set_exported_interface_sysinfo_parameter_value read_master address_map {<address-map><slave name='parent/parent/parent/hps_sub_sys/agilex_hps.f2h_axi_slave' start='0x0' end='0x400000000' datawidth='512' /></address-map>}
	set_exported_interface_sysinfo_parameter_value read_master address_width {6}
	save_system subsys_ftile_25gbe_tx_dma.qsys
	load_system qsys_top.qsys
	set_exported_interface_sysinfo_parameter_value clk_100 clock_domain {1}
	set_exported_interface_sysinfo_parameter_value clk_100 clock_rate {50000000}
	set_exported_interface_sysinfo_parameter_value clk_100 reset_domain {1}
	set_exported_interface_sysinfo_parameter_value qsys_top_master_todclk_0_in_clk clock_domain {8}
	set_exported_interface_sysinfo_parameter_value qsys_top_master_todclk_0_in_clk clock_rate {50000000}
	set_exported_interface_sysinfo_parameter_value qsys_top_master_todclk_0_in_clk reset_domain {8}
	save_system qsys_top.qsys
}

# create all the systems, from bottom up
do_create_subsys_ftile_25gbe_tx_dma
reload_ip_catalog
do_create_subsys_ftile_25gbe_rx_dma
reload_ip_catalog
do_create_lphy_ss_top
reload_ip_catalog
do_create_ecpri_oran_top
reload_ip_catalog
do_create_dxc_ss_top
reload_ip_catalog
do_create_subsys_ftile_25gbe_1588
reload_ip_catalog
do_create_tod_slave_sub_system
reload_ip_catalog
do_create_sys_manager
reload_ip_catalog
do_create_rst_ss
reload_ip_catalog
do_create_phipps_peak
reload_ip_catalog
do_create_subsys_periph
reload_ip_catalog
do_create_subsys_niosv
reload_ip_catalog
do_create_master_tod_subsys
reload_ip_catalog
do_create_subsys_jtg_mst
reload_ip_catalog
do_create_hps_sub_sys
reload_ip_catalog
do_create_dma_subsystem
reload_ip_catalog
do_create_clk_ss
reload_ip_catalog
do_create_qsys_top

# set system info parameters on exported interface, from bottom up
do_set_exported_interface_sysinfo_parameters
