# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../06_demo_all.srcs/sim_1/imports/New folder/types.vhd" \
"../../../../../06_demo_all.srcs/sim_1/imports/New folder/CoeffHelpers.vhd" \
"../../../../../06_demo_all.srcs/sim_1/imports/New folder/standard_additions_c.vhd" \

# Do not sort compile order
nosort
