OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   scm
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     423149
Number of terminals:      54
Number of snets:          2
Number of nets:           18889

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 196.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1280069.
[INFO DRT-0033] V1 shape region query size = 1021204.
[INFO DRT-0033] M2 shape region query size = 38635.
[INFO DRT-0033] V2 shape region query size = 9585.
[INFO DRT-0033] M3 shape region query size = 19170.
[INFO DRT-0033] V3 shape region query size = 6390.
[INFO DRT-0033] M4 shape region query size = 16002.
[INFO DRT-0033] V4 shape region query size = 6390.
[INFO DRT-0033] M5 shape region query size = 6579.
[INFO DRT-0033] V5 shape region query size = 288.
[INFO DRT-0033] M6 shape region query size = 160.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 636 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 186 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 18851 groups.
#scanned instances     = 423149
#unique  instances     = 192
#stdCellGenAp          = 6590
#stdCellValidPlanarAp  = 22
#stdCellValidViaAp     = 5766
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 69489
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:35, elapsed time = 00:00:21, memory = 870.20 (MB), peak = 870.20 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     231865

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 185 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 185 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 64456.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 58491.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 49120.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 25366.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 7081.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 2751.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 124.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 120781 vertical wires in 4 frboxes and 86608 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 9983 vertical wires in 4 frboxes and 10361 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:08, memory = 1698.06 (MB), peak = 1730.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.06 (MB), peak = 1730.27 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:10, memory = 3784.70 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:25, memory = 5876.71 (MB).
    Completing 30% with 2946 violations.
    elapsed time = 00:00:35, memory = 6462.79 (MB).
    Completing 40% with 2946 violations.
    elapsed time = 00:00:54, memory = 6519.54 (MB).
    Completing 50% with 2946 violations.
    elapsed time = 00:01:06, memory = 6678.62 (MB).
    Completing 60% with 5775 violations.
    elapsed time = 00:01:24, memory = 7244.51 (MB).
    Completing 70% with 5775 violations.
    elapsed time = 00:01:44, memory = 7402.97 (MB).
    Completing 80% with 8034 violations.
    elapsed time = 00:02:02, memory = 7763.44 (MB).
    Completing 90% with 8034 violations.
    elapsed time = 00:02:24, memory = 7821.84 (MB).
    Completing 100% with 10323 violations.
    elapsed time = 00:02:44, memory = 7304.64 (MB).
[INFO DRT-0199]   Number of violations = 23323.
[INFO DRT-0267] cpu time = 00:47:23, elapsed time = 00:02:46, memory = 7499.29 (MB), peak = 8005.43 (MB)
Total wire length = 145065 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 13288 um.
Total wire length on LAYER M3 = 55122 um.
Total wire length on LAYER M4 = 43150 um.
Total wire length on LAYER M5 = 19341 um.
Total wire length on LAYER M6 = 13067 um.
Total wire length on LAYER M7 = 1094 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 230801.
Up-via summary (total 230801):.

-----------------
 Active         0
     M1     68946
     M2     98151
     M3     45723
     M4     12175
     M5      5340
     M6       466
     M7         0
     M8         0
     M9         0
-----------------
           230801


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 23323 violations.
    elapsed time = 00:00:17, memory = 8469.34 (MB).
    Completing 20% with 23323 violations.
    elapsed time = 00:00:39, memory = 8499.97 (MB).
    Completing 30% with 16850 violations.
    elapsed time = 00:00:51, memory = 8766.16 (MB).
    Completing 40% with 16850 violations.
    elapsed time = 00:01:14, memory = 8886.88 (MB).
    Completing 50% with 16850 violations.
    elapsed time = 00:01:31, memory = 8639.27 (MB).
    Completing 60% with 11551 violations.
    elapsed time = 00:01:52, memory = 9152.09 (MB).
    Completing 70% with 11551 violations.
    elapsed time = 00:02:14, memory = 9191.13 (MB).
    Completing 80% with 6394 violations.
    elapsed time = 00:02:33, memory = 9250.50 (MB).
    Completing 90% with 6394 violations.
    elapsed time = 00:02:55, memory = 9299.71 (MB).
    Completing 100% with 2575 violations.
    elapsed time = 00:03:15, memory = 8571.99 (MB).
[INFO DRT-0199]   Number of violations = 9379.
[INFO DRT-0267] cpu time = 00:55:58, elapsed time = 00:03:17, memory = 8599.83 (MB), peak = 9410.08 (MB)
Total wire length = 144705 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 13447 um.
Total wire length on LAYER M3 = 54930 um.
Total wire length on LAYER M4 = 42889 um.
Total wire length on LAYER M5 = 19296 um.
Total wire length on LAYER M6 = 13060 um.
Total wire length on LAYER M7 = 1081 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 229247.
Up-via summary (total 229247):.

-----------------
 Active         0
     M1     68944
     M2     97533
     M3     44996
     M4     12166
     M5      5217
     M6       391
     M7         0
     M8         0
     M9         0
-----------------
           229247


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9379 violations.
    elapsed time = 00:00:15, memory = 9495.66 (MB).
    Completing 20% with 9379 violations.
    elapsed time = 00:00:38, memory = 9482.21 (MB).
    Completing 30% with 7240 violations.
    elapsed time = 00:00:53, memory = 9554.45 (MB).
    Completing 40% with 7240 violations.
    elapsed time = 00:01:14, memory = 9607.98 (MB).
    Completing 50% with 7240 violations.
    elapsed time = 00:01:29, memory = 8817.91 (MB).
    Completing 60% with 5069 violations.
    elapsed time = 00:01:52, memory = 9830.84 (MB).
    Completing 70% with 5069 violations.
    elapsed time = 00:02:10, memory = 9885.73 (MB).
    Completing 80% with 3919 violations.
    elapsed time = 00:02:28, memory = 10017.02 (MB).
    Completing 90% with 3919 violations.
    elapsed time = 00:02:50, memory = 10071.87 (MB).
    Completing 100% with 2526 violations.
    elapsed time = 00:03:08, memory = 9381.75 (MB).
[INFO DRT-0199]   Number of violations = 9136.
[INFO DRT-0267] cpu time = 00:53:08, elapsed time = 00:03:10, memory = 9424.55 (MB), peak = 10215.67 (MB)
Total wire length = 144370 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 13391 um.
Total wire length on LAYER M3 = 54791 um.
Total wire length on LAYER M4 = 42794 um.
Total wire length on LAYER M5 = 19247 um.
Total wire length on LAYER M6 = 13055 um.
Total wire length on LAYER M7 = 1089 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 227962.
Up-via summary (total 227962):.

-----------------
 Active         0
     M1     68944
     M2     96867
     M3     44488
     M4     12074
     M5      5212
     M6       377
     M7         0
     M8         0
     M9         0
-----------------
           227962


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9136 violations.
    elapsed time = 00:00:12, memory = 10361.69 (MB).
    Completing 20% with 9136 violations.
    elapsed time = 00:00:30, memory = 10758.84 (MB).
    Completing 30% with 6592 violations.
    elapsed time = 00:00:47, memory = 10849.48 (MB).
    Completing 40% with 6592 violations.
    elapsed time = 00:01:04, memory = 10978.44 (MB).
    Completing 50% with 6592 violations.
    elapsed time = 00:01:18, memory = 11074.59 (MB).
    Completing 60% with 4990 violations.
    elapsed time = 00:01:39, memory = 11368.02 (MB).
    Completing 70% with 4990 violations.
    elapsed time = 00:01:57, memory = 11844.88 (MB).
    Completing 80% with 2185 violations.
    elapsed time = 00:02:17, memory = 12035.73 (MB).
    Completing 90% with 2185 violations.
    elapsed time = 00:02:35, memory = 12065.27 (MB).
    Completing 100% with 349 violations.
    elapsed time = 00:03:04, memory = 11253.04 (MB).
[INFO DRT-0199]   Number of violations = 364.
[INFO DRT-0267] cpu time = 00:45:40, elapsed time = 00:03:05, memory = 11291.45 (MB), peak = 12167.11 (MB)
Total wire length = 144442 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 13657 um.
Total wire length on LAYER M3 = 54710 um.
Total wire length on LAYER M4 = 42700 um.
Total wire length on LAYER M5 = 19293 um.
Total wire length on LAYER M6 = 12992 um.
Total wire length on LAYER M7 = 1088 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 227346.
Up-via summary (total 227346):.

-----------------
 Active         0
     M1     68944
     M2     96972
     M3     43909
     M4     12018
     M5      5130
     M6       373
     M7         0
     M8         0
     M9         0
-----------------
           227346


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 364 violations.
    elapsed time = 00:00:00, memory = 11291.45 (MB).
    Completing 20% with 364 violations.
    elapsed time = 00:00:05, memory = 12201.71 (MB).
    Completing 30% with 271 violations.
    elapsed time = 00:00:12, memory = 11291.45 (MB).
    Completing 40% with 271 violations.
    elapsed time = 00:00:15, memory = 12220.28 (MB).
    Completing 50% with 271 violations.
    elapsed time = 00:00:18, memory = 11957.84 (MB).
    Completing 60% with 168 violations.
    elapsed time = 00:00:27, memory = 11291.45 (MB).
    Completing 70% with 168 violations.
    elapsed time = 00:00:31, memory = 12160.73 (MB).
    Completing 80% with 103 violations.
    elapsed time = 00:00:39, memory = 11291.45 (MB).
    Completing 90% with 103 violations.
    elapsed time = 00:00:39, memory = 11291.45 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:50, memory = 11291.46 (MB).
[INFO DRT-0199]   Number of violations = 29.
[INFO DRT-0267] cpu time = 00:08:42, elapsed time = 00:00:51, memory = 11297.39 (MB), peak = 12280.86 (MB)
Total wire length = 144431 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 13656 um.
Total wire length on LAYER M3 = 54704 um.
Total wire length on LAYER M4 = 42699 um.
Total wire length on LAYER M5 = 19290 um.
Total wire length on LAYER M6 = 12989 um.
Total wire length on LAYER M7 = 1090 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 227248.
Up-via summary (total 227248):.

-----------------
 Active         0
     M1     68944
     M2     96901
     M3     43876
     M4     12029
     M5      5123
     M6       375
     M7         0
     M8         0
     M9         0
-----------------
           227248


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 11297.39 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 11297.39 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:04, memory = 11297.39 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:04, memory = 11297.39 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:04, memory = 11297.39 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:07, memory = 11297.39 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:07, memory = 11297.39 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:11, memory = 11297.39 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:11, memory = 11297.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:13, memory = 11297.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:14, memory = 11297.39 (MB), peak = 12280.86 (MB)
Total wire length = 144427 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 13656 um.
Total wire length on LAYER M3 = 54703 um.
Total wire length on LAYER M4 = 42697 um.
Total wire length on LAYER M5 = 19290 um.
Total wire length on LAYER M6 = 12989 um.
Total wire length on LAYER M7 = 1090 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 227213.
Up-via summary (total 227213):.

-----------------
 Active         0
     M1     68944
     M2     96882
     M3     43870
     M4     12021
     M5      5121
     M6       375
     M7         0
     M8         0
     M9         0
-----------------
           227213


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 11297.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 11297.39 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:02, memory = 11297.39 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:02, memory = 11297.39 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:02, memory = 11297.39 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:02, memory = 11297.39 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:02, memory = 11297.39 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:02, memory = 11297.39 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:02, memory = 11297.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 11297.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 11297.39 (MB), peak = 12280.86 (MB)
Total wire length = 144427 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 13656 um.
Total wire length on LAYER M3 = 54703 um.
Total wire length on LAYER M4 = 42697 um.
Total wire length on LAYER M5 = 19289 um.
Total wire length on LAYER M6 = 12989 um.
Total wire length on LAYER M7 = 1090 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 227213.
Up-via summary (total 227213):.

-----------------
 Active         0
     M1     68944
     M2     96878
     M3     43874
     M4     12021
     M5      5121
     M6       375
     M7         0
     M8         0
     M9         0
-----------------
           227213


[INFO DRT-0198] Complete detail routing.
Total wire length = 144427 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 13656 um.
Total wire length on LAYER M3 = 54703 um.
Total wire length on LAYER M4 = 42697 um.
Total wire length on LAYER M5 = 19289 um.
Total wire length on LAYER M6 = 12989 um.
Total wire length on LAYER M7 = 1090 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 227213.
Up-via summary (total 227213):.

-----------------
 Active         0
     M1     68944
     M2     96878
     M3     43874
     M4     12021
     M5      5121
     M6       375
     M7         0
     M8         0
     M9         0
-----------------
           227213


[INFO DRT-0267] cpu time = 03:31:51, elapsed time = 00:13:28, memory = 11297.39 (MB), peak = 12280.86 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 14:08.94[h:]min:sec. CPU time: user 12959.36 sys 63.11 (1533%). Peak memory: 12575600KB.
