# UIUC ECE 385 Final Project: audio synthesis on a Spartan-7 FPGA

Source code for a simple audio synth implemented in SystemVerilog/Verilog HDL.

Features:

-AM and PM modulation options

-Selectable oscillator waveforms 

-FIR lowpass filter with reloadable coefficients

-PWM output (72 dB dynamic range) or PDM output (96 dB dynamic range)

-User configurable ADSR envelope generator

![image](https://github.com/ear0/385FP23/assets/43094785/44b26b23-4c10-4533-92bb-453e722da731)
