

================================================================
== Synthesis Summary Report of 'myproject'
================================================================
+ General Information: 
    * Date:           Wed Jul 19 12:42:11 2023
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        myproject_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg225-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----------+-----------+------------+-----+
    |                                      Modules                                     | Issue|      | Latency | Latency | Iteration|         | Trip |          |        |          |           |            |     |
    |                                      & Loops                                     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF    |     LUT    | URAM|
    +----------------------------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----------+-----------+------------+-----+
    |+ myproject                                                                       |    II|  0.04|       20|  100.000|         -|        2|     -|       yes|  2 (2%)|  34 (51%)|  1635 (5%)|  2108 (14%)|    -|
    | + grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_68       |     -|  0.56|        3|   15.000|         -|        2|     -|       yes|       -|  25 (37%)|   957 (3%)|   1155 (8%)|    -|
    | + call_ret1_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_74    |    II|  0.83|        0|    0.000|         -|        1|     -|       yes|       -|         -|          -|    215 (1%)|    -|
    | + grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_83      |     -|  0.56|        2|   10.000|         -|        2|     -|       yes|       -|    6 (9%)|  161 (~0%)|    226 (1%)|    -|
    | + call_ret3_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s_fu_92   |     -|  2.58|        0|    0.000|         -|        1|     -|       yes|       -|         -|          -|    56 (~0%)|    -|
    | + call_ret4_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_98    |    II|  0.83|        0|    0.000|         -|        1|     -|       yes|       -|         -|          -|    86 (~0%)|    -|
    | + grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_104     |     -|  0.56|        1|    5.000|         -|        2|     -|       yes|       -|    1 (1%)|   29 (~0%)|    88 (~0%)|    -|
    | + call_ret6_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s_fu_110  |     -|  2.58|        0|    0.000|         -|        1|     -|       yes|       -|         -|          -|    56 (~0%)|    -|
    | + grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116      |    II|  0.04|        8|   40.000|         -|        1|     -|       yes|  2 (2%)|    2 (3%)|  244 (~0%)|    193 (1%)|    -|
    +----------------------------------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+---------------+---------+----------+
| Interface     | Mode    | Bitwidth |
+---------------+---------+----------+
| fc1_input     | ap_none | 80       |
| layer10_out_0 | ap_none | 16       |
| layer10_out_1 | ap_none | 16       |
+---------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+--------------------------------------+
| Argument    | Direction | Datatype                             |
+-------------+-----------+--------------------------------------+
| fc1_input   | in        | ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>*  |
| layer10_out | out       | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>* |
+-------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+-------------+----------------------+---------+
| Argument    | HW Name              | HW Type |
+-------------+----------------------+---------+
| fc1_input   | fc1_input            | port    |
| layer10_out | layer10_out_0        | port    |
| layer10_out | layer10_out_0_ap_vld | port    |
| layer10_out | layer10_out_1        | port    |
| layer10_out | layer10_out_1_ap_vld | port    |
+-------------+----------------------+---------+


================================================================
== M_AXI Burst Information
================================================================

