# MIPS-multi-cycle-CPU
Computer Organization and Design project at Sun Yat-sen University

a simple multi-cycle CPU for the MIPS architecture

Running well on Vivado 2017 and Basy3 FPGA

![CPU](CPU.png)

![StateChange](StateChange.png)
