//! **************************************************************************
// Written by: Map K.39 on Thu Dec 09 18:25:01 2010
//! **************************************************************************

SCHEMATIC START;
COMP "fpga_0_RS232_Uart_1_RX_pin" LOCATE = SITE "AJ8" LEVEL 1;
COMP "fpga_0_RS232_Uart_1_TX_pin" LOCATE = SITE "AE7" LEVEL 1;
COMP "sys_clk_pin" LOCATE = SITE "AJ15" LEVEL 1;
COMP "sys_rst_pin" LOCATE = SITE "AH5" LEVEL 1;
COMP "fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>" LOCATE = SITE "AC11" LEVEL 1;
COMP "fpga_0_DIPSWs_4Bit_GPIO_IO_pin<1>" LOCATE = SITE "AD11" LEVEL 1;
COMP "fpga_0_DIPSWs_4Bit_GPIO_IO_pin<2>" LOCATE = SITE "AF8" LEVEL 1;
COMP "fpga_0_DIPSWs_4Bit_GPIO_IO_pin<3>" LOCATE = SITE "AF9" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<0>" LOCATE = SITE "AC4" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<1>" LOCATE = SITE "AC3" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<2>" LOCATE = SITE "AA6" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<3>" LOCATE = SITE "AA5" LEVEL 1;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_1.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_1.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_2.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_2.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_3.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_3.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_4.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_4.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_6.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_6.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_7.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_7.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_8.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_8.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_9.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_9.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_10.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_10.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_11.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_11.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_12.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_12.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_13.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_13.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_14.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_14.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_15.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_15.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_16.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_16.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_17.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_17.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_18.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_18.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_19.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_19.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_21.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_21.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_23.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_23.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_24.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_24.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_25.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_25.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_26.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_26.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_27.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_27.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_28.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_28.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_29.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_29.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_30.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_30.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_31.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_31.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_32.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_32.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_33.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_33.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_34.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_34.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_35.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_35.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_36.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_36.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_37.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_37.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_38.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_38.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_39.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_39.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_40.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_40.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_41.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_41.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_42.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_42.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_43.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_43.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_44.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_44.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_45.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_45.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_46.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_46.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_47.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_47.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_48.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_48.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_49.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_49.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_50.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_50.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_51.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_51.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_52.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_52.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_53.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_53.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_54.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_54.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_55.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_55.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_56.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_56.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_57.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_57.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_58.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_58.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_59.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_59.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_60.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_60.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_61.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_61.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_62.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_62.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63.A"
        PINNAME CLKA;
PIN ppc405_0/ppc405_0/PPC405_i_pins<604> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME CPMC405CLOCK;
PIN ppc405_0/ppc405_0/PPC405_i_pins<992> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME PLBCLK;
PIN
        huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.A_pins<15>
        = BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.A"
        PINNAME CLKA;
PIN
        huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.B_pins<15>
        = BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.B"
        PINNAME CLKB;
PIN
        huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.A_pins<15>
        = BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.A"
        PINNAME CLKA;
PIN
        huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.B_pins<15>
        = BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.B"
        PINNAME CLKB;
TIMEGRP dcm_0_dcm_0_CLK0_BUF = PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_1.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_2.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_3.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_4.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_6.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_7.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_8.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_9.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_10.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_11.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_12.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_13.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_14.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_15.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_16.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_17.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_18.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_19.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_21.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_23.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_24.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_25.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_26.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_27.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_28.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_29.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_30.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_31.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_32.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_33.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_34.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_35.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_36.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_37.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_38.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_39.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_40.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_41.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_42.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_43.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_44.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_45.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_46.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_47.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_48.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_49.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_50.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_51.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_52.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_53.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_54.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_55.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_56.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_57.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_58.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_59.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_60.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_61.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_62.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63.A_pins<15>"
        PIN "ppc405_0/ppc405_0/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" BEL
        "reset_block/reset_block/SEQ/system_Reset_Req_d2" BEL
        "reset_block/reset_block/SEQ/chip_Reset_Req_d2" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_0" BEL
        "reset_block/reset_block/Core_Reset_Req_d2" BEL
        "reset_block/reset_block/EXT_LPF/lpf_int" BEL
        "reset_block/reset_block/EXT_LPF/exr_d1" BEL
        "reset_block/reset_block/Rstc405resetcore" BEL
        "reset_block/reset_block/core_req_edge" BEL
        "reset_block/reset_block/SEQ/pr_dec_0" BEL
        "reset_block/reset_block/SEQ/chip_dec_0" BEL
        "reset_block/reset_block/SEQ/pr_dec_2" BEL
        "reset_block/reset_block/SEQ/chip_dec_1" BEL
        "reset_block/reset_block/SEQ/chip_dec_2" BEL
        "reset_block/reset_block/SEQ/bsr_dec_0" BEL
        "reset_block/reset_block/SEQ/bsr_dec_2" BEL
        "reset_block/reset_block/SEQ/bsr_dec_1" BEL
        "reset_block/reset_block/SEQ/ris_edge" BEL
        "reset_block/reset_block/SEQ/seq_clr" BEL
        "reset_block/reset_block/SEQ/sys_edge" BEL
        "reset_block/reset_block/SEQ/sys_dec_0" BEL
        "reset_block/reset_block/SEQ/sys_dec_1" BEL
        "reset_block/reset_block/SEQ/sys_dec_2" BEL
        "reset_block/reset_block/SEQ/seq_cnt_en" BEL
        "reset_block/reset_block/SEQ/Chip" BEL
        "reset_block/reset_block/SEQ/bsr" BEL
        "reset_block/reset_block/SEQ/Sys" BEL "reset_block/reset_block/SEQ/pr"
        BEL "reset_block/reset_block/SEQ/system_Reset_Req_d3" BEL
        "reset_block/reset_block/SEQ/chip_Reset_Req_d3" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_0" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_1" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_2" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_3" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_4" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_5" BEL
        "reset_block/reset_block/EXT_LPF/lpf_exr" BEL
        "reset_block/reset_block/EXT_LPF/lpf_asr" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_0" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_1" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_1" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_2" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_2" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_3" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_3" BEL
        "reset_block/reset_block/CORE_RESET/q_int_3" BEL
        "reset_block/reset_block/CORE_RESET/q_int_2" BEL
        "reset_block/reset_block/CORE_RESET/q_int_1" BEL
        "reset_block/reset_block/CORE_RESET/q_int_0" BEL
        "reset_block/reset_block/core_cnt_en" BEL
        "reset_block/reset_block/Bus_Struct_Reset_0" BEL
        "reset_block/reset_block/Rstc405resetchip" BEL
        "reset_block/reset_block/Rstc405resetsys" BEL
        "reset_block/reset_block/Core_Reset_Req_d3" BEL
        "reset_block/reset_block/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "reset_block/reset_block/Mshreg_Core_Reset_Req_d2/SRL16E" BEL
        "reset_block/reset_block/EXT_LPF/Mshreg_asr_lpf_0/SRL16E" BEL
        "reset_block/reset_block/SEQ/Mshreg_chip_Reset_Req_d2/SRL16E" BEL
        "reset_block/reset_block/SEQ/Mshreg_system_Reset_Req_d2/SRL16E" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd5"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtDAckReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine8AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine16AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtSingleAccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/PLB_RNWReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine4AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtCompReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/PLB_RNWRegReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrInProgReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdInProgReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbWrDBusBusyReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbRdDBusBusyReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_0"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/SAValid" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_0"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd6"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd7"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd8"
        BEL "plb/plb/POR_FF1_I" BEL "plb/plb/POR_FF2_I" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "plb/plb/POR_SRL_I/SRL16E" BEL "opb/opb/POR_FF_I" BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_3"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_2"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_1"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_0"
        BEL "opb/opb/POR_SRL_I/SRL16E" BEL "plb2opb/plb2opb/OPB_IF_I/rst_d2"
        BEL "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/rcv_last_write_status" BEL
        "plb2opb/plb2opb/Read_inprog" BEL
        "plb2opb/plb2opb/Block_on_Term_Rd_after_tout" BEL
        "plb2opb/plb2opb/Block_output_on_PLBabort_regd" BEL
        "plb2opb/plb2opb/Wait_on_Rd_2dly" BEL "plb2opb/plb2opb/Wait_on_Rd" BEL
        "plb2opb/plb2opb/PLB_RNW_and_PAValid_regd" BEL
        "plb2opb/plb2opb/Block_output_on_PLBabort_OPBside" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdDAck_int_1dly" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_3" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_2" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdComp_int_1dly" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_63" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_62" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_61" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_60" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_59" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_58" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_57" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_56" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_55" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_54" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_53" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_52" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_51" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_50" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_49" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_48" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_47" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_46" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_45" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_44" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_43" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_42" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_41" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_40" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_39" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_38" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_37" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_36" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_35" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_34" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_33" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_32" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_31" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_30" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_29" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_28" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_27" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_26" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_25" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_24" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_23" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_22" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_21" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_20" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_19" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_18" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_17" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_16" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_15" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_14" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_13" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_12" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_11" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_10" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_9" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_8" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_7" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_6" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_5" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_4" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_3" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_2" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_3" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_2" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_rdComp_int_2dly" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_63" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_62" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_61" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_60" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_59" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_58" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_57" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_56" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_55" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_54" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_53" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_52" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_51" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_50" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_49" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_48" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_47" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_46" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_45" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_44" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_43" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_42" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_41" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_40" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_39" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_38" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_37" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_36" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_35" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_34" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_33" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_32" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_31" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_30" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_29" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_28" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_27" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_26" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_25" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_24" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_23" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_22" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_21" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_20" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_19" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_18" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_17" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_16" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_15" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_14" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_13" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_12" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_11" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_10" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_9" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_8" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_7" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_6" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_5" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_4" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_3" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_2" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_rdDAck_int_2dly" BEL
        "plb2opb/plb2opb/I_PLB_abort_Reg" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_synch1" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_synch2" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_OPBside_1dly" BEL
        "plb2opb/plb2opb/I_BGO_select_regd" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_0" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_1" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_2" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_3" BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I"
        BEL "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d3" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_start_ack_d3" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_rst_d1" BEL
        "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d2" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_start_ack_d2" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_rst" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_0" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_1" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_2" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_3" BEL
        "plb2opb/plb2opb/OPB_IF_I/BGO_select_fdrse" BEL
        "plb2opb/plb2opb/OPB_IF_I/OPB_XFER_PEND_FDRSE_I" BEL
        "plb2opb/plb2opb/OPB_IF_I/opb_xfer_start_flag_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/access_valid_rearb" BEL
        "plb2opb/plb2opb/PLB_IF_I/access_valid" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_xfer_strobe_wr_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/addrAck_d2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_last" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_10" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_30" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_31" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_33" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_34" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_35" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_36" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_38" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_39" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_40" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_41" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_42" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_43" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_44" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_45" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_46" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_47" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_48" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_49" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_50" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_51" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_52" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_53" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_54" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_55" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_56" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_57" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_58" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_59" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_60" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_61" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_62" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_63" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDAck_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_10" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_wrComp_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_xfer_strobe_wr" BEL
        "plb2opb/plb2opb/PLB_IF_I/master_id_decode_i_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/master_id_decode_i_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/err_detect" BEL
        "plb2opb/plb2opb/PLB_IF_I/rd_busy" BEL "plb2opb/plb2opb/PLB_IF_I/busy"
        BEL "plb2opb/plb2opb/PLB_IF_I/opb_RNW" BEL
        "plb2opb/plb2opb/PLB_IF_I/xfer_is_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/msize_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_wrDAck_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/addrAck_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/PLB_wrBurst_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_59" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdComp_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_63" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_58" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_62" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_57" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_56" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_61" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_60" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_55" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_54" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_49" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_53" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_48" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_52" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_47" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_MBusy_i_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_MBusy_i_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_51" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_46" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_45" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_50" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_44" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_39" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_43" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_38" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_42" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/start_flag_hold" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_41" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_36" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_40" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_35" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_34" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_33" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_31" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_30" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/wr_busy" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_10" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/raddr_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/raddr_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_rclk_synced_1"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_rclk_synced_0"
        BEL "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_strobe" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_2" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_3" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_4" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_5" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_6" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_7" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_8" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_9" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_10" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_11" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_12" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_13" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_14" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_15" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_16" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_17" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_18" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_19" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_20" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_21" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_22" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_23" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_24" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_25" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_26" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_27" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_28" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_29" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_30" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_31" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_33" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_34" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_35" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_36" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[29].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[28].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[27].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[26].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[25].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[24].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[23].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[22].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[21].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[20].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[19].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[18].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[17].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[16].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[15].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[14].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[13].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[12].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[11].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[10].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[9].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[8].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[7].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[6].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[5].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[4].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[3].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[2].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[1].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[0].SRL_I/SRL16E"
        BEL "plb2opb/plb2opb/OPB_IF_I/Mshreg_rst_d2/SRL16E" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/enable_interrupts" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/uart_CS_2" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/opb_RNW_1" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/uart_CS_3" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/uart_CS_1_DFF" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OverRun_Error_DFF" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Frame_Error_DFF" BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/EN_16x_Baud"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_6"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_4"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_5"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_9"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_7"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_8"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Delay_16"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Mid_Start_Bit_SRL16"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[8].Rest_Bits.Others_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[7].Rest_Bits.Others_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[6].Rest_Bits.Others_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[5].Rest_Bits.Others_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[4].Rest_Bits.Others_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[3].Rest_Bits.Others_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[2].Rest_Bits.Others_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[1].First_Bit.First_Bit_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/previous_RX"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/running_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/FIFO_Write"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/start_Edge_Detected_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/DIV16_SRL16E"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/FDRE_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/serial_Data"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_DataBits"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/fifo_Read"
        BEL
        "RS232_Uart_1/RS232_Uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_Start"
        BEL "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_3" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_31" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_29" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_29" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_28" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_30" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/opb_select_s0" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/cycle_active" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_addrvalid_s1" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_rnw_s1" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d2" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_OE_2" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_OE_3" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/iGPIO_xferAck" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_0" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_1" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_2" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_OE_1" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_3" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_OE_0" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_xferAck_Reg" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/READ_REG_GEN[0].READ_REG_FF_I" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/READ_REG_GEN[1].READ_REG_FF_I" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/READ_REG_GEN[2].READ_REG_FF_I" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/READ_REG_GEN[3].READ_REG_FF_I" BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_30/SRL16E"
        BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_28/SRL16E"
        BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_29/SRL16E"
        BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_addr_s1_29/SRL16E"
        BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_31/SRL16E"
        BEL
        "LEDs_4Bit/LEDs_4Bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_be_s1_3/SRL16E"
        BEL "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_3" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/opb_select_s0" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/cycle_active" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_addrvalid_s1" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_rnw_s1" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d2" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/READ_REG_GEN[3].READ_REG_FF_I"
        BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/READ_REG_GEN[2].READ_REG_FF_I"
        BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/READ_REG_GEN[1].READ_REG_FF_I"
        BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/READ_REG_GEN[0].READ_REG_FF_I"
        BEL "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/gpio_xferAck_Reg" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/gpio_Data_In_0" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/gpio_Data_In_1" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/gpio_Data_In_2" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/gpio_Data_In_3" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/gpio_core_1/iGPIO_xferAck" BEL
        "DIPSWs_4Bit/DIPSWs_4Bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_be_s1_3/SRL16E"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_wrreq_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abort_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_63"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_62"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_61"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_60"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_59"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_58"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_57"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_56"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_55"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_54"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_53"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_52"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_51"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_50"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_49"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_48"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_47"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_46"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_45"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_44"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_43"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_42"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_41"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_40"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_39"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_38"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_37"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_36"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_35"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_34"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_33"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_32"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddack_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sig_inhib_Addr_cntr_ld"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdcomp_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FSM_FFd2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FSM_FFd5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[10].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[11].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[23].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[24].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[25].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[26].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[27].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[28].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[29].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[30].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[31].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_CACHLN_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_BRAM_CONTROLLER/IP2Bus_RdAck_i"
        PIN
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.A_pins<15>"
        PIN
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.B_pins<15>"
        PIN
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.A_pins<15>"
        PIN
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32.B_pins<15>"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_errack_s2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_4"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_3"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_4"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_3"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_4"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_3"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/GEN_RDREQ_WREQ.RDREQ_HOLD_FF"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/GEN_RDREQ_WREQ.WRREQ_GEN_FOR_REST.WRREQ_HOLD_FF"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty_dly1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_deadlock"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_empty"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_almostempty"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_3"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_4"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_5"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_6"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_7"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_8"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_9"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/sw_reset_error"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_rdreq"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_wrce1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/rd_access_error"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_read_ack"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_rdce2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/wr_access_error"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/burst_rd_xfer"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/fifo_errack_inhibit"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/Fifo_rst"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_read_req"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_deadlock"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_0"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_3"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_4"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_5"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_6"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_7"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_8"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_vacancy_9"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_full"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_almostfull"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/sw_reset_error"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/rd_access_error"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_read_ack"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_rdce2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/wr_access_error"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/fifo_errack_inhibit"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/Fifo_Reset"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/reg_read_req"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RDFIFO_GEN.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/I_UP_DWN_COUNTER/I_COUNTER_BIT_LSB/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_DELAY_MUX/MAKE_DLY_MUX[0].FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[7].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_ADDSUB_GEN[8].Counter_Bit_I/FDRE_I"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty_dly1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/rdack_dly1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/back_to_back_rd"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/bkup_recover"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/valid_read"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_WRFIFO_GEN.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/int_rdack"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ip2rfifo_wrreq"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/rdy_rc"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[31]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[30]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[29]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[28]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[27]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[26]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[25]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[24]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[23]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[22]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[21]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[20]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[19]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[18]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[17]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[16]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg1[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[31]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[30]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[29]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[28]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[27]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[26]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[25]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[24]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[23]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[22]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[21]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[20]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[19]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[18]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[17]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[16]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/slv_reg0[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/fifo_cntl_cs[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/fifo_cntl_cs[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/fifo_wr_cntl_cs[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/fifo_wr_cntl_cs[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ip2wfifo_rdreq"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/ldata_rd[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/result_rd[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/fsm_cs[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/fsm_cs[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/push_rc"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/pop_rc"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/odata_1[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/remainder[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/remainder[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/remainder[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/remainder[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/remainder[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/remainder[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/remainder[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/remainder[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/quotient[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/quotient[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/quotient[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/quotient[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/quotient[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/quotient[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/quotient[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/quotient[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/result_valid_2__0_DOUT[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/DivResult"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/result_valid_2__0_div_i.dut.result_valid_2__1/SRL16E"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/al_is_DivIssue1_8_d1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/com1__RCLK_DivIssue8_AR/com_lat/dout[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivState__3_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivState__3_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivState__3_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivState__3_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivStateGenRemainder/q_0_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivStateGenRemainder/q_0_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivStateGenRemainder/q_fast[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivStateGenRemainder/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivStatePrescaleDividend/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivBOp_default_9/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/com1__RCLK_DivlRegs_AR/com_lat/dout[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/com1__RCLK_Div8DivhRegs_AR/com_lat/dout[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__MergeDataA__63_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__MergeDataA__63_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__MergeDataA__63_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__MergeDataA__63_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__MergeDataA__63_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__MergeDataA__63_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__MergeDataA__63_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__MergeDataA__63_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[30]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[29]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[28]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[27]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[26]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[25]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[24]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[23]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[22]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[21]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[20]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[19]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[18]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[17]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[16]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[45]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[44]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[43]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[42]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[41]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[40]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[39]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[38]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[37]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[36]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[35]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[34]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[33]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[32]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[31]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[60]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[59]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[58]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[57]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[56]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[55]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[54]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[53]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[52]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[51]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[50]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[49]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[48]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[47]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[46]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[65]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[64]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[63]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[62]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__D__65_0/q[61]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[24]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[23]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[22]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[21]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[20]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[19]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[18]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[17]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[16]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[39]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[38]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[37]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[36]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[35]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[34]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[33]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[32]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[31]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[30]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[29]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[28]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[27]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[26]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[25]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[54]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[53]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[52]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[51]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[50]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[49]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[48]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[47]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[46]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[45]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[44]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[43]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[42]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[41]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[40]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[63]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[62]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[61]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[60]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[59]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[58]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[57]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[56]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__TEMPXL__63_0/q[55]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q_fast[62]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[20]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[19]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[18]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[17]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[16]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[35]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[34]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[33]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[32]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[31]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[30]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[29]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[28]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[27]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[26]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[25]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[24]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[23]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[22]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[21]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[50]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[49]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[48]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[47]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[46]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[45]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[44]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[43]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[42]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[41]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[40]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[39]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[38]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[37]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[36]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[65]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[64]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[63]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[62]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[61]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[60]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[59]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[58]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[57]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[56]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[55]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[54]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[53]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[52]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[51]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[67]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XH__67_0/q[66]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[27]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[26]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[25]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[24]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[23]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[22]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[21]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[20]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[19]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[18]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[17]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[16]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[42]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[41]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[40]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[39]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[38]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[37]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[36]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[35]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[34]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[33]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[32]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[31]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[30]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[29]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[28]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[57]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[56]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[55]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[54]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[53]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[52]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[51]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[50]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[49]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[48]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[47]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[46]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[45]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[44]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[43]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[63]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[62]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[61]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[60]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[59]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__XL__63_0/q[58]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[16]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[15]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[14]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[13]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[12]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[11]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[10]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[9]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[8]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[31]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[30]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[29]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[28]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[27]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[26]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[25]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[24]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[23]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[22]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[21]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[20]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[19]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[18]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[17]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[46]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[45]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[44]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[43]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[42]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[41]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[40]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[39]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[38]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[37]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[36]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[35]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[34]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[33]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[32]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[61]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[60]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[59]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[58]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[57]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[56]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[55]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[54]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[53]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[52]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[51]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[50]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[49]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[48]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__CH__61_0/q[47]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__Q__66_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__Q__66_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__Q__66_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__Q__66_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__Q__66_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__Q__66_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__Q__66_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__Q__66_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QM__66_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QM__66_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QM__66_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QM__66_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QM__66_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QM__66_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QM__66_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QM__66_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QP__66_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QP__66_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QP__66_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QP__66_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QP__66_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QP__66_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QP__66_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__QP__66_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/com1__RCLK_DIVStatePrescaleDivisor_AR/com_lat/dout[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivisorLookup__64_63/q[64]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivisorLookup__64_63/q[63]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/com1__RCLK_ShiftAmt_d1_AR/com_lat/dout[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_0_rep2_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_0_rep2_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_0_rep2_fast"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast_1_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast_1_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast_fast[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_0_rep1_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_0_rep1_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_0_rep1_fast"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast_0_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast_0_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast_fast[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_3_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_3_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_2_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_2_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_1_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_1_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_0_rep2"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_0_rep1"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q_fast[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftAmt_d1__6_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DividendZero_d1/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/com1__RCLK_NumDividendBits_d1_AR/com_lat/dout[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDividendBits_d1__7_0/q[7]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDividendBits_d1__7_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDividendBits_d1__7_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDividendBits_d1__7_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDividendBits_d1__7_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDividendBits_d1__7_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDividendBits_d1__7_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDividendBits_d1__7_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__AlreadyFixedupRemainder/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__DivideByZero_d1/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDivisorBits_d1__6_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDivisorBits_d1__6_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDivisorBits_d1__6_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDivisorBits_d1__6_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDivisorBits_d1__6_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDivisorBits_d1__6_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NumDivisorBits_d1__6_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__ShiftFixup_d1/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/com1__RCLK_PrescCntDiv_or_PrescDiv_or_Iter_AR/com_lat/dout[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__IterationCount__6_0/q[6]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__IterationCount__6_0/q[5]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__IterationCount__6_0/q[4]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__IterationCount__6_0/q[3]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__IterationCount__6_0/q[2]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__IterationCount__6_0/q[1]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__IterationCount__6_0/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__NoIterate/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/com1__RCLK_DIVStateGenRemainder_AR/com_lat/dout[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__FinalRemainderIsDivisor_d1/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__FinalRemainderIsZero_d1/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__FRemSign_d1/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__AttemptJamRemainder_7/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__JamRemainder_8/q[0]"
        BEL
        "huffman_encode_testharness_0/huffman_encode_testharness_0/USER_LOGIC_I/div_i/dut/dut/ex_div/etl1__JamRemainder_9/q_0[0]"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[0].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[0].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[10].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[10].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[11].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[11].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[12].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[12].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[13].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[13].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[14].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[14].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[15].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[15].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[16].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[16].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[17].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[17].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[18].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[18].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[19].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[19].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[1].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[1].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[20].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[20].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[21].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[21].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[22].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[22].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[23].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[23].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[24].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[24].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[25].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[25].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[26].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[26].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[27].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[27].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[28].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[28].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[29].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[29].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[2].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[2].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[30].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[30].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[31].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[31].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[33].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[33].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[34].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[34].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[35].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[35].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[36].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[36].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[37].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[37].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[3].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[3].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[4].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[4].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[5].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[5].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[6].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[6].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[7].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[7].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[8].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[8].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[9].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[9].RAM_I/SP";
PIN dcm_0/dcm_0/Using_Virtex.DCM_INST_pins<10> = BEL
        "dcm_0/dcm_0/Using_Virtex.DCM_INST" PINNAME CLKIN;
TIMEGRP sys_clk_pin = BEL "dcm_0/dcm_0/rsti2" BEL "dcm_0/RST_shift3" BEL
        "dcm_0/RST_shift2" BEL "dcm_0/RST_shift1" BEL "dcm_0/dcm_0/rsti" PIN
        "dcm_0/dcm_0/Using_Virtex.DCM_INST_pins<10>" BEL
        "dcm_0/dcm_0/Mshreg_rsti/SRL16E";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 10 ns HIGH 50%;
TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin
        HIGH 50%;
PIN sys_rst_pin_pins<0> = BEL "sys_rst_pin" PINNAME PAD;
PIN "sys_rst_pin_pins<0>" TIG;
SCHEMATIC END;

