#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001b60ae99230 .scope module, "test_RISC_SPM" "test_RISC_SPM" 2 4;
 .timescale 0 0;
P_000001b60ae87bb0 .param/l "word_size" 0 2 7, +C4<00000000000000000000000000010000>;
v000001b60af02890_0 .array/port v000001b60af02890, 0;
L_000001b60ae42060 .functor BUFZ 16, v000001b60af02890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001b60af02890_1 .array/port v000001b60af02890, 1;
L_000001b60ae42140 .functor BUFZ 16, v000001b60af02890_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001b60af02890_2 .array/port v000001b60af02890, 2;
L_000001b60ae41d50 .functor BUFZ 16, v000001b60af02890_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001b60af02890_3 .array/port v000001b60af02890, 3;
L_000001b60ae41500 .functor BUFZ 16, v000001b60af02890_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001b60af02890_4 .array/port v000001b60af02890, 4;
L_000001b60ae42300 .functor BUFZ 16, v000001b60af02890_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001b60af01030_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  1 drivers
v000001b60af01670_0 .var "k", 16 0;
v000001b60af01d50_0 .var "rst", 0 0;
v000001b60af02750_0 .net "word0", 15 0, L_000001b60ae42060;  1 drivers
v000001b60af02610_0 .net "word1", 15 0, L_000001b60ae42140;  1 drivers
v000001b60af018f0_0 .net "word2", 15 0, L_000001b60ae41d50;  1 drivers
v000001b60af01df0_0 .net "word3", 15 0, L_000001b60ae41500;  1 drivers
v000001b60af01fd0_0 .net "word4", 15 0, L_000001b60ae42300;  1 drivers
S_000001b60ae63ef0 .scope module, "M1" "Clock_Unit" 2 10, 3 1 0, S_000001b60ae99230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock";
P_000001b60adc7100 .param/l "delay" 0 3 4, +C4<00000000000000000000000000000000>;
P_000001b60adc7138 .param/l "half_cycle" 0 3 5, +C4<00000000000000000000000000001010>;
v000001b60ae6f3f0_0 .var "clock", 0 0;
S_000001b60ae42450 .scope module, "M2" "RISC_SPM" 2 11, 4 13 0, S_000001b60ae99230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_000001b60ae650e0 .param/l "Sel1_size" 0 4 19, +C4<00000000000000000000000000000011>;
P_000001b60ae65118 .param/l "Sel2_size" 0 4 20, +C4<00000000000000000000000000000010>;
P_000001b60ae65150 .param/l "no_op_size" 0 4 18, +C4<00000000000000000000000000001100>;
P_000001b60ae65188 .param/l "word_size" 0 4 17, +C4<00000000000000000000000000010000>;
v000001b60af02b10_0 .net "Bus_1", 15 0, L_000001b60af5d3f0;  1 drivers
v000001b60af01170_0 .net "Inc_PC", 0 0, v000001b60aef7da0_0;  1 drivers
v000001b60af02430_0 .net "Load_Add_R", 0 0, v000001b60aef7800_0;  1 drivers
v000001b60af01ad0_0 .net "Load_IR", 0 0, v000001b60aef85c0_0;  1 drivers
v000001b60af02c50_0 .net "Load_MAR_Add_R", 0 0, v000001b60aef8020_0;  1 drivers
v000001b60af01a30_0 .net "Load_MDR", 0 0, v000001b60aef8840_0;  1 drivers
v000001b60af015d0_0 .net "Load_PC", 0 0, v000001b60aef78a0_0;  1 drivers
v000001b60af027f0_0 .net "Load_R3", 0 0, v000001b60aef88e0_0;  1 drivers
v000001b60af00ef0_0 .net "Load_RA", 0 0, v000001b60aef7940_0;  1 drivers
v000001b60af02a70_0 .net "Load_RB", 0 0, v000001b60aef7a80_0;  1 drivers
v000001b60af01210_0 .net "Load_RIX", 0 0, v000001b60aef7bc0_0;  1 drivers
v000001b60af02250_0 .net "Load_Reg_Y", 0 0, v000001b60aef80c0_0;  1 drivers
v000001b60af01850_0 .net "Load_Reg_Z", 0 0, v000001b60aef8a20_0;  1 drivers
v000001b60af024d0_0 .net "Load_Rst", 0 0, v000001b60aef8b60_0;  1 drivers
v000001b60af02570_0 .net "MAR", 11 0, L_000001b60af5b9b0;  1 drivers
v000001b60af01350_0 .net "MDR", 15 0, v000001b60aef48c0_0;  1 drivers
v000001b60af01c10_0 .net "Reset", 0 0, v000001b60aef60b0_0;  1 drivers
v000001b60af01b70_0 .net "Sel_Bus_1_Mux", 2 0, L_000001b60af5bff0;  1 drivers
v000001b60af02930_0 .net "Sel_Bus_2_Mux", 1 0, L_000001b60af5d030;  1 drivers
v000001b60af012b0_0 .net "Write_PC", 0 0, v000001b60aeff980_0;  1 drivers
v000001b60af01710_0 .net "address", 15 0, v000001b60ae6f850_0;  1 drivers
v000001b60af01cb0_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60af026b0_0 .net "instruction", 15 0, v000001b60aef4780_0;  1 drivers
v000001b60af00f90_0 .net "mem_word", 15 0, L_000001b60ae41880;  1 drivers
v000001b60af01f30_0 .net "rst", 0 0, v000001b60af01d50_0;  1 drivers
v000001b60af017b0_0 .net "write", 0 0, v000001b60aeff5c0_0;  1 drivers
v000001b60af01e90_0 .net "zero", 0 0, v000001b60aef56b0_0;  1 drivers
S_000001b60ae425e0 .scope module, "M0_Processor" "Processing_Unit" 4 33, 4 50 0, S_000001b60ae42450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "instruction";
    .port_info 1 /OUTPUT 1 "Zflag";
    .port_info 2 /OUTPUT 16 "address";
    .port_info 3 /OUTPUT 16 "Bus_1";
    .port_info 4 /INPUT 16 "mem_word";
    .port_info 5 /INPUT 1 "Load_RA";
    .port_info 6 /INPUT 1 "Load_RB";
    .port_info 7 /INPUT 1 "Load_MDR";
    .port_info 8 /INPUT 1 "Load_MAR_Add_R";
    .port_info 9 /INPUT 1 "Write_PC";
    .port_info 10 /INPUT 1 "Load_RIX";
    .port_info 11 /INPUT 1 "Load_R3";
    .port_info 12 /INPUT 1 "Load_PC";
    .port_info 13 /INPUT 1 "Inc_PC";
    .port_info 14 /INPUT 3 "Sel_Bus_1_Mux";
    .port_info 15 /INPUT 1 "Load_IR";
    .port_info 16 /INPUT 1 "Load_Add_R";
    .port_info 17 /INPUT 1 "Load_Reg_Y";
    .port_info 18 /INPUT 1 "Load_Rst";
    .port_info 19 /INPUT 1 "Load_Reg_Z";
    .port_info 20 /INPUT 2 "Sel_Bus_2_Mux";
    .port_info 21 /INPUT 12 "MAR";
    .port_info 22 /INPUT 1 "clk";
    .port_info 23 /INPUT 1 "rst";
    .port_info 24 /OUTPUT 1 "Reset";
    .port_info 25 /OUTPUT 16 "MDR";
P_000001b60ae7ce20 .param/l "Sel1_size" 0 4 56, +C4<00000000000000000000000000000011>;
P_000001b60ae7ce58 .param/l "Sel2_size" 0 4 57, +C4<00000000000000000000000000000010>;
P_000001b60ae7ce90 .param/l "np_op_size" 0 4 58, +C4<00000000000000000000000000001100>;
P_000001b60ae7cec8 .param/l "op_size" 0 4 55, +C4<00000000000000000000000000000100>;
P_000001b60ae7cf00 .param/l "word_size" 0 4 54, +C4<00000000000000000000000000010000>;
v000001b60aef8700_0 .net "Bus_1", 15 0, L_000001b60af5d3f0;  alias, 1 drivers
v000001b60aef7120_0 .net "Bus_2", 15 0, L_000001b60af5c630;  1 drivers
v000001b60aef82a0_0 .net "Inc_PC", 0 0, v000001b60aef7da0_0;  alias, 1 drivers
v000001b60aef7300_0 .net "Load_Add_R", 0 0, v000001b60aef7800_0;  alias, 1 drivers
v000001b60aef8c00_0 .net "Load_IR", 0 0, v000001b60aef85c0_0;  alias, 1 drivers
v000001b60aef8340_0 .net "Load_MAR_Add_R", 0 0, v000001b60aef8020_0;  alias, 1 drivers
v000001b60aef8ca0_0 .net "Load_MDR", 0 0, v000001b60aef8840_0;  alias, 1 drivers
v000001b60aef7080_0 .net "Load_PC", 0 0, v000001b60aef78a0_0;  alias, 1 drivers
v000001b60aef8200_0 .net "Load_R3", 0 0, v000001b60aef88e0_0;  alias, 1 drivers
v000001b60aef8de0_0 .net "Load_RA", 0 0, v000001b60aef7940_0;  alias, 1 drivers
v000001b60aef71c0_0 .net "Load_RB", 0 0, v000001b60aef7a80_0;  alias, 1 drivers
v000001b60aef8f20_0 .net "Load_RIX", 0 0, v000001b60aef7bc0_0;  alias, 1 drivers
v000001b60aef8d40_0 .net "Load_Reg_Y", 0 0, v000001b60aef80c0_0;  alias, 1 drivers
v000001b60aef7260_0 .net "Load_Reg_Z", 0 0, v000001b60aef8a20_0;  alias, 1 drivers
v000001b60aef7ee0_0 .net "Load_Rst", 0 0, v000001b60aef8b60_0;  alias, 1 drivers
v000001b60aef8e80_0 .net "MAR", 11 0, L_000001b60af5b9b0;  alias, 1 drivers
v000001b60aef7b20_0 .net "MDR", 15 0, v000001b60aef48c0_0;  alias, 1 drivers
v000001b60aef7c60_0 .net "PC_count", 11 0, v000001b60aef68d0_0;  1 drivers
o000001b60ae9a218 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001b60aef7e40_0 .net "R3_out", 15 0, o000001b60ae9a218;  0 drivers
v000001b60aef73a0_0 .net "RA_out", 15 0, v000001b60aef6290_0;  1 drivers
v000001b60aef8480_0 .net "RB_out", 15 0, v000001b60aef6330_0;  1 drivers
v000001b60aef83e0_0 .net "RIX_out", 15 0, v000001b60aef5e30_0;  1 drivers
v000001b60aef7620_0 .net "Reset", 0 0, v000001b60aef60b0_0;  alias, 1 drivers
v000001b60aef8980_0 .net "Sel_Bus_1_Mux", 2 0, L_000001b60af5bff0;  alias, 1 drivers
v000001b60aef7440_0 .net "Sel_Bus_2_Mux", 1 0, L_000001b60af5d030;  alias, 1 drivers
v000001b60aef7f80_0 .net "Write_PC", 0 0, v000001b60aeff980_0;  alias, 1 drivers
v000001b60aef7d00_0 .net "Y_value", 15 0, v000001b60aef6d30_0;  1 drivers
v000001b60aef8660_0 .net "Zflag", 0 0, v000001b60aef56b0_0;  alias, 1 drivers
v000001b60aef87a0_0 .net "address", 15 0, v000001b60ae6f850_0;  alias, 1 drivers
v000001b60aef8520_0 .net "alu_out", 15 0, v000001b60ae6f350_0;  1 drivers
v000001b60aef74e0_0 .net "alu_zero_flag", 0 0, L_000001b60af5b7d0;  1 drivers
v000001b60aef7580_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef76c0_0 .net "instruction", 15 0, v000001b60aef4780_0;  alias, 1 drivers
v000001b60aef7760_0 .net "mem_word", 15 0, L_000001b60ae41880;  alias, 1 drivers
v000001b60aef79e0_0 .net "opcode", 3 0, L_000001b60af02070;  1 drivers
v000001b60aef8ac0_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
L_000001b60af02070 .part v000001b60aef4780_0, 12, 4;
S_000001b60adf6640 .scope module, "ALU" "Alu_RISC" 4 91, 4 225 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "alu_zero_flag";
    .port_info 1 /OUTPUT 16 "alu_out";
    .port_info 2 /INPUT 16 "data_2";
    .port_info 3 /INPUT 16 "data_1";
    .port_info 4 /INPUT 4 "sel";
P_000001b60ade7840 .param/l "ADD" 0 4 229, C4<0000>;
P_000001b60ade7878 .param/l "AND" 0 4 239, C4<1010>;
P_000001b60ade78b0 .param/l "CMP" 0 4 230, C4<0001>;
P_000001b60ade78e8 .param/l "DEC" 0 4 238, C4<1001>;
P_000001b60ade7920 .param/l "HLT" 0 4 236, C4<0111>;
P_000001b60ade7958 .param/l "INC" 0 4 237, C4<1000>;
P_000001b60ade7990 .param/l "IOR" 0 4 240, C4<1011>;
P_000001b60ade79c8 .param/l "JEZ" 0 4 234, C4<0101>;
P_000001b60ade7a00 .param/l "JMP" 0 4 233, C4<0100>;
P_000001b60ade7a38 .param/l "JPS" 0 4 235, C4<0110>;
P_000001b60ade7a70 .param/l "LDA" 0 4 231, C4<0010>;
P_000001b60ade7aa8 .param/l "MOV" 0 4 232, C4<0011>;
P_000001b60ade7ae0 .param/l "MXF" 0 4 243, C4<1110>;
P_000001b60ade7b18 .param/l "MXT" 0 4 244, C4<1111>;
P_000001b60ade7b50 .param/l "SHL" 0 4 241, C4<1100>;
P_000001b60ade7b88 .param/l "SHR" 0 4 242, C4<1101>;
P_000001b60ade7bc0 .param/l "op_size" 0 4 227, +C4<00000000000000000000000000000100>;
P_000001b60ade7bf8 .param/l "word_size" 0 4 226, +C4<00000000000000000000000000010000>;
v000001b60ae6f350_0 .var "alu_out", 15 0;
v000001b60ae70070_0 .net "alu_zero_flag", 0 0, L_000001b60af5b7d0;  alias, 1 drivers
v000001b60ae6f030_0 .net "data_1", 15 0, L_000001b60af5d3f0;  alias, 1 drivers
v000001b60ae6f0d0_0 .net "data_2", 15 0, v000001b60aef6d30_0;  alias, 1 drivers
v000001b60ae6f670_0 .net "sel", 3 0, L_000001b60af02070;  alias, 1 drivers
E_000001b60ae86cb0 .event anyedge, v000001b60ae6f0d0_0, v000001b60ae6f030_0, v000001b60ae6f670_0;
L_000001b60af5b7d0 .reduce/nor v000001b60ae6f350_0;
S_000001b60add5e60 .scope module, "Add_R" "Address_Register" 4 84, 4 117 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /OUTPUT 16 "mdr";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 12 "mar";
    .port_info 5 /INPUT 16 "mem_word";
    .port_info 6 /INPUT 1 "Load_MDR";
    .port_info 7 /INPUT 1 "load_mar_add_r";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "rst";
P_000001b60adc8600 .param/l "no_op_size" 0 4 119, +C4<00000000000000000000000000001100>;
P_000001b60adc8638 .param/l "word_size" 0 4 118, +C4<00000000000000000000000000010000>;
v000001b60ae6f170_0 .net "Load_MDR", 0 0, v000001b60aef8840_0;  alias, 1 drivers
v000001b60ae6f210_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60ae6f710_0 .net "data_in", 15 0, L_000001b60af5c630;  alias, 1 drivers
v000001b60ae6f850_0 .var "data_out", 15 0;
v000001b60ae65270_0 .net "load", 0 0, v000001b60aef7800_0;  alias, 1 drivers
v000001b60ae65310_0 .net "load_mar_add_r", 0 0, v000001b60aef8020_0;  alias, 1 drivers
v000001b60aef40a0_0 .net "mar", 11 0, L_000001b60af5b9b0;  alias, 1 drivers
v000001b60aef48c0_0 .var "mdr", 15 0;
v000001b60aef4be0_0 .net "mem_word", 15 0, L_000001b60ae41880;  alias, 1 drivers
v000001b60aef4000_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
E_000001b60ae86cf0/0 .event negedge, v000001b60aef4000_0;
E_000001b60ae86cf0/1 .event posedge, v000001b60ae6f3f0_0;
E_000001b60ae86cf0 .event/or E_000001b60ae86cf0/0, E_000001b60ae86cf0/1;
S_000001b60add5ff0 .scope module, "IR" "Instruction_Register" 4 87, 4 142 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "IR";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b60ae873f0 .param/l "word_size" 0 4 143, +C4<00000000000000000000000000010000>;
v000001b60aef4780_0 .var "IR", 15 0;
v000001b60aef4820_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef4d20_0 .net "data_in", 15 0, L_000001b60af5c630;  alias, 1 drivers
v000001b60aef4c80_0 .net "load", 0 0, v000001b60aef85c0_0;  alias, 1 drivers
v000001b60aef36a0_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
S_000001b60adf3640 .scope module, "Mux_1" "Multiplexer_5ch" 4 89, 4 179 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "mux_out";
    .port_info 1 /INPUT 16 "data_a";
    .port_info 2 /INPUT 16 "data_b";
    .port_info 3 /INPUT 16 "data_c";
    .port_info 4 /INPUT 16 "data_d";
    .port_info 5 /INPUT 12 "data_e";
    .port_info 6 /INPUT 3 "sel";
P_000001b60adc7380 .param/l "op_size" 0 4 181, +C4<00000000000000000000000000001100>;
P_000001b60adc73b8 .param/l "word_size" 0 4 180, +C4<00000000000000000000000000010000>;
v000001b60aef4960_0 .net *"_ivl_0", 31 0, L_000001b60af010d0;  1 drivers
L_000001b60af03618 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef41e0_0 .net *"_ivl_11", 28 0, L_000001b60af03618;  1 drivers
L_000001b60af03660 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b60aef4a00_0 .net/2u *"_ivl_12", 31 0, L_000001b60af03660;  1 drivers
v000001b60aef3f60_0 .net *"_ivl_14", 0 0, L_000001b60af029d0;  1 drivers
v000001b60aef3420_0 .net *"_ivl_16", 31 0, L_000001b60af022f0;  1 drivers
L_000001b60af036a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef3b00_0 .net *"_ivl_19", 28 0, L_000001b60af036a8;  1 drivers
L_000001b60af036f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001b60aef34c0_0 .net/2u *"_ivl_20", 31 0, L_000001b60af036f0;  1 drivers
v000001b60aef37e0_0 .net *"_ivl_22", 0 0, L_000001b60af01490;  1 drivers
v000001b60aef3560_0 .net *"_ivl_24", 31 0, L_000001b60af02390;  1 drivers
L_000001b60af03738 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef4140_0 .net *"_ivl_27", 28 0, L_000001b60af03738;  1 drivers
L_000001b60af03780 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001b60aef3600_0 .net/2u *"_ivl_28", 31 0, L_000001b60af03780;  1 drivers
L_000001b60af03588 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef4dc0_0 .net *"_ivl_3", 28 0, L_000001b60af03588;  1 drivers
v000001b60aef4aa0_0 .net *"_ivl_30", 0 0, L_000001b60af01530;  1 drivers
v000001b60aef45a0_0 .net *"_ivl_32", 31 0, L_000001b60af5bc30;  1 drivers
L_000001b60af037c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef3740_0 .net *"_ivl_35", 28 0, L_000001b60af037c8;  1 drivers
L_000001b60af03810 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b60aef4280_0 .net/2u *"_ivl_36", 31 0, L_000001b60af03810;  1 drivers
v000001b60aef4320_0 .net *"_ivl_38", 0 0, L_000001b60af5bf50;  1 drivers
L_000001b60af035d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef43c0_0 .net/2u *"_ivl_4", 31 0, L_000001b60af035d0;  1 drivers
v000001b60aef3060_0 .net *"_ivl_40", 15 0, L_000001b60af5c950;  1 drivers
L_000001b60af03858 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001b60aef3880_0 .net *"_ivl_43", 3 0, L_000001b60af03858;  1 drivers
L_000001b60af038a0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001b60aef3a60_0 .net *"_ivl_44", 15 0, L_000001b60af038a0;  1 drivers
v000001b60aef3920_0 .net *"_ivl_46", 15 0, L_000001b60af5d0d0;  1 drivers
v000001b60aef3e20_0 .net *"_ivl_48", 15 0, L_000001b60af5c810;  1 drivers
v000001b60aef4460_0 .net *"_ivl_50", 15 0, L_000001b60af5c770;  1 drivers
v000001b60aef39c0_0 .net *"_ivl_52", 15 0, L_000001b60af5c9f0;  1 drivers
v000001b60aef3100_0 .net *"_ivl_6", 0 0, L_000001b60af02110;  1 drivers
v000001b60aef4500_0 .net *"_ivl_8", 31 0, L_000001b60af013f0;  1 drivers
v000001b60aef3ba0_0 .net "data_a", 15 0, v000001b60aef6290_0;  alias, 1 drivers
v000001b60aef3c40_0 .net "data_b", 15 0, v000001b60aef6330_0;  alias, 1 drivers
v000001b60aef3ce0_0 .net "data_c", 15 0, v000001b60aef5e30_0;  alias, 1 drivers
v000001b60aef3d80_0 .net "data_d", 15 0, o000001b60ae9a218;  alias, 0 drivers
v000001b60aef4b40_0 .net "data_e", 11 0, v000001b60aef68d0_0;  alias, 1 drivers
v000001b60aef46e0_0 .net "mux_out", 15 0, L_000001b60af5d3f0;  alias, 1 drivers
v000001b60aef4e60_0 .net "sel", 2 0, L_000001b60af5bff0;  alias, 1 drivers
L_000001b60af010d0 .concat [ 3 29 0 0], L_000001b60af5bff0, L_000001b60af03588;
L_000001b60af02110 .cmp/eq 32, L_000001b60af010d0, L_000001b60af035d0;
L_000001b60af013f0 .concat [ 3 29 0 0], L_000001b60af5bff0, L_000001b60af03618;
L_000001b60af029d0 .cmp/eq 32, L_000001b60af013f0, L_000001b60af03660;
L_000001b60af022f0 .concat [ 3 29 0 0], L_000001b60af5bff0, L_000001b60af036a8;
L_000001b60af01490 .cmp/eq 32, L_000001b60af022f0, L_000001b60af036f0;
L_000001b60af02390 .concat [ 3 29 0 0], L_000001b60af5bff0, L_000001b60af03738;
L_000001b60af01530 .cmp/eq 32, L_000001b60af02390, L_000001b60af03780;
L_000001b60af5bc30 .concat [ 3 29 0 0], L_000001b60af5bff0, L_000001b60af037c8;
L_000001b60af5bf50 .cmp/eq 32, L_000001b60af5bc30, L_000001b60af03810;
L_000001b60af5c950 .concat [ 12 4 0 0], v000001b60aef68d0_0, L_000001b60af03858;
L_000001b60af5d0d0 .functor MUXZ 16, L_000001b60af038a0, L_000001b60af5c950, L_000001b60af5bf50, C4<>;
L_000001b60af5c810 .functor MUXZ 16, L_000001b60af5d0d0, o000001b60ae9a218, L_000001b60af01530, C4<>;
L_000001b60af5c770 .functor MUXZ 16, L_000001b60af5c810, v000001b60aef5e30_0, L_000001b60af01490, C4<>;
L_000001b60af5c9f0 .functor MUXZ 16, L_000001b60af5c770, v000001b60aef6330_0, L_000001b60af029d0, C4<>;
L_000001b60af5d3f0 .functor MUXZ 16, L_000001b60af5c9f0, v000001b60aef6290_0, L_000001b60af02110, C4<>;
S_000001b60adda3d0 .scope module, "Mux_2" "Multiplexer_3ch" 4 90, 4 192 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "mux_out";
    .port_info 1 /INPUT 16 "data_a";
    .port_info 2 /INPUT 16 "data_b";
    .port_info 3 /INPUT 16 "data_c";
    .port_info 4 /INPUT 2 "sel";
P_000001b60ae87370 .param/l "word_size" 0 4 193, +C4<00000000000000000000000000010000>;
v000001b60aef31a0_0 .net *"_ivl_0", 31 0, L_000001b60af5b5f0;  1 drivers
L_000001b60af03978 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef4f00_0 .net *"_ivl_11", 29 0, L_000001b60af03978;  1 drivers
L_000001b60af039c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b60aef3240_0 .net/2u *"_ivl_12", 31 0, L_000001b60af039c0;  1 drivers
v000001b60aef32e0_0 .net *"_ivl_14", 0 0, L_000001b60af5d210;  1 drivers
v000001b60aef3ec0_0 .net *"_ivl_16", 31 0, L_000001b60af5c3b0;  1 drivers
L_000001b60af03a08 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef3380_0 .net *"_ivl_19", 29 0, L_000001b60af03a08;  1 drivers
L_000001b60af03a50 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001b60aef4640_0 .net/2u *"_ivl_20", 31 0, L_000001b60af03a50;  1 drivers
v000001b60aef5a70_0 .net *"_ivl_22", 0 0, L_000001b60af5ca90;  1 drivers
L_000001b60af03a98 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001b60aef6b50_0 .net *"_ivl_24", 15 0, L_000001b60af03a98;  1 drivers
v000001b60aef5070_0 .net *"_ivl_26", 15 0, L_000001b60af5d170;  1 drivers
v000001b60aef5110_0 .net *"_ivl_28", 15 0, L_000001b60af5bd70;  1 drivers
L_000001b60af038e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef5bb0_0 .net *"_ivl_3", 29 0, L_000001b60af038e8;  1 drivers
L_000001b60af03930 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60aef51b0_0 .net/2u *"_ivl_4", 31 0, L_000001b60af03930;  1 drivers
v000001b60aef5cf0_0 .net *"_ivl_6", 0 0, L_000001b60af5cbd0;  1 drivers
v000001b60aef6ab0_0 .net *"_ivl_8", 31 0, L_000001b60af5cb30;  1 drivers
v000001b60aef5750_0 .net "data_a", 15 0, v000001b60ae6f350_0;  alias, 1 drivers
v000001b60aef6510_0 .net "data_b", 15 0, L_000001b60af5d3f0;  alias, 1 drivers
v000001b60aef5ed0_0 .net "data_c", 15 0, L_000001b60ae41880;  alias, 1 drivers
v000001b60aef5250_0 .net "mux_out", 15 0, L_000001b60af5c630;  alias, 1 drivers
v000001b60aef6e70_0 .net "sel", 1 0, L_000001b60af5d030;  alias, 1 drivers
L_000001b60af5b5f0 .concat [ 2 30 0 0], L_000001b60af5d030, L_000001b60af038e8;
L_000001b60af5cbd0 .cmp/eq 32, L_000001b60af5b5f0, L_000001b60af03930;
L_000001b60af5cb30 .concat [ 2 30 0 0], L_000001b60af5d030, L_000001b60af03978;
L_000001b60af5d210 .cmp/eq 32, L_000001b60af5cb30, L_000001b60af039c0;
L_000001b60af5c3b0 .concat [ 2 30 0 0], L_000001b60af5d030, L_000001b60af03a08;
L_000001b60af5ca90 .cmp/eq 32, L_000001b60af5c3b0, L_000001b60af03a50;
L_000001b60af5d170 .functor MUXZ 16, L_000001b60af03a98, L_000001b60ae41880, L_000001b60af5ca90, C4<>;
L_000001b60af5bd70 .functor MUXZ 16, L_000001b60af5d170, L_000001b60af5d3f0, L_000001b60af5d210, C4<>;
L_000001b60af5c630 .functor MUXZ 16, L_000001b60af5bd70, v000001b60ae6f350_0, L_000001b60af5cbd0, C4<>;
S_000001b60adda560 .scope module, "PC" "Program_Counter" 4 88, 4 154 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 12 "PC";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "Load_PC";
    .port_info 3 /INPUT 1 "Inc_PC";
    .port_info 4 /INPUT 12 "mar";
    .port_info 5 /INPUT 1 "Write_PC";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_000001b60adc8700 .param/l "no_op_size" 0 4 156, +C4<00000000000000000000000000001100>;
P_000001b60adc8738 .param/l "word_size" 0 4 155, +C4<00000000000000000000000000010000>;
v000001b60aef6470_0 .net "Inc_PC", 0 0, v000001b60aef7da0_0;  alias, 1 drivers
v000001b60aef52f0_0 .net "Load_PC", 0 0, v000001b60aef78a0_0;  alias, 1 drivers
v000001b60aef68d0_0 .var "PC", 11 0;
v000001b60aef6650_0 .net "Write_PC", 0 0, v000001b60aeff980_0;  alias, 1 drivers
v000001b60aef5b10_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef5930_0 .net "data_in", 15 0, L_000001b60af5c630;  alias, 1 drivers
v000001b60aef5c50_0 .net "mar", 11 0, L_000001b60af5b9b0;  alias, 1 drivers
v000001b60aef66f0_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
S_000001b60adf9dc0 .scope module, "RA" "Register_Unit" 4 78, 4 94 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b60ae87130 .param/l "word_size" 0 4 95, +C4<00000000000000000000000000010000>;
v000001b60aef6970_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef6c90_0 .net "data_in", 15 0, L_000001b60af5c630;  alias, 1 drivers
v000001b60aef6290_0 .var "data_out", 15 0;
v000001b60aef65b0_0 .net "load", 0 0, v000001b60aef7940_0;  alias, 1 drivers
v000001b60aef6790_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
S_000001b60adf9f50 .scope module, "RB" "Register_Unit" 4 79, 4 94 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b60ae877b0 .param/l "word_size" 0 4 95, +C4<00000000000000000000000000010000>;
v000001b60aef5570_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef6f10_0 .net "data_in", 15 0, L_000001b60af5c630;  alias, 1 drivers
v000001b60aef6330_0 .var "data_out", 15 0;
v000001b60aef5390_0 .net "load", 0 0, v000001b60aef7a80_0;  alias, 1 drivers
v000001b60aef5d90_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
S_000001b60adfdb20 .scope module, "RIX" "Register_Unit" 4 80, 4 94 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b60ae871b0 .param/l "word_size" 0 4 95, +C4<00000000000000000000000000010000>;
v000001b60aef5430_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef59d0_0 .net "data_in", 15 0, L_000001b60af5c630;  alias, 1 drivers
v000001b60aef5e30_0 .var "data_out", 15 0;
v000001b60aef61f0_0 .net "load", 0 0, v000001b60aef7bc0_0;  alias, 1 drivers
v000001b60aef6a10_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
S_000001b60adfdcb0 .scope module, "Reg_Y" "Register_Unit" 4 82, 4 94 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b60ae873b0 .param/l "word_size" 0 4 95, +C4<00000000000000000000000000010000>;
v000001b60aef6830_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef6bf0_0 .net "data_in", 15 0, L_000001b60af5c630;  alias, 1 drivers
v000001b60aef6d30_0 .var "data_out", 15 0;
v000001b60aef5f70_0 .net "load", 0 0, v000001b60aef80c0_0;  alias, 1 drivers
v000001b60aef6dd0_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
S_000001b60ae3ce80 .scope module, "Reg_Z" "D_flop" 4 83, 4 106 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "data_out";
    .port_info 1 /INPUT 1 "data_in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v000001b60aef54d0_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef5610_0 .net "data_in", 0 0, L_000001b60af5b7d0;  alias, 1 drivers
v000001b60aef56b0_0 .var "data_out", 0 0;
v000001b60aef57f0_0 .net "load", 0 0, v000001b60aef8a20_0;  alias, 1 drivers
v000001b60aef6010_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
S_000001b60ae3d010 .scope module, "reset" "Reset_Unit" 4 85, 4 168 0, S_000001b60ae425e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "data_out";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
P_000001b60ae86df0 .param/l "word_size" 0 4 169, +C4<00000000000000000000000000010000>;
v000001b60aef5890_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60aef60b0_0 .var "data_out", 0 0;
v000001b60aef6150_0 .net "load", 0 0, v000001b60aef8b60_0;  alias, 1 drivers
v000001b60aef63d0_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
S_000001b60aef9220 .scope module, "M1_Controller" "Control_Unit" 4 37, 4 272 0, S_000001b60ae42450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Load_RA";
    .port_info 1 /OUTPUT 1 "Load_RB";
    .port_info 2 /OUTPUT 1 "Load_MDR";
    .port_info 3 /OUTPUT 1 "Load_MAR_Add_R";
    .port_info 4 /OUTPUT 1 "Write_PC";
    .port_info 5 /OUTPUT 1 "Load_RIX";
    .port_info 6 /OUTPUT 1 "Load_R3";
    .port_info 7 /OUTPUT 1 "Load_PC";
    .port_info 8 /OUTPUT 1 "Inc_PC";
    .port_info 9 /OUTPUT 1 "Load_Rst";
    .port_info 10 /OUTPUT 3 "Sel_Bus_1_Mux";
    .port_info 11 /OUTPUT 2 "Sel_Bus_2_Mux";
    .port_info 12 /OUTPUT 1 "Load_IR";
    .port_info 13 /OUTPUT 1 "Load_Add_R";
    .port_info 14 /OUTPUT 1 "Load_Reg_Y";
    .port_info 15 /OUTPUT 1 "Load_Reg_Z";
    .port_info 16 /OUTPUT 1 "write";
    .port_info 17 /INPUT 16 "instruction";
    .port_info 18 /INPUT 1 "zero";
    .port_info 19 /OUTPUT 12 "MAR";
    .port_info 20 /INPUT 1 "clk";
    .port_info 21 /INPUT 1 "rst";
P_000001b60aefa050 .param/l "ADD" 0 4 287, +C4<00000000000000000000000000000000>;
P_000001b60aefa088 .param/l "AND" 0 4 288, +C4<00000000000000000000000000001010>;
P_000001b60aefa0c0 .param/l "CMP" 0 4 287, +C4<00000000000000000000000000000001>;
P_000001b60aefa0f8 .param/l "DEC" 0 4 288, +C4<00000000000000000000000000001001>;
P_000001b60aefa130 .param/l "HLT" 0 4 287, +C4<00000000000000000000000000000111>;
P_000001b60aefa168 .param/l "INC" 0 4 288, +C4<00000000000000000000000000001000>;
P_000001b60aefa1a0 .param/l "IOR" 0 4 288, +C4<00000000000000000000000000001011>;
P_000001b60aefa1d8 .param/l "JEZ" 0 4 287, +C4<00000000000000000000000000000101>;
P_000001b60aefa210 .param/l "JMP" 0 4 287, +C4<00000000000000000000000000000100>;
P_000001b60aefa248 .param/l "JPS" 0 4 287, +C4<00000000000000000000000000000110>;
P_000001b60aefa280 .param/l "LDA" 0 4 287, +C4<00000000000000000000000000000010>;
P_000001b60aefa2b8 .param/l "MOV" 0 4 287, +C4<00000000000000000000000000000011>;
P_000001b60aefa2f0 .param/l "MXF" 0 4 288, +C4<00000000000000000000000000001110>;
P_000001b60aefa328 .param/l "MXT" 0 4 288, +C4<00000000000000000000000000001111>;
P_000001b60aefa360 .param/l "R3" 0 4 300, +C4<00000000000000000000000000000011>;
P_000001b60aefa398 .param/l "RA" 0 4 300, +C4<00000000000000000000000000000000>;
P_000001b60aefa3d0 .param/l "RB" 0 4 300, +C4<00000000000000000000000000000001>;
P_000001b60aefa408 .param/l "RIX" 0 4 300, +C4<00000000000000000000000000000010>;
P_000001b60aefa440 .param/l "SHL" 0 4 288, +C4<00000000000000000000000000001100>;
P_000001b60aefa478 .param/l "SHR" 0 4 288, +C4<00000000000000000000000000001101>;
P_000001b60aefa4b0 .param/l "S_add1" 0 4 294, +C4<00000000000000000000000000000001>;
P_000001b60aefa4e8 .param/l "S_and1" 0 4 294, +C4<00000000000000000000000000000101>;
P_000001b60aefa520 .param/l "S_cmp1" 0 4 294, +C4<00000000000000000000000000000110>;
P_000001b60aefa558 .param/l "S_dec1" 0 4 295, +C4<00000000000000000000000000001000>;
P_000001b60aefa590 .param/l "S_exe1" 0 4 294, +C4<00000000000000000000000000000000>;
P_000001b60aefa5c8 .param/l "S_fet1" 0 4 291, +C4<00000000000000000000000000000001>;
P_000001b60aefa600 .param/l "S_fet2" 0 4 291, +C4<00000000000000000000000000000010>;
P_000001b60aefa638 .param/l "S_halt" 0 4 294, +C4<00000000000000000000000000000100>;
P_000001b60aefa670 .param/l "S_hlt1" 0 4 298, +C4<00000000000000000000000000000011>;
P_000001b60aefa6a8 .param/l "S_idle" 0 4 291, +C4<00000000000000000000000000000000>;
P_000001b60aefa6e0 .param/l "S_inc1" 0 4 294, +C4<00000000000000000000000000000111>;
P_000001b60aefa718 .param/l "S_ior1" 0 4 295, +C4<00000000000000000000000000001001>;
P_000001b60aefa750 .param/l "S_jez1" 0 4 298, +C4<00000000000000000000000000000001>;
P_000001b60aefa788 .param/l "S_jmp1" 0 4 298, +C4<00000000000000000000000000000000>;
P_000001b60aefa7c0 .param/l "S_jps1" 0 4 298, +C4<00000000000000000000000000000010>;
P_000001b60aefa7f8 .param/l "S_ld1" 0 4 294, +C4<00000000000000000000000000000010>;
P_000001b60aefa830 .param/l "S_ld2" 0 4 294, +C4<00000000000000000000000000000011>;
P_000001b60aefa868 .param/l "S_mov1" 0 4 295, +C4<00000000000000000000000000001100>;
P_000001b60aefa8a0 .param/l "S_mov2" 0 4 295, +C4<00000000000000000000000000001101>;
P_000001b60aefa8d8 .param/l "S_mov3" 0 4 295, +C4<00000000000000000000000000001110>;
P_000001b60aefa910 .param/l "S_mov4" 0 4 295, +C4<00000000000000000000000000001111>;
P_000001b60aefa948 .param/l "S_mxf1" 0 4 298, +C4<00000000000000000000000000000100>;
P_000001b60aefa980 .param/l "S_mxf2" 0 4 298, +C4<00000000000000000000000000000101>;
P_000001b60aefa9b8 .param/l "S_mxt1" 0 4 298, +C4<00000000000000000000000000000110>;
P_000001b60aefa9f0 .param/l "S_mxt2" 0 4 298, +C4<00000000000000000000000000000111>;
P_000001b60aefaa28 .param/l "S_shl1" 0 4 295, +C4<00000000000000000000000000001010>;
P_000001b60aefaa60 .param/l "S_shr1" 0 4 295, +C4<00000000000000000000000000001011>;
P_000001b60aefaa98 .param/l "Sel1_size" 0 4 281, +C4<00000000000000000000000000000011>;
P_000001b60aefaad0 .param/l "Sel2_size" 0 4 281, +C4<00000000000000000000000000000010>;
P_000001b60aefab08 .param/l "decode" 0 4 284, +C4<00000000000000000000000000000010>;
P_000001b60aefab40 .param/l "dest_size" 0 4 281, +C4<00000000000000000000000000000010>;
P_000001b60aefab78 .param/l "execute1" 0 4 284, +C4<00000000000000000000000000000011>;
P_000001b60aefabb0 .param/l "execute2" 0 4 284, +C4<00000000000000000000000000000100>;
P_000001b60aefabe8 .param/l "fetch" 0 4 284, +C4<00000000000000000000000000000001>;
P_000001b60aefac20 .param/l "np_op_size" 0 4 280, +C4<00000000000000000000000000001100>;
P_000001b60aefac58 .param/l "op_size" 0 4 280, +C4<00000000000000000000000000000100>;
P_000001b60aefac90 .param/l "src_size" 0 4 281, +C4<00000000000000000000000000000010>;
P_000001b60aefacc8 .param/l "state_size" 0 4 280, +C4<00000000000000000000000000000100>;
P_000001b60aefad00 .param/l "word_size" 0 4 280, +C4<00000000000000000000000000010000>;
v000001b60aef7da0_0 .var "Inc_PC", 0 0;
v000001b60aef7800_0 .var "Load_Add_R", 0 0;
o000001b60ae9b5f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b60aef8160_0 .net "Load_Hlt", 0 0, o000001b60ae9b5f8;  0 drivers
v000001b60aef85c0_0 .var "Load_IR", 0 0;
v000001b60aef8020_0 .var "Load_MAR_Add_R", 0 0;
v000001b60aef8840_0 .var "Load_MDR", 0 0;
v000001b60aef78a0_0 .var "Load_PC", 0 0;
v000001b60aef88e0_0 .var "Load_R3", 0 0;
v000001b60aef7940_0 .var "Load_RA", 0 0;
v000001b60aef7a80_0 .var "Load_RB", 0 0;
v000001b60aef7bc0_0 .var "Load_RIX", 0 0;
v000001b60aef80c0_0 .var "Load_Reg_Y", 0 0;
v000001b60aef8a20_0 .var "Load_Reg_Z", 0 0;
v000001b60aef8b60_0 .var "Load_Rst", 0 0;
v000001b60af00740_0 .net "MAR", 11 0, L_000001b60af5b9b0;  alias, 1 drivers
v000001b60aefffc0_0 .var "Sel_ALU", 0 0;
v000001b60aeff8e0_0 .var "Sel_Bus_1", 0 0;
v000001b60aeff020_0 .net "Sel_Bus_1_Mux", 2 0, L_000001b60af5bff0;  alias, 1 drivers
v000001b60af00600_0 .net "Sel_Bus_2_Mux", 1 0, L_000001b60af5d030;  alias, 1 drivers
v000001b60aeffde0_0 .var "Sel_Mem", 0 0;
v000001b60af004c0_0 .var "Sel_PC", 0 0;
v000001b60aefef80_0 .var "Sel_R3", 0 0;
v000001b60af00920_0 .var "Sel_RA", 0 0;
v000001b60aeff7a0_0 .var "Sel_RB", 0 0;
v000001b60aeffd40_0 .var "Sel_RIX", 0 0;
v000001b60aeff980_0 .var "Write_PC", 0 0;
L_000001b60af03b28 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001b60aeff840_0 .net/2u *"_ivl_10", 3 0, L_000001b60af03b28;  1 drivers
L_000001b60af03b70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001b60aeffe80_0 .net/2u *"_ivl_12", 3 0, L_000001b60af03b70;  1 drivers
L_000001b60af03bb8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001b60af00880_0 .net/2u *"_ivl_14", 3 0, L_000001b60af03bb8;  1 drivers
L_000001b60af03c00 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001b60af00380_0 .net/2u *"_ivl_16", 3 0, L_000001b60af03c00;  1 drivers
L_000001b60af03c48 .functor BUFT 1, C4<0xxx>, C4<0>, C4<0>, C4<0>;
v000001b60aefff20_0 .net *"_ivl_18", 3 0, L_000001b60af03c48;  1 drivers
v000001b60aeff200_0 .net *"_ivl_20", 3 0, L_000001b60af5c310;  1 drivers
v000001b60af009c0_0 .net *"_ivl_22", 3 0, L_000001b60af5c8b0;  1 drivers
v000001b60af00560_0 .net *"_ivl_24", 3 0, L_000001b60af5b870;  1 drivers
v000001b60af006a0_0 .net *"_ivl_26", 3 0, L_000001b60af5cd10;  1 drivers
v000001b60af007e0_0 .net *"_ivl_28", 3 0, L_000001b60af5cf90;  1 drivers
L_000001b60af03c90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b60aeff3e0_0 .net/2u *"_ivl_32", 2 0, L_000001b60af03c90;  1 drivers
L_000001b60af03cd8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b60aeffa20_0 .net/2u *"_ivl_34", 2 0, L_000001b60af03cd8;  1 drivers
L_000001b60af03d20 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b60af001a0_0 .net/2u *"_ivl_36", 2 0, L_000001b60af03d20;  1 drivers
L_000001b60af03d68 .functor BUFT 1, C4<0xx>, C4<0>, C4<0>, C4<0>;
v000001b60af00420_0 .net *"_ivl_38", 2 0, L_000001b60af03d68;  1 drivers
v000001b60aeff160_0 .net *"_ivl_40", 2 0, L_000001b60af5c130;  1 drivers
v000001b60aeffac0_0 .net *"_ivl_42", 2 0, L_000001b60af5d490;  1 drivers
v000001b60aeff0c0_0 .net *"_ivl_44", 2 0, L_000001b60af5d350;  1 drivers
L_000001b60af03ae0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001b60af00a60_0 .net/2u *"_ivl_8", 3 0, L_000001b60af03ae0;  1 drivers
v000001b60af00060_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60af002e0_0 .net "dest", 1 0, L_000001b60af5c090;  1 drivers
v000001b60aeff2a0_0 .var "err_flag", 0 0;
v000001b60af00b00_0 .net "instruction", 15 0, v000001b60aef4780_0;  alias, 1 drivers
v000001b60af00100_0 .var "next_state", 3 0;
v000001b60aeffb60_0 .net "opcode", 3 0, L_000001b60af5cc70;  1 drivers
v000001b60aeff480_0 .net "rst", 0 0, v000001b60af01d50_0;  alias, 1 drivers
v000001b60af00240_0 .net "src", 1 0, L_000001b60af5c270;  1 drivers
v000001b60aeffc00_0 .var "state", 3 0;
v000001b60aeff340_0 .var "sub_decode_next_state", 3 0;
v000001b60af00ba0_0 .var "sub_decode_state", 3 0;
v000001b60af00c40_0 .var "sub_execute1_next_state", 3 0;
v000001b60aefeda0_0 .var "sub_execute1_state", 3 0;
v000001b60aeffca0_0 .var "sub_execute2_next_state", 3 0;
v000001b60aefee40_0 .var "sub_execute2_state", 3 0;
v000001b60aefeee0_0 .var "sub_fetch_next_state", 3 0;
v000001b60aeff520_0 .var "sub_fetch_state", 3 0;
v000001b60aeff5c0_0 .var "write", 0 0;
v000001b60aeff660_0 .net "zero", 0 0, v000001b60aef56b0_0;  alias, 1 drivers
E_000001b60ae86e30/0 .event anyedge, v000001b60af00ba0_0, v000001b60aefee40_0, v000001b60aefeda0_0, v000001b60aeff520_0;
E_000001b60ae86e30/1 .event anyedge, v000001b60aef56b0_0, v000001b60aeffb60_0, v000001b60aeffc00_0;
E_000001b60ae86e30 .event/or E_000001b60ae86e30/0, E_000001b60ae86e30/1;
L_000001b60af5cc70 .part v000001b60aef4780_0, 12, 4;
L_000001b60af5c270 .part v000001b60aef4780_0, 2, 2;
L_000001b60af5c090 .part v000001b60aef4780_0, 0, 2;
L_000001b60af5b9b0 .part v000001b60aef4780_0, 0, 12;
L_000001b60af5c310 .functor MUXZ 4, L_000001b60af03c48, L_000001b60af03c00, v000001b60af004c0_0, C4<>;
L_000001b60af5c8b0 .functor MUXZ 4, L_000001b60af5c310, L_000001b60af03bb8, v000001b60aefef80_0, C4<>;
L_000001b60af5b870 .functor MUXZ 4, L_000001b60af5c8b0, L_000001b60af03b70, v000001b60aeffd40_0, C4<>;
L_000001b60af5cd10 .functor MUXZ 4, L_000001b60af5b870, L_000001b60af03b28, v000001b60aeff7a0_0, C4<>;
L_000001b60af5cf90 .functor MUXZ 4, L_000001b60af5cd10, L_000001b60af03ae0, v000001b60af00920_0, C4<>;
L_000001b60af5bff0 .part L_000001b60af5cf90, 0, 3;
L_000001b60af5c130 .functor MUXZ 3, L_000001b60af03d68, L_000001b60af03d20, v000001b60aeffde0_0, C4<>;
L_000001b60af5d490 .functor MUXZ 3, L_000001b60af5c130, L_000001b60af03cd8, v000001b60aeff8e0_0, C4<>;
L_000001b60af5d350 .functor MUXZ 3, L_000001b60af5d490, L_000001b60af03c90, v000001b60aefffc0_0, C4<>;
L_000001b60af5d030 .part L_000001b60af5d350, 0, 2;
S_000001b60aef9540 .scope begin, "Output_and_next_state" "Output_and_next_state" 4 342, 4 342 0, S_000001b60aef9220;
 .timescale 0 0;
S_000001b60aef96d0 .scope begin, "State_transitions" "State_transitions" 4 335, 4 335 0, S_000001b60aef9220;
 .timescale 0 0;
S_000001b60aef9d10 .scope module, "M2_SRAM" "Memory_Unit" 4 41, 4 664 0, S_000001b60ae42450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
P_000001b60adc8100 .param/l "memory_size" 0 4 666, +C4<00000000000000000000000100000000>;
P_000001b60adc8138 .param/l "word_size" 0 4 665, +C4<00000000000000000000000000010000>;
L_000001b60ae41880 .functor BUFZ 16, L_000001b60af5b690, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001b60aeff700_0 .net *"_ivl_0", 15 0, L_000001b60af5b690;  1 drivers
v000001b60af021b0_0 .net "address", 15 0, v000001b60ae6f850_0;  alias, 1 drivers
v000001b60af01990_0 .net "clk", 0 0, v000001b60ae6f3f0_0;  alias, 1 drivers
v000001b60af02bb0_0 .net "data_in", 15 0, L_000001b60af5d3f0;  alias, 1 drivers
v000001b60af00e50_0 .net "data_out", 15 0, L_000001b60ae41880;  alias, 1 drivers
v000001b60af02890 .array "memory", 0 255, 15 0;
v000001b60af00db0_0 .net "write", 0 0, v000001b60aeff5c0_0;  alias, 1 drivers
E_000001b60ae87e70 .event posedge, v000001b60ae6f3f0_0;
L_000001b60af5b690 .array/port v000001b60af02890, v000001b60ae6f850_0;
    .scope S_000001b60ae63ef0;
T_0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60ae6f3f0_0, 0, 1;
T_0.0 ;
    %delay 10, 0;
    %load/vec4 v000001b60ae6f3f0_0;
    %inv;
    %store/vec4 v000001b60ae6f3f0_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_000001b60adf9dc0;
T_1 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef6790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b60aef6290_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b60aef65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001b60aef6c90_0;
    %assign/vec4 v000001b60aef6290_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b60adf9f50;
T_2 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef5d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b60aef6330_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b60aef5390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001b60aef6f10_0;
    %assign/vec4 v000001b60aef6330_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b60adfdb20;
T_3 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef6a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b60aef5e30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b60aef61f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001b60aef59d0_0;
    %assign/vec4 v000001b60aef5e30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b60adfdcb0;
T_4 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef6dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b60aef6d30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b60aef5f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001b60aef6bf0_0;
    %assign/vec4 v000001b60aef6d30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b60ae3ce80;
T_5 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef6010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b60aef56b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b60aef57f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001b60aef5610_0;
    %assign/vec4 v000001b60aef56b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b60add5e60;
T_6 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef4000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b60ae6f850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b60aef48c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b60ae65310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001b60aef40a0_0;
    %pad/u 16;
    %assign/vec4 v000001b60ae6f850_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001b60ae65270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001b60ae6f710_0;
    %assign/vec4 v000001b60ae6f850_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001b60ae6f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v000001b60aef4be0_0;
    %assign/vec4 v000001b60aef48c0_0, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b60ae3d010;
T_7 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef6150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b60aef60b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b60aef6150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b60aef60b0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b60add5ff0;
T_8 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef36a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b60aef4780_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b60aef4c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001b60aef4d20_0;
    %assign/vec4 v000001b60aef4780_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b60adda560;
T_9 ;
    %wait E_000001b60ae86cf0;
    %load/vec4 v000001b60aef66f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b60aef68d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b60aef52f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001b60aef5930_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v000001b60aef68d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001b60aef6470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000001b60aef68d0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001b60aef68d0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001b60aef6650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v000001b60aef5c50_0;
    %assign/vec4 v000001b60aef68d0_0, 0;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b60adf6640;
T_10 ;
    %wait E_000001b60ae86cb0;
    %load/vec4 v000001b60ae6f670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.0 ;
    %load/vec4 v000001b60ae6f030_0;
    %load/vec4 v000001b60ae6f0d0_0;
    %add;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.1 ;
    %load/vec4 v000001b60ae6f030_0;
    %inv;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.2 ;
    %load/vec4 v000001b60ae6f030_0;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.4 ;
    %load/vec4 v000001b60ae6f030_0;
    %subi 1, 0, 16;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.5 ;
    %load/vec4 v000001b60ae6f030_0;
    %addi 1, 0, 16;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v000001b60ae6f030_0;
    %load/vec4 v000001b60ae6f0d0_0;
    %and;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v000001b60ae6f030_0;
    %load/vec4 v000001b60ae6f0d0_0;
    %or;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v000001b60ae6f030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v000001b60ae6f030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v000001b60ae6f030_0;
    %addi 1, 0, 16;
    %store/vec4 v000001b60ae6f350_0, 0, 16;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b60aef9220;
T_11 ;
    %wait E_000001b60ae86cf0;
    %fork t_1, S_000001b60aef96d0;
    %jmp t_0;
    .scope S_000001b60aef96d0;
t_1 ;
    %load/vec4 v000001b60aeff480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60aeffc00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b60af00100_0;
    %assign/vec4 v000001b60aeffc00_0, 0;
T_11.1 ;
    %load/vec4 v000001b60aeff480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60aeff520_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001b60aefeee0_0;
    %assign/vec4 v000001b60aeff520_0, 0;
T_11.3 ;
    %load/vec4 v000001b60aeff480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60af00ba0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000001b60aeff340_0;
    %assign/vec4 v000001b60af00ba0_0, 0;
T_11.5 ;
    %load/vec4 v000001b60aeff480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60aefeda0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v000001b60af00c40_0;
    %assign/vec4 v000001b60aefeda0_0, 0;
T_11.7 ;
    %load/vec4 v000001b60aeff480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60aefee40_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000001b60aeffca0_0;
    %assign/vec4 v000001b60aefee40_0, 0;
T_11.9 ;
    %end;
    .scope S_000001b60aef9220;
t_0 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b60aef9220;
T_12 ;
    %wait E_000001b60ae86e30;
    %fork t_3, S_000001b60aef9540;
    %jmp t_2;
    .scope S_000001b60aef9540;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aeff7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aeffd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aefef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60af004c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef7a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef7bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef88e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef78a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef8840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef8020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef85c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef80c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef7da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aeff980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aef8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aeffde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aeff5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60aeff2a0_0, 0, 1;
    %load/vec4 v000001b60aeffc00_0;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %load/vec4 v000001b60aeff520_0;
    %store/vec4 v000001b60aefeee0_0, 0, 4;
    %load/vec4 v000001b60af00ba0_0;
    %store/vec4 v000001b60aeff340_0, 0, 4;
    %load/vec4 v000001b60aeffc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60aefeee0_0, 0, 4;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v000001b60aeff520_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %jmp T_12.9;
T_12.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60aefeee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef85c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7da0_0, 0, 1;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b60aefeee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af004c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7800_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v000001b60aeffb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %jmp T_12.27;
T_12.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b60aeffca0_0, 0, 4;
    %jmp T_12.27;
T_12.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60aeffca0_0, 0, 4;
    %jmp T_12.27;
T_12.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b60aeffca0_0, 0, 4;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60aeffca0_0, 0, 4;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v000001b60af00c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.42, 6;
    %jmp T_12.43;
T_12.28 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %jmp T_12.43;
T_12.29 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef80c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff7a0_0, 0, 1;
    %jmp T_12.43;
T_12.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffde0_0, 0, 1;
    %load/vec4 v000001b60af00740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff2a0_0, 0, 1;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7a80_0, 0, 1;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.43;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af004c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7800_0, 0, 1;
    %jmp T_12.43;
T_12.32 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffde0_0, 0, 1;
    %jmp T_12.43;
T_12.33 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %jmp T_12.43;
T_12.34 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7800_0, 0, 1;
    %jmp T_12.43;
T_12.35 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af004c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7800_0, 0, 1;
    %jmp T_12.43;
T_12.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef80c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff7a0_0, 0, 1;
    %jmp T_12.43;
T_12.37 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %jmp T_12.43;
T_12.38 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %jmp T_12.43;
T_12.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %jmp T_12.43;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b60af00c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef80c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %jmp T_12.43;
T_12.41 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %jmp T_12.43;
T_12.42 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af00920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7940_0, 0, 1;
    %jmp T_12.43;
T_12.43 ;
    %pop/vec4 1;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v000001b60aeffca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %jmp T_12.56;
T_12.48 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff980_0, 0, 1;
    %jmp T_12.56;
T_12.49 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %load/vec4 v000001b60aeff660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.57, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff980_0, 0, 1;
T_12.57 ;
    %jmp T_12.56;
T_12.50 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %load/vec4 v000001b60aeff660_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_12.59, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff980_0, 0, 1;
T_12.59 ;
    %jmp T_12.56;
T_12.51 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b60aeffca0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8b60_0, 0, 1;
    %jmp T_12.56;
T_12.52 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b60aeffca0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8020_0, 0, 1;
    %jmp T_12.56;
T_12.53 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeff8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %jmp T_12.56;
T_12.54 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b60aeffca0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8020_0, 0, 1;
    %jmp T_12.56;
T_12.55 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b60af00100_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aefffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aeffd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef7bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60aef8a20_0, 0, 1;
    %jmp T_12.56;
T_12.56 ;
    %pop/vec4 1;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b60aef9220;
t_2 %join;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001b60aef9d10;
T_13 ;
    %wait E_000001b60ae87e70;
    %load/vec4 v000001b60af00db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001b60af02bb0_0;
    %ix/getv 4, v000001b60af021b0_0;
    %store/vec4a v000001b60af02890, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001b60ae99230;
T_14 ;
    %delay 2800, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001b60ae99230;
T_15 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60af01d50_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v000001b60af01670_0, 0, 17;
T_15.0 ;
    %load/vec4 v000001b60af01670_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v000001b60af01670_0;
    %store/vec4a v000001b60af02890, 4, 0;
    %load/vec4 v000001b60af01670_0;
    %addi 1, 0, 17;
    %store/vec4 v000001b60af01670_0, 0, 17;
    %jmp T_15.0;
T_15.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b60af01d50_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000001b60ae99230;
T_16 ;
    %vpi_call 2 30 "$dumpfile", "RISC_SPM.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b60af02890, 4, 0;
    %pushi/vec4 1458, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b60af02890, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b60af02890, 4, 0;
    %pushi/vec4 53248, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b60af02890, 4, 0;
    %pushi/vec4 28672, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b60af02890, 4, 0;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\test_RISC_SPM.v";
    "./Clock_Unit.v";
    "./RISC_SPM.v";
