/*******************************************************************************
 * This file is part of logisim-evolution.
 *
 *   logisim-evolution is free software: you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation, either version 3 of the License, or
 *   (at your option) any later version.
 *
 *   logisim-evolution is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *   GNU General Public License for more details.
 *
 *   You should have received a copy of the GNU General Public License
 *   along with logisim-evolution.  If not, see <http://www.gnu.org/licenses/>.
 *
 *   Original code by Carl Burch (http://www.cburch.com), 2011.
 *   Subsequent modifications by :
 *     + Haute École Spécialisée Bernoise
 *       http://www.bfh.ch
 *     + Haute École du paysage, d'ingénierie et d'architecture de Genève
 *       http://hepia.hesge.ch/
 *     + Haute École d'Ingénierie et de Gestion du Canton de Vaud
 *       http://www.heig-vd.ch/
 *   The project is currently maintained by :
 *     + REDS Institute - HEIG-VD
 *       Yverdon-les-Bains, Switzerland
 *       http://reds.heig-vd.ch
 *******************************************************************************/
package com.cburch.logisim.std.wiring;

import java.util.ArrayList;
import java.util.SortedMap;
import java.util.TreeMap;

import com.bfh.logisim.designrulecheck.Netlist;
import com.bfh.logisim.designrulecheck.NetlistComponent;
import com.bfh.logisim.fpgagui.FPGAReport;
import com.bfh.logisim.hdlgenerator.AbstractHDLGeneratorFactory;
import com.bfh.logisim.hdlgenerator.TickComponentHDLGeneratorFactory;
import com.cburch.logisim.comp.Component;
import com.cburch.logisim.data.AttributeSet;

public class ClockHDLGeneratorFactory extends AbstractHDLGeneratorFactory {

	public static final int NrOfClockBits = 5;
	public static final int DerivedClockIndex = 0;
	public static final int InvertedDerivedClockIndex = 1;
	public static final int PositiveEdgeTickIndex = 2;
	public static final int NegativeEdgeTickIndex = 3;
	public static final int GlobalClockIndex = 4;
	private static final String HighTickStr = "HighTicks";
	private static final int HighTickId = -1;
	private static final String LowTickStr = "LowTicks";
	private static final int LowTickId = -2;
	private static final String NrOfBitsStr = "NrOfBits";
	private static final int NrOfBitsId = -3;

	private String GetClockNetName(Component comp, Netlist TheNets) {
		StringBuffer Contents = new StringBuffer();
		int ClockNetId = TheNets.GetClockSourceId(comp);
		if (ClockNetId >= 0) {
			Contents.append(ClockTreeName + Integer.toString(ClockNetId));
		}
		return Contents.toString();
	}

	@Override
	public String getComponentStringIdentifier() {
		return "CLOCKGEN";
	}

	@Override
	public SortedMap<String, Integer> GetInputList(Netlist TheNetlist,
			AttributeSet attrs) {
		SortedMap<String, Integer> Inputs = new TreeMap<String, Integer>();
		Inputs.put("GlobalClock", 1);
		Inputs.put("ClockTick", 1);
		return Inputs;
	}

	@Override
	public ArrayList<String> GetModuleFunctionality(Netlist TheNetlist,
			AttributeSet attrs, FPGAReport Reporter, String HDLType) {
		ArrayList<String> Contents = new ArrayList<String>();
		Contents.addAll(MakeRemarkBlock(
				"Here the output signals are defines; we synchronize them all on the main clock",
				3, HDLType));
		if (HDLType.equals(VHDL)) {
			Contents.add("   ClockBus <= GlobalClock&s_output_regs;");
			Contents.add("   makeOutputs : PROCESS( GlobalClock )");
			Contents.add("   BEGIN");
			Contents.add("      IF (GlobalClock'event AND (GlobalClock = '1')) THEN");
			Contents.add("         s_output_regs(0)  <= s_derived_clock_reg;");
			Contents.add("         s_output_regs(1)  <= NOT(s_derived_clock_reg);");
			Contents.add("         s_output_regs(2)  <= NOT(s_derived_clock_reg) AND --rising edge tick");
			Contents.add("                              ClockTick AND");
			Contents.add("                              s_counter_is_zero;");
			Contents.add("         s_output_regs(3)  <= s_derived_clock_reg AND --falling edge tick");
			Contents.add("                              ClockTick AND");
			Contents.add("                              s_counter_is_zero;");
			Contents.add("      END IF;");
			Contents.add("   END PROCESS makeOutputs;");
		} else {
			Contents.add("   assign ClockBus = {GlobalClock,s_output_regs};");
			Contents.add("   always @(posedge GlobalClock)");
			Contents.add("   begin");
			Contents.add("      s_output_regs[0] <= s_derived_clock_reg;");
			Contents.add("      s_output_regs[1] <= ~s_derived_clock_reg;");
			Contents.add("      s_output_regs[2] <= ~s_derived_clock_reg & ClockTick & s_counter_is_zero;");
			Contents.add("      s_output_regs[3] <= s_derived_clock_reg & ClockTick & s_counter_is_zero;");
			Contents.add("   end");
		}
		Contents.add("");
		Contents.addAll(MakeRemarkBlock("Here the control signals are defined",
				3, HDLType));
		if (HDLType.equals(VHDL)) {
			Contents.add("   s_counter_is_zero <= '1' WHEN s_counter_reg = std_logic_vector(to_unsigned(0,"
					+ NrOfBitsStr + ")) ELSE '0';");
			Contents.add("   s_counter_next    <= std_logic_vector(unsigned(s_counter_reg) - 1)");
			Contents.add("                           WHEN s_counter_is_zero = '0' ELSE");
			Contents.add("                        std_logic_vector(to_unsigned(("
					+ LowTickStr + "-1)," + NrOfBitsStr + "))");
			Contents.add("                           WHEN s_derived_clock_reg = '1' ELSE");
			Contents.add("                        std_logic_vector(to_unsigned(("
					+ HighTickStr + "-1)," + NrOfBitsStr + "));");
		} else {
			Contents.add("   assign s_counter_is_zero = (s_counter_reg == 0) ? 1'b1 : 1'b0;");
			Contents.add("   assign s_counter_next = (s_counter_is_zero == 1'b0) ? s_counter_reg - 1 :");
			Contents.add("                           (s_derived_clock_reg == 1'b1) ? "
					+ LowTickStr + " - 1 :");
			Contents.add("                                                           "
					+ HighTickStr + " - 1;");
			Contents.add("");
			Contents.addAll(MakeRemarkBlock(
					"Here the initial values are defined (for simulation only)",
					3, HDLType));
			Contents.add("   initial");
			Contents.add("   begin");
			Contents.add("      s_output_regs = 0;");
			Contents.add("      s_derived_clock_reg = 0;");
			Contents.add("      s_counter_reg = 0;");
			Contents.add("   end");
		}
		Contents.add("");
		Contents.addAll(MakeRemarkBlock("Here the state registers are defined",
				3, HDLType));
		if (HDLType.equals(VHDL)) {
			Contents.add("   makeDerivedClock : PROCESS( GlobalClock , ClockTick , s_counter_is_zero ,");
			Contents.add("                               s_derived_clock_reg)");
			Contents.add("   BEGIN");
			Contents.add("      IF (GlobalClock'event AND (GlobalClock = '1')) THEN");
			Contents.add("         IF (s_derived_clock_reg /= '0' AND s_derived_clock_reg /= '1') THEN --For simulation only");
			Contents.add("            s_derived_clock_reg <= '0';");
			Contents.add("         ELSIF (s_counter_is_zero = '1' AND ClockTick = '1') THEN");
			Contents.add("            s_derived_clock_reg <= NOT(s_derived_clock_reg);");
			Contents.add("         END IF;");
			Contents.add("      END IF;");
			Contents.add("   END PROCESS makeDerivedClock;");
			Contents.add("");
			Contents.add("   makeCounter : PROCESS( GlobalClock , ClockTick , s_counter_next ,");
			Contents.add("                          s_derived_clock_reg )");
			Contents.add("   BEGIN");
			Contents.add("      IF (GlobalClock'event AND (GlobalClock = '1')) THEN");
			Contents.add("         IF (s_derived_clock_reg /= '0' AND s_derived_clock_reg /= '1') THEN --For simulation only");
			Contents.add("            s_counter_reg <= (OTHERS => '0');");
			Contents.add("         ELSIF (ClockTick = '1') THEN");
			Contents.add("            s_counter_reg <= s_counter_next;");
			Contents.add("         END IF;");
			Contents.add("      END IF;");
			Contents.add("   END PROCESS makeCounter;");
		} else {
			Contents.add("   always @(posedge GlobalClock)");
			Contents.add("   begin");
			Contents.add("      if (s_counter_is_zero & ClockTick)");
			Contents.add("      begin");
			Contents.add("         s_derived_clock_reg <= ~s_derived_clock_reg;");
			Contents.add("      end");
			Contents.add("   end");
			Contents.add("");
			Contents.add("   always @(posedge GlobalClock)");
			Contents.add("   begin");
			Contents.add("      if (ClockTick)");
			Contents.add("      begin");
			Contents.add("         s_counter_reg <= s_counter_next;");
			Contents.add("      end");
			Contents.add("   end");
		}
		Contents.add("");
		return Contents;
	}

	@Override
	public SortedMap<String, Integer> GetOutputList(Netlist TheNetlist,
			AttributeSet attrs) {
		SortedMap<String, Integer> Outputs = new TreeMap<String, Integer>();
		Outputs.put("ClockBus", NrOfClockBits);
		return Outputs;
	}

	@Override
	public SortedMap<Integer, String> GetParameterList(AttributeSet attrs) {
		SortedMap<Integer, String> Parameters = new TreeMap<Integer, String>();
		Parameters.put(HighTickId, HighTickStr);
		Parameters.put(LowTickId, LowTickStr);
		Parameters.put(NrOfBitsId, NrOfBitsStr);
		return Parameters;
	}

	@Override
	public SortedMap<String, Integer> GetParameterMap(Netlist Nets,
			NetlistComponent ComponentInfo, FPGAReport Reporter) {
		SortedMap<String, Integer> ParameterMap = new TreeMap<String, Integer>();
		int HighTicks = ComponentInfo.GetComponent().getAttributeSet()
				.getValue(Clock.ATTR_HIGH).intValue();
		int LowTicks = ComponentInfo.GetComponent().getAttributeSet()
				.getValue(Clock.ATTR_LOW).intValue();
		int MaxValue = (HighTicks > LowTicks) ? HighTicks : LowTicks;
		int nr_of_bits = 0;
		while (MaxValue != 0) {
			nr_of_bits++;
			MaxValue /= 2;
		}
		ParameterMap.put(HighTickStr, HighTicks);
		ParameterMap.put(LowTickStr, LowTicks);
		ParameterMap.put(NrOfBitsStr, nr_of_bits);
		return ParameterMap;
	}

	@Override
	public SortedMap<String, String> GetPortMap(Netlist Nets,
			NetlistComponent ComponentInfo, FPGAReport Reporter, String HDLType) {
		SortedMap<String, String> PortMap = new TreeMap<String, String>();
		PortMap.put("GlobalClock", TickComponentHDLGeneratorFactory.FPGAClock);
		PortMap.put("ClockTick", TickComponentHDLGeneratorFactory.FPGATick);
		PortMap.put("ClockBus",
				"s_" + GetClockNetName(ComponentInfo.GetComponent(), Nets));
		return PortMap;
	}

	@Override
	public SortedMap<String, Integer> GetRegList(AttributeSet attrs,
			String HDLType) {
		SortedMap<String, Integer> Regs = new TreeMap<String, Integer>();
		Regs.put("s_output_regs", NrOfClockBits - 1);
		Regs.put("s_counter_reg", NrOfBitsId);
		Regs.put("s_derived_clock_reg", 1);
		return Regs;
	}

	@Override
	public String GetSubDir() {
		/*
		 * this method returns the module directory where the HDL code needs to
		 * be placed
		 */
		return "base";
	}

	@Override
	public SortedMap<String, Integer> GetWireList(AttributeSet attrs,
			Netlist Nets) {
		SortedMap<String, Integer> Wires = new TreeMap<String, Integer>();
		Wires.put("s_counter_next", NrOfBitsId);
		Wires.put("s_counter_is_zero", 1);
		return Wires;
	}

	@Override
	public boolean HDLTargetSupported(String HDLType, AttributeSet attrs) {
		return true;
	}
}
