/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [18:0] _04_;
  wire [30:0] _05_;
  wire [3:0] _06_;
  wire [26:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [27:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [25:0] _08_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _08_ <= 26'h0000000;
    else _08_ <= { celloutsig_0_14z[12:1], _06_[3:2], _01_, _06_[0], _06_[3:2], _01_, _06_[0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z };
  assign { _07_[26:15], _07_[13:0] } = _08_;
  assign celloutsig_1_2z = in_data[113] ? in_data[126] : celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_1z ? celloutsig_1_0z[2] : celloutsig_1_1z;
  assign celloutsig_1_13z = celloutsig_1_4z[2] ? celloutsig_1_10z : celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_13z ? celloutsig_1_8z : celloutsig_1_4z[0];
  assign celloutsig_0_10z = celloutsig_0_9z ? celloutsig_0_8z : celloutsig_0_7z;
  assign celloutsig_0_19z = celloutsig_0_10z ? celloutsig_0_14z[7] : celloutsig_0_4z;
  assign celloutsig_0_27z = celloutsig_0_2z[2] ? celloutsig_0_2z[0] : celloutsig_0_17z;
  assign celloutsig_0_12z = ~(celloutsig_0_3z & celloutsig_0_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_5z & celloutsig_0_13z[3]);
  assign celloutsig_1_18z = ~((in_data[152] | _03_) & celloutsig_1_8z);
  assign celloutsig_0_9z = ~((in_data[23] | celloutsig_0_3z) & celloutsig_0_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_1z | celloutsig_0_0z) & celloutsig_0_4z);
  assign celloutsig_0_25z = ~((celloutsig_0_4z | celloutsig_0_24z[3]) & celloutsig_0_18z);
  assign celloutsig_0_4z = celloutsig_0_1z | ~(celloutsig_0_2z[2]);
  assign celloutsig_1_4z = { in_data[154:153], celloutsig_1_3z, celloutsig_1_1z } + { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  reg [2:0] _24_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _24_ <= 3'h0;
    else _24_ <= { celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_34z };
  assign out_data[34:32] = _24_;
  reg [3:0] _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _25_ <= 4'h0;
    else _25_ <= { celloutsig_0_2z, celloutsig_0_5z };
  assign { _06_[3:2], _01_, _06_[0] } = _25_;
  reg [30:0] _26_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 31'h00000000;
    else _26_ <= { in_data[121:104], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z };
  assign { _05_[30:23], _02_, _05_[21:8], _03_, _05_[6:0] } = _26_;
  reg [2:0] _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _27_ <= 3'h0;
    else _27_ <= { celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_8z };
  assign { _04_[6], _00_, _04_[4] } = _27_;
  assign celloutsig_1_1z = { in_data[168:166], celloutsig_1_0z } >= { celloutsig_1_0z[2:0], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[84:76], celloutsig_0_2z, celloutsig_0_4z } > { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, _06_[3:2], _01_, _06_[0], celloutsig_0_1z, celloutsig_0_0z, _06_[3:2], _01_, _06_[0] } > { in_data[2:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[26:13] <= in_data[54:41];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z } <= { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[122], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } <= in_data[151:140];
  assign celloutsig_0_7z = { in_data[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } <= { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[35:29], celloutsig_0_0z } && { in_data[74:69], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_13z[7:1], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_11z } && { _07_[23:15], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_21z[19:11], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_25z } && { celloutsig_0_21z[26:11], celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[74], celloutsig_0_1z, celloutsig_0_1z } || { in_data[21:20], celloutsig_0_0z };
  assign celloutsig_0_43z = celloutsig_0_2z || celloutsig_0_21z[24:22];
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z } || { in_data[180:172], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_1z & ~(celloutsig_1_7z);
  assign celloutsig_0_24z = { celloutsig_0_2z, celloutsig_0_18z, _04_[6], _00_, _04_[4], celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_12z, _06_[3:2], _01_, _06_[0], celloutsig_0_16z };
  assign celloutsig_0_8z = ~^ { in_data[59:51], celloutsig_0_1z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[108:105] <<< in_data[118:115];
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z } <<< { in_data[86:84], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[67:65] ^ in_data[7:5];
  assign celloutsig_0_34z = ~((celloutsig_0_2z[0] & celloutsig_0_5z) | (_06_[0] & celloutsig_0_16z));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_5z) | (celloutsig_1_3z & celloutsig_1_4z[3]));
  assign celloutsig_1_10z = ~((celloutsig_1_9z & celloutsig_1_7z) | (celloutsig_1_9z & celloutsig_1_6z));
  assign { celloutsig_0_14z[4], celloutsig_0_14z[10], celloutsig_0_14z[6], celloutsig_0_14z[3:1], celloutsig_0_14z[8], celloutsig_0_14z[5], celloutsig_0_14z[12:11], celloutsig_0_14z[9], celloutsig_0_14z[7] } = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, in_data[63:62], celloutsig_0_0z, celloutsig_0_0z } ^ { _06_[2], celloutsig_0_13z[4], celloutsig_0_13z[0], _01_, _06_[0], celloutsig_0_1z, celloutsig_0_13z[2], _06_[3], celloutsig_0_13z[6:5], celloutsig_0_13z[3], celloutsig_0_13z[1] };
  assign { celloutsig_0_21z[0], celloutsig_0_21z[16:8], celloutsig_0_21z[22], celloutsig_0_21z[17], celloutsig_0_21z[1], celloutsig_0_21z[21:18], celloutsig_0_21z[7], celloutsig_0_21z[4:2], celloutsig_0_21z[27:23] } = { celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, _06_[3:2], _01_, _06_[0], celloutsig_0_4z, celloutsig_0_2z, in_data[66:62] } ^ { celloutsig_0_0z, celloutsig_0_14z[10:2], celloutsig_0_2z[2], celloutsig_0_14z[11], celloutsig_0_18z, celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_14z[12], celloutsig_0_14z[1], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_13z[4:1], celloutsig_0_0z };
  assign { _04_[18:8], _04_[5], _04_[3:0] } = { celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_17z, _00_, celloutsig_0_12z, celloutsig_0_2z };
  assign { _05_[22], _05_[7] } = { _02_, _03_ };
  assign _06_[1] = _01_;
  assign _07_[14] = 1'h0;
  assign celloutsig_0_14z[0] = 1'h0;
  assign celloutsig_0_21z[6:5] = { celloutsig_0_17z, 1'h0 };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z };
endmodule
