Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Oct 30 19:51:31 2016
| Host         : ECE400-9877QW1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.318        0.000                      0                 3102        0.045        0.000                      0                 3102        3.750        0.000                       0                   982  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.318        0.000                      0                 3102        0.045        0.000                      0                 3102        3.750        0.000                       0                   982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 3.059ns (35.266%)  route 5.615ns (64.734%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.711     5.314    U_RX/U_SFD_CORR/clk
    SLICE_X4Y79          FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  U_RX/U_SFD_CORR/shreg_reg[133]/Q
                         net (fo=4, routed)           0.844     6.613    U_RX/U_SFD_CORR/p_0_in[134]
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     6.737 r  U_RX/U_SFD_CORR/g0_b2__28/O
                         net (fo=4, routed)           0.859     7.597    U_RX/U_SFD_CORR/g0_b2__28_n_0
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.150     7.747 r  U_RX/U_SFD_CORR/csum[7]_i_93/O
                         net (fo=3, routed)           0.969     8.716    U_RX/U_SFD_CORR/csum[7]_i_93_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.352     9.068 r  U_RX/U_SFD_CORR/csum[7]_i_126/O
                         net (fo=1, routed)           0.703     9.771    U_RX/U_SFD_CORR/csum[7]_i_126_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.328    10.099 r  U_RX/U_SFD_CORR/csum[7]_i_75/O
                         net (fo=4, routed)           0.682    10.781    U_RX/U_SFD_CORR/csum[7]_i_75_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.152    10.933 r  U_RX/U_SFD_CORR/csum[7]_i_28/O
                         net (fo=2, routed)           0.579    11.513    U_RX/U_SFD_CORR/csum[7]_i_28_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.374    11.887 r  U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.457    12.344    U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X4Y82          LUT3 (Prop_lut3_I2_O)        0.326    12.670 r  U_RX/U_SFD_CORR/csum[7]_i_4/O
                         net (fo=1, routed)           0.521    13.191    U_RX/U_SFD_CORR/csum[7]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.717 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.717    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.988 r  U_RX/U_SFD_CORR/csum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    13.988    U_RX/U_SFD_CORR/csum_reg[8]_i_1_n_3
    SLICE_X5Y83          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.596    15.019    U_RX/U_SFD_CORR/clk
    SLICE_X5Y83          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[8]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.046    15.305    U_RX/U_SFD_CORR/csum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 2.877ns (33.879%)  route 5.615ns (66.121%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.711     5.314    U_RX/U_SFD_CORR/clk
    SLICE_X4Y79          FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  U_RX/U_SFD_CORR/shreg_reg[133]/Q
                         net (fo=4, routed)           0.844     6.613    U_RX/U_SFD_CORR/p_0_in[134]
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     6.737 r  U_RX/U_SFD_CORR/g0_b2__28/O
                         net (fo=4, routed)           0.859     7.597    U_RX/U_SFD_CORR/g0_b2__28_n_0
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.150     7.747 r  U_RX/U_SFD_CORR/csum[7]_i_93/O
                         net (fo=3, routed)           0.969     8.716    U_RX/U_SFD_CORR/csum[7]_i_93_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.352     9.068 r  U_RX/U_SFD_CORR/csum[7]_i_126/O
                         net (fo=1, routed)           0.703     9.771    U_RX/U_SFD_CORR/csum[7]_i_126_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.328    10.099 r  U_RX/U_SFD_CORR/csum[7]_i_75/O
                         net (fo=4, routed)           0.682    10.781    U_RX/U_SFD_CORR/csum[7]_i_75_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.152    10.933 r  U_RX/U_SFD_CORR/csum[7]_i_28/O
                         net (fo=2, routed)           0.579    11.513    U_RX/U_SFD_CORR/csum[7]_i_28_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.374    11.887 r  U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.457    12.344    U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X4Y82          LUT3 (Prop_lut3_I2_O)        0.326    12.670 r  U_RX/U_SFD_CORR/csum[7]_i_4/O
                         net (fo=1, routed)           0.521    13.191    U_RX/U_SFD_CORR/csum[7]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    13.806 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.806    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_4
    SLICE_X5Y82          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.595    15.018    U_RX/U_SFD_CORR/clk
    SLICE_X5Y82          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[7]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.062    15.320    U_RX/U_SFD_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 2.818ns (33.416%)  route 5.615ns (66.584%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.711     5.314    U_RX/U_SFD_CORR/clk
    SLICE_X4Y79          FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  U_RX/U_SFD_CORR/shreg_reg[133]/Q
                         net (fo=4, routed)           0.844     6.613    U_RX/U_SFD_CORR/p_0_in[134]
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124     6.737 r  U_RX/U_SFD_CORR/g0_b2__28/O
                         net (fo=4, routed)           0.859     7.597    U_RX/U_SFD_CORR/g0_b2__28_n_0
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.150     7.747 r  U_RX/U_SFD_CORR/csum[7]_i_93/O
                         net (fo=3, routed)           0.969     8.716    U_RX/U_SFD_CORR/csum[7]_i_93_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.352     9.068 r  U_RX/U_SFD_CORR/csum[7]_i_126/O
                         net (fo=1, routed)           0.703     9.771    U_RX/U_SFD_CORR/csum[7]_i_126_n_0
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.328    10.099 r  U_RX/U_SFD_CORR/csum[7]_i_75/O
                         net (fo=4, routed)           0.682    10.781    U_RX/U_SFD_CORR/csum[7]_i_75_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.152    10.933 r  U_RX/U_SFD_CORR/csum[7]_i_28/O
                         net (fo=2, routed)           0.579    11.513    U_RX/U_SFD_CORR/csum[7]_i_28_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.374    11.887 r  U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.457    12.344    U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X4Y82          LUT3 (Prop_lut3_I2_O)        0.326    12.670 r  U_RX/U_SFD_CORR/csum[7]_i_4/O
                         net (fo=1, routed)           0.521    13.191    U_RX/U_SFD_CORR/csum[7]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.747 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.747    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_5
    SLICE_X5Y82          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.595    15.018    U_RX/U_SFD_CORR/clk
    SLICE_X5Y82          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[6]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.062    15.320    U_RX/U_SFD_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 2.805ns (33.307%)  route 5.617ns (66.693%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.634     5.237    U_RX/U_SFD_CORR/clk
    SLICE_X8Y80          FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  U_RX/U_SFD_CORR/shreg_reg[96]/Q
                         net (fo=4, routed)           1.100     6.855    U_RX/U_SFD_CORR/p_0_in[97]
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.979 r  U_RX/U_SFD_CORR/g0_b1__3/O
                         net (fo=4, routed)           0.882     7.861    U_RX/U_SFD_CORR/g0_b1__3_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     7.985 r  U_RX/U_SFD_CORR/csum[3]_i_63/O
                         net (fo=2, routed)           0.977     8.961    U_RX/U_SFD_CORR/csum[3]_i_63_n_0
    SLICE_X10Y82         LUT5 (Prop_lut5_I3_O)        0.153     9.114 r  U_RX/U_SFD_CORR/csum[3]_i_35/O
                         net (fo=2, routed)           0.661     9.776    U_RX/U_SFD_CORR/csum[3]_i_35_n_0
    SLICE_X6Y82          LUT3 (Prop_lut3_I2_O)        0.331    10.107 r  U_RX/U_SFD_CORR/csum[3]_i_10/O
                         net (fo=4, routed)           0.694    10.801    U_RX/U_SFD_CORR/csum[3]_i_10_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.153    10.954 r  U_RX/U_SFD_CORR/csum[7]_i_34/O
                         net (fo=2, routed)           0.582    11.536    U_RX/U_SFD_CORR/csum[7]_i_34_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.357    11.893 r  U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.192    12.084    U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X4Y82          LUT3 (Prop_lut3_I0_O)        0.326    12.410 r  U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.529    12.939    U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.324 r  U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.324    U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.658 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.658    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_6
    SLICE_X5Y82          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.595    15.018    U_RX/U_SFD_CORR/clk
    SLICE_X5Y82          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.062    15.303    U_RX/U_SFD_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 2.694ns (32.416%)  route 5.617ns (67.584%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.634     5.237    U_RX/U_SFD_CORR/clk
    SLICE_X8Y80          FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  U_RX/U_SFD_CORR/shreg_reg[96]/Q
                         net (fo=4, routed)           1.100     6.855    U_RX/U_SFD_CORR/p_0_in[97]
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.979 r  U_RX/U_SFD_CORR/g0_b1__3/O
                         net (fo=4, routed)           0.882     7.861    U_RX/U_SFD_CORR/g0_b1__3_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     7.985 r  U_RX/U_SFD_CORR/csum[3]_i_63/O
                         net (fo=2, routed)           0.977     8.961    U_RX/U_SFD_CORR/csum[3]_i_63_n_0
    SLICE_X10Y82         LUT5 (Prop_lut5_I3_O)        0.153     9.114 r  U_RX/U_SFD_CORR/csum[3]_i_35/O
                         net (fo=2, routed)           0.661     9.776    U_RX/U_SFD_CORR/csum[3]_i_35_n_0
    SLICE_X6Y82          LUT3 (Prop_lut3_I2_O)        0.331    10.107 r  U_RX/U_SFD_CORR/csum[3]_i_10/O
                         net (fo=4, routed)           0.694    10.801    U_RX/U_SFD_CORR/csum[3]_i_10_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.153    10.954 r  U_RX/U_SFD_CORR/csum[7]_i_34/O
                         net (fo=2, routed)           0.582    11.536    U_RX/U_SFD_CORR/csum[7]_i_34_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.357    11.893 r  U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.192    12.084    U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X4Y82          LUT3 (Prop_lut3_I0_O)        0.326    12.410 r  U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.529    12.939    U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.324 r  U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.324    U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.547 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.547    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_7
    SLICE_X5Y82          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.595    15.018    U_RX/U_SFD_CORR/clk
    SLICE_X5Y82          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.062    15.303    U_RX/U_SFD_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 2.707ns (34.802%)  route 5.071ns (65.198%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.722     5.325    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X6Y90          FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  U_RX/U_PREAMBLE_CORR/shreg_reg[76]/Q
                         net (fo=4, routed)           0.983     6.826    U_RX/U_PREAMBLE_CORR/p_0_in[77]
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.950 r  U_RX/U_PREAMBLE_CORR/g0_b2__14/O
                         net (fo=2, routed)           0.874     7.824    U_RX/U_PREAMBLE_CORR/g0_b2__14_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.148     7.972 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.605     8.577    U_RX/U_PREAMBLE_CORR/csum[7]_i_40_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.323     8.900 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_25/O
                         net (fo=2, routed)           0.780     9.680    U_RX/U_PREAMBLE_CORR/csum[3]_i_25_n_0
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.358    10.038 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_23/O
                         net (fo=5, routed)           0.839    10.877    U_RX/U_PREAMBLE_CORR/csum[7]_i_23_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.354    11.231 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.990    12.221    U_RX/U_PREAMBLE_CORR/csum[7]_i_10_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.332    12.553 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_5/O
                         net (fo=1, routed)           0.000    12.553    U_RX/U_PREAMBLE_CORR/csum[7]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.103 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.103    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.601    15.024    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X4Y89          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[7]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)       -0.198    15.066    U_RX/U_PREAMBLE_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.737ns (35.052%)  route 5.071ns (64.948%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.722     5.325    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X6Y90          FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  U_RX/U_PREAMBLE_CORR/shreg_reg[76]/Q
                         net (fo=4, routed)           0.983     6.826    U_RX/U_PREAMBLE_CORR/p_0_in[77]
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.950 r  U_RX/U_PREAMBLE_CORR/g0_b2__14/O
                         net (fo=2, routed)           0.874     7.824    U_RX/U_PREAMBLE_CORR/g0_b2__14_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.148     7.972 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.605     8.577    U_RX/U_PREAMBLE_CORR/csum[7]_i_40_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.323     8.900 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_25/O
                         net (fo=2, routed)           0.780     9.680    U_RX/U_PREAMBLE_CORR/csum[3]_i_25_n_0
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.358    10.038 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_23/O
                         net (fo=5, routed)           0.839    10.877    U_RX/U_PREAMBLE_CORR/csum[7]_i_23_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.354    11.231 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.990    12.221    U_RX/U_PREAMBLE_CORR/csum[7]_i_10_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.332    12.553 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_5/O
                         net (fo=1, routed)           0.000    12.553    U_RX/U_PREAMBLE_CORR/csum[7]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.133 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.133    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_5
    SLICE_X4Y89          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.601    15.024    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X4Y89          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[6]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.062    15.326    U_RX/U_PREAMBLE_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 2.334ns (29.785%)  route 5.502ns (70.215%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.634     5.237    U_RX/U_SFD_CORR/clk
    SLICE_X8Y80          FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  U_RX/U_SFD_CORR/shreg_reg[96]/Q
                         net (fo=4, routed)           1.100     6.855    U_RX/U_SFD_CORR/p_0_in[97]
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.979 r  U_RX/U_SFD_CORR/g0_b1__3/O
                         net (fo=4, routed)           0.882     7.861    U_RX/U_SFD_CORR/g0_b1__3_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     7.985 r  U_RX/U_SFD_CORR/csum[3]_i_63/O
                         net (fo=2, routed)           0.977     8.961    U_RX/U_SFD_CORR/csum[3]_i_63_n_0
    SLICE_X10Y82         LUT5 (Prop_lut5_I3_O)        0.153     9.114 r  U_RX/U_SFD_CORR/csum[3]_i_35/O
                         net (fo=2, routed)           0.661     9.776    U_RX/U_SFD_CORR/csum[3]_i_35_n_0
    SLICE_X6Y82          LUT3 (Prop_lut3_I2_O)        0.331    10.107 r  U_RX/U_SFD_CORR/csum[3]_i_10/O
                         net (fo=4, routed)           0.694    10.801    U_RX/U_SFD_CORR/csum[3]_i_10_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.153    10.954 r  U_RX/U_SFD_CORR/csum[7]_i_34/O
                         net (fo=2, routed)           0.582    11.536    U_RX/U_SFD_CORR/csum[7]_i_34_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.357    11.893 r  U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.606    12.499    U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.326    12.825 r  U_RX/U_SFD_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    12.825    U_RX/U_SFD_CORR/csum[3]_i_6_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.073 r  U_RX/U_SFD_CORR/csum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.073    U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_4
    SLICE_X5Y81          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.593    15.016    U_RX/U_SFD_CORR/clk
    SLICE_X5Y81          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[3]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.062    15.301    U_RX/U_SFD_CORR/csum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 2.564ns (33.660%)  route 5.053ns (66.340%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.722     5.325    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X6Y90          FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  U_RX/U_PREAMBLE_CORR/shreg_reg[76]/Q
                         net (fo=4, routed)           0.983     6.826    U_RX/U_PREAMBLE_CORR/p_0_in[77]
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.950 r  U_RX/U_PREAMBLE_CORR/g0_b2__14/O
                         net (fo=2, routed)           0.874     7.824    U_RX/U_PREAMBLE_CORR/g0_b2__14_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.148     7.972 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.605     8.577    U_RX/U_PREAMBLE_CORR/csum[7]_i_40_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.323     8.900 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_25/O
                         net (fo=2, routed)           0.780     9.680    U_RX/U_PREAMBLE_CORR/csum[3]_i_25_n_0
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.358    10.038 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_23/O
                         net (fo=5, routed)           0.839    10.877    U_RX/U_PREAMBLE_CORR/csum[7]_i_23_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.354    11.231 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.484    11.715    U_RX/U_PREAMBLE_CORR/csum[7]_i_10_n_0
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.332    12.047 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.488    12.535    U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    12.942 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.942    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_6
    SLICE_X4Y89          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.601    15.024    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X4Y89          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[5]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.062    15.326    U_RX/U_PREAMBLE_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 2.404ns (32.588%)  route 4.973ns (67.412%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.722     5.325    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X6Y90          FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  U_RX/U_PREAMBLE_CORR/shreg_reg[76]/Q
                         net (fo=4, routed)           0.983     6.826    U_RX/U_PREAMBLE_CORR/p_0_in[77]
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.950 r  U_RX/U_PREAMBLE_CORR/g0_b2__14/O
                         net (fo=2, routed)           0.874     7.824    U_RX/U_PREAMBLE_CORR/g0_b2__14_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.148     7.972 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.605     8.577    U_RX/U_PREAMBLE_CORR/csum[7]_i_40_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.323     8.900 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_25/O
                         net (fo=2, routed)           0.780     9.680    U_RX/U_PREAMBLE_CORR/csum[3]_i_25_n_0
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.358    10.038 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_23/O
                         net (fo=5, routed)           0.839    10.877    U_RX/U_PREAMBLE_CORR/csum[7]_i_23_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.354    11.231 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.891    12.123    U_RX/U_PREAMBLE_CORR/csum[7]_i_10_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.332    12.455 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_6/O
                         net (fo=1, routed)           0.000    12.455    U_RX/U_PREAMBLE_CORR/csum[7]_i_6_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.702 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.702    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_7
    SLICE_X4Y89          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         1.601    15.024    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X4Y89          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[4]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.062    15.326    U_RX/U_PREAMBLE_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  2.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U_FIFO_EXTRACTOR/data_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_TX/U_SNAPSHOT/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.074%)  route 0.239ns (62.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.604     1.523    U_FIFO_EXTRACTOR/clk
    SLICE_X5Y99          FDRE                                         r  U_FIFO_EXTRACTOR/data_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_FIFO_EXTRACTOR/data_fsm_reg[3]/Q
                         net (fo=1, routed)           0.239     1.904    U_UART_TX/U_SNAPSHOT/d[3]
    SLICE_X4Y100         FDRE                                         r  U_UART_TX/U_SNAPSHOT/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.868     2.034    U_UART_TX/U_SNAPSHOT/clk
    SLICE_X4Y100         FDRE                                         r  U_UART_TX/U_SNAPSHOT/q_reg[3]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.070     1.858    U_UART_TX/U_SNAPSHOT/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_RX/U_DATA/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_768_831_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.570     1.489    U_RX/U_DATA/clk
    SLICE_X9Y102         FDRE                                         r  U_RX/U_DATA/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U_RX/U_DATA/data_reg[0]/Q
                         net (fo=17, routed)          0.068     1.699    U_FIFO/mem_reg_768_831_0_2/DIA
    SLICE_X8Y102         RAMD64E                                      r  U_FIFO/mem_reg_768_831_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.841     2.006    U_FIFO/mem_reg_768_831_0_2/WCLK
    SLICE_X8Y102         RAMD64E                                      r  U_FIFO/mem_reg_768_831_0_2/RAMA/CLK
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y102         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.649    U_FIFO/mem_reg_768_831_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_FIFO_EXTRACTOR/data_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_TX/U_SNAPSHOT/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.039%)  route 0.299ns (67.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.603     1.522    U_FIFO_EXTRACTOR/clk
    SLICE_X7Y96          FDRE                                         r  U_FIFO_EXTRACTOR/data_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_FIFO_EXTRACTOR/data_fsm_reg[6]/Q
                         net (fo=1, routed)           0.299     1.962    U_UART_TX/U_SNAPSHOT/d[6]
    SLICE_X5Y100         FDRE                                         r  U_UART_TX/U_SNAPSHOT/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.868     2.034    U_UART_TX/U_SNAPSHOT/clk
    SLICE_X5Y100         FDRE                                         r  U_UART_TX/U_SNAPSHOT/q_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.072     1.860    U_UART_TX/U_SNAPSHOT/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_960_1023_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.048%)  route 0.172ns (54.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.604     1.523    U_FIFO/clk
    SLICE_X4Y99          FDCE                                         r  U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_FIFO/wp_reg[5]/Q
                         net (fo=262, routed)         0.172     1.836    U_FIFO/mem_reg_960_1023_3_5/ADDRD5
    SLICE_X2Y99          RAMD64E                                      r  U_FIFO/mem_reg_960_1023_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.878     2.043    U_FIFO/mem_reg_960_1023_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  U_FIFO/mem_reg_960_1023_3_5/RAMA/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.733    U_FIFO/mem_reg_960_1023_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_960_1023_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.048%)  route 0.172ns (54.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.604     1.523    U_FIFO/clk
    SLICE_X4Y99          FDCE                                         r  U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_FIFO/wp_reg[5]/Q
                         net (fo=262, routed)         0.172     1.836    U_FIFO/mem_reg_960_1023_3_5/ADDRD5
    SLICE_X2Y99          RAMD64E                                      r  U_FIFO/mem_reg_960_1023_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.878     2.043    U_FIFO/mem_reg_960_1023_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  U_FIFO/mem_reg_960_1023_3_5/RAMB/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.733    U_FIFO/mem_reg_960_1023_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_960_1023_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.048%)  route 0.172ns (54.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.604     1.523    U_FIFO/clk
    SLICE_X4Y99          FDCE                                         r  U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_FIFO/wp_reg[5]/Q
                         net (fo=262, routed)         0.172     1.836    U_FIFO/mem_reg_960_1023_3_5/ADDRD5
    SLICE_X2Y99          RAMD64E                                      r  U_FIFO/mem_reg_960_1023_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.878     2.043    U_FIFO/mem_reg_960_1023_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  U_FIFO/mem_reg_960_1023_3_5/RAMC/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.733    U_FIFO/mem_reg_960_1023_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_960_1023_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.048%)  route 0.172ns (54.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.604     1.523    U_FIFO/clk
    SLICE_X4Y99          FDCE                                         r  U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_FIFO/wp_reg[5]/Q
                         net (fo=262, routed)         0.172     1.836    U_FIFO/mem_reg_960_1023_3_5/ADDRD5
    SLICE_X2Y99          RAMD64E                                      r  U_FIFO/mem_reg_960_1023_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.878     2.043    U_FIFO/mem_reg_960_1023_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  U_FIFO/mem_reg_960_1023_3_5/RAMD/CLK
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y99          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.733    U_FIFO/mem_reg_960_1023_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_896_959_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.489%)  route 0.293ns (67.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.605     1.524    U_FIFO/clk
    SLICE_X1Y98          FDCE                                         r  U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.293     1.958    U_FIFO/mem_reg_896_959_0_2/ADDRD0
    SLICE_X2Y97          RAMD64E                                      r  U_FIFO/mem_reg_896_959_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.878     2.043    U_FIFO/mem_reg_896_959_0_2/WCLK
    SLICE_X2Y97          RAMD64E                                      r  U_FIFO/mem_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.850    U_FIFO/mem_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_896_959_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.489%)  route 0.293ns (67.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.605     1.524    U_FIFO/clk
    SLICE_X1Y98          FDCE                                         r  U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.293     1.958    U_FIFO/mem_reg_896_959_0_2/ADDRD0
    SLICE_X2Y97          RAMD64E                                      r  U_FIFO/mem_reg_896_959_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.878     2.043    U_FIFO/mem_reg_896_959_0_2/WCLK
    SLICE_X2Y97          RAMD64E                                      r  U_FIFO/mem_reg_896_959_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.850    U_FIFO/mem_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_896_959_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.489%)  route 0.293ns (67.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.605     1.524    U_FIFO/clk
    SLICE_X1Y98          FDCE                                         r  U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.293     1.958    U_FIFO/mem_reg_896_959_0_2/ADDRD0
    SLICE_X2Y97          RAMD64E                                      r  U_FIFO/mem_reg_896_959_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=981, routed)         0.878     2.043    U_FIFO/mem_reg_896_959_0_2/WCLK
    SLICE_X2Y97          RAMD64E                                      r  U_FIFO/mem_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.850    U_FIFO/mem_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y93     U_MXTEST/wait_count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y93     U_MXTEST/wait_count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y93     U_MXTEST/wait_count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y94     U_MXTEST/wait_count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y94     U_MXTEST/wait_count_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y94     U_MXTEST/wait_count_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y94     U_MXTEST/wait_count_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y90     U_MXTEST/wait_count_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y95     U_MXTEST/wait_count_reg[20]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_FIFO/mem_reg_576_639_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_FIFO/mem_reg_576_639_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_FIFO/mem_reg_576_639_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    U_FIFO/mem_reg_576_639_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    U_FIFO/mem_reg_640_703_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    U_FIFO/mem_reg_640_703_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    U_FIFO/mem_reg_640_703_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    U_FIFO/mem_reg_640_703_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    U_FIFO/mem_reg_256_319_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     U_FIFO/mem_reg_832_895_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     U_FIFO/mem_reg_640_703_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     U_FIFO/mem_reg_448_511_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     U_FIFO/mem_reg_448_511_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     U_FIFO/mem_reg_640_703_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     U_FIFO/mem_reg_640_703_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     U_FIFO/mem_reg_640_703_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    U_FIFO/mem_reg_640_703_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    U_FIFO/mem_reg_640_703_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    U_FIFO/mem_reg_256_319_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    U_FIFO/mem_reg_256_319_0_2/RAMB/CLK



