run_diagnosis ./tmax_fail/25_fail/27.fail
 Diagnosis simulation will be performed on 4 threads using words of size 64.
 Warning: Check expected data completed: 0 out of 28 failures were checked
 Warning: The fault_type option default will change from "shared" to "all" in 2017.09 or later.
 Diagnosis summary for failure file ./tmax_fail/25_fail/27.fail
 #failing_pat=28, #failures=28, #defects=2, #faults=20, CPU_time=0.41
 Simulated : #failing_pat=28, #passing_pat=96, #failures=28
 ------------------------------------------------------------------------------
 Defect 1: stuck fault model, #faults=1, #failing_pat=26, #passing_pat=98, #failures=26
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=26, passing=98>
 sa1   DS   g_U4956/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 Defect 2: stuck fault model, #faults=19, #failing_pat=2, #passing_pat=122, #failures=2
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=2, passing=122>
 sa1   DS   g_R395_U155/ZN   (NAND2_X1)
 sa0   --   g_R395_U155/A2   (NAND2_X1)
 sa0   --   g_R395_U155/A1   (NAND2_X1)
 sa0   --   g_R395_U45/ZN   (INV_X1)
 sa1   --   g_R395_U45/A   (INV_X1)
 sa1   --   g_R395_U88/A1   (AND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=2, passing=122>
 sa1   DS   g_R395_U88/ZN   (AND2_X1)
 sa1   --   g_R395_U157/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=2, passing=122>
 sa1   DS   g_R395_U158/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=2, passing=122>
 sa1   DS   g_R395_U159/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=2, passing=122>
 sa1   DS   g_U5475/A1   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=2, passing=122>
 sa1   DS   g_U3124/ZN   (NAND2_X1)
 sa0   --   g_U3124/A2   (NAND2_X1)
 sa0   --   g_U3124/A1   (NAND2_X1)
 sa0   --   g_U3945/ZN   (AND2_X1)
 sa0   --   g_U3945/A2   (AND2_X1)
 sa0   --   g_U3945/A1   (AND2_X1)
 sa0   --   g_U5474/ZN   (NAND2_X1)
 sa0   --   g_U3946/ZN   (AND2_X1)
 sa0   --   g_U3946/A1   (AND2_X1)
 sa0   --   g_U3946/A2   (AND2_X1)
 sa0   --   g_U5476/ZN   (NAND2_X1)
 sa0   --   g_U5475/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=2, passing=122>
 sa1   DS   g_U3123/ZN   (NAND2_X1)
 sa0   --   g_U3123/A2   (NAND2_X1)
 sa0   --   g_U3123/A1   (NAND2_X1)
 sa0   --   g_U3943/ZN   (AND2_X1)
 sa0   --   g_U3943/A2   (AND2_X1)
 sa0   --   g_U3943/A1   (AND2_X1)
 sa0   --   g_U5471/ZN   (NAND2_X1)
 sa0   --   g_U3944/ZN   (AND2_X1)
 sa0   --   g_U3944/A1   (AND2_X1)
 sa0   --   g_U3944/A2   (AND2_X1)
 sa0   --   g_U5473/ZN   (NAND2_X1)
 sa0   --   g_U5472/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=100.00%, #explained patterns: <failing=2, passing=122>
 sa1   DS   g_U3122/ZN   (NAND2_X1)
 sa0   --   g_U3122/A2   (NAND2_X1)
 sa0   --   g_U3122/A1   (NAND2_X1)
 sa0   --   g_U3941/ZN   (AND2_X1)
 sa0   --   g_U3941/A2   (AND2_X1)
 sa0   --   g_U3941/A1   (AND2_X1)
 sa0   --   g_U5468/ZN   (NAND2_X1)
 sa0   --   g_U3942/ZN   (AND2_X1)
 sa0   --   g_U3942/A1   (AND2_X1)
 sa0   --   g_U3942/A2   (AND2_X1)
 sa0   --   g_U5470/ZN   (NAND2_X1)
 sa0   --   g_U5469/ZN   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_R395_U51/ZN   (INV_X1)
 sa0   --   g_R395_U51/A   (INV_X1)
 sa1   --   g_R395_U164/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_R395_U54/ZN   (INV_X1)
 sa0   --   g_R395_U54/A   (INV_X1)
 sa1   --   g_R395_U165/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_R395_U160/ZN   (NAND2_X1)
 sa0   --   g_R395_U160/A1   (NAND2_X1)
 sa0   --   g_R395_U160/A2   (NAND2_X1)
 sa0   --   g_R395_U89/ZN   (AND2_X1)
 sa0   --   g_R395_U89/A1   (AND2_X1)
 sa0   --   g_R395_U89/A2   (AND2_X1)
 sa0   --   g_R395_U157/ZN   (NAND2_X1)
 sa0   --   g_R395_U158/ZN   (NAND2_X1)
 sa0   --   g_R395_U159/ZN   (NAND2_X1)
 sa1   --   g_R395_U163/A2   (NAND2_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_U5568/ZN   (NAND2_X1)
 sa0   --   g_U5568/A1   (NAND2_X1)
 sa0   --   g_U5568/A2   (NAND2_X1)
 sa1   --   g_U3092/A2   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa0   DS   g_U3092/ZN   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_U5559/ZN   (NAND2_X1)
 sa0   --   g_U5559/A1   (NAND2_X1)
 sa0   --   g_U5559/A2   (NAND2_X1)
 sa1   --   g_U3089/A2   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_U5556/ZN   (NAND2_X1)
 sa0   --   g_U5556/A1   (NAND2_X1)
 sa0   --   g_U5556/A2   (NAND2_X1)
 sa1   --   g_U3088/A2   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa0   DS   g_U3088/ZN   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_U5553/ZN   (NAND2_X1)
 sa0   --   g_U5553/A1   (NAND2_X1)
 sa0   --   g_U5553/A2   (NAND2_X1)
 sa1   --   g_U3087/A2   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_U5550/ZN   (NAND2_X1)
 sa0   --   g_U5550/A1   (NAND2_X1)
 sa0   --   g_U5550/A2   (NAND2_X1)
 sa1   --   g_U3086/A2   (NAND3_X1)
 ------------------------------------------------------------------------------
 match=66.67%, #explained patterns: <failing=2, passing=121>
 sa1   DS   g_U5547/ZN   (NAND2_X1)
 sa0   --   g_U5547/A1   (NAND2_X1)
 sa0   --   g_U5547/A2   (NAND2_X1)
 sa1   --   g_U3085/A2   (NAND3_X1)
 ------------------------------------------------------------------------------
set_patterns -external ./stil/25_stil/28.stil
 Warning: Current external pattern set is now deleted. (M134)
 End parsing STIL file ./stil/25_stil/28.stil with 0 errors.
 End reading 795 patterns, CPU_time = 0.17 sec, Memory = 0MB
set_messages -log ./diagnosis_report/25_fail/28.diag
