0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.gen/sources_1/ip/instr_mem_bram/sim/instr_mem_bram.v,1747678998,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_mem.v,,instr_mem_bram,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_mem.v,1747680359,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/i_mem_tb.v,,i_mem,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/i_mem_tb.v,1747680244,verilog,,,,i_mem_tb,,,,,,,,
