<HTML>
<HEAD><TITLE>PAD Specification File</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Pad"></A>PAD Specification File
***************************

PART TYPE:        LCMXO2-4000HC
Performance Grade:      4
PACKAGE:          CABGA332
Package Status:                     Final          Version 1.44

Sat Apr 05 12:47:32 2025

Pinout by Port Name:
+------------------------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+
| Port Name                    | Pin/Bank | Buffer Type   | Site  | PG Enable | BC Enable | Properties                                               |
+------------------------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+
| clk                          | B9/0     | LVCMOS33_IN   | PT18A |           |           | HYSTERESIS:SMALL                                         |
| ram_side_addr_port[0]        | W17/2    | LVCMOS25_OUT  | PB30A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[10]       | P16/1    | LVCMOS25_OUT  | PR17C |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[11]       | M16/1    | LVCMOS25_OUT  | PR15C |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[1]        | W20/1    | LVCMOS25_OUT  | PR19C |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[2]        | U20/1    | LVCMOS25_OUT  | PR20A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[3]        | W19/2    | LVCMOS25_OUT  | PB29C |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[4]        | P19/1    | LVCMOS25_OUT  | PR16A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[5]        | T20/1    | LVCMOS25_OUT  | PR18B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[6]        | P17/1    | LVCMOS25_OUT  | PR15D |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[7]        | U17/1    | LVCMOS25_OUT  | PR18C |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[8]        | M18/1    | LVCMOS25_OUT  | PR14B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_addr_port[9]        | R17/1    | LVCMOS25_OUT  | PR16D |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_bank_addr_port[0]   | T15/2    | LVCMOS25_OUT  | PB27D |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_bank_addr_port[1]   | Y17/2    | LVCMOS25_OUT  | PB29B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_cas_n_port          | U16/2    | LVCMOS25_OUT  | PB27C |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_chip0_data_port[0]  | U5/2     | LVCMOS25_BIDI | PB6B  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[10] | M4/4     | LVCMOS25_BIDI | PL14D |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[11] | E20/1    | LVCMOS25_BIDI | PR4B  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[12] | B20/1    | LVCMOS25_BIDI | PR3C  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[13] | K4/4     | LVCMOS25_BIDI | PL10A |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[14] | V7/2     | LVCMOS25_BIDI | PB9A  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[15] | E2/5     | LVCMOS25_BIDI | PL3B  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[1]  | Y2/2     | LVCMOS25_BIDI | PB4D  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[2]  | U7/2     | LVCMOS25_BIDI | PB10C |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[3]  | U4/2     | LVCMOS25_BIDI | PB7C  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[4]  | K1/4     | LVCMOS25_BIDI | PL9D  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[5]  | F3/5     | LVCMOS25_BIDI | PL4B  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[6]  | T1/3     | LVCMOS25_BIDI | PL18A |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[7]  | G18/1    | LVCMOS25_BIDI | PR6B  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[8]  | J3/5     | LVCMOS25_BIDI | PL8A  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_data_port[9]  | Y13/2    | LVCMOS25_BIDI | PB21B |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip0_ldqm_port     | Y14/2    | LVCMOS25_OUT  | PB23B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_chip0_udqm_port     | T13/2    | LVCMOS25_OUT  | PB23D |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_chip1_data_port[0]  | T3/3     | LVCMOS25_BIDI | PL19A |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[10] | K17/1    | LVCMOS25_BIDI | PR10C |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[11] | W1/3     | LVCMOS25_BIDI | PL19D |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[12] | U9/2     | LVCMOS25_BIDI | PB12B |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[13] | H5/5     | LVCMOS25_BIDI | PL6D  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[14] | R1/3     | LVCMOS25_BIDI | PL16B |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[15] | L3/4     | LVCMOS25_BIDI | PL13D |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[1]  | V2/3     | LVCMOS25_BIDI | PL20C |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[2]  | G4/5     | LVCMOS25_BIDI | PL7C  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[3]  | P5/3     | LVCMOS25_BIDI | PL17C |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[4]  | G20/1    | LVCMOS25_BIDI | PR7B  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[5]  | M5/3     | LVCMOS25_BIDI | PL15C |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[6]  | Y10/2    | LVCMOS25_BIDI | PB15D |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[7]  | D3/5     | LVCMOS25_BIDI | PL2C  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[8]  | F5/5     | LVCMOS25_BIDI | PL5C  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_data_port[9]  | C20/1    | LVCMOS25_BIDI | PR2C  |           |           | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW  |
| ram_side_chip1_ldqm_port     | T14/2    | LVCMOS25_OUT  | PB26B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_chip1_udqm_port     | V15/2    | LVCMOS25_OUT  | PB24D |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_ck_en_port          | Y4/2     | LVCMOS25_OUT  | PB3B  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_cs_n_port           | V4/2     | LVCMOS25_OUT  | PB3C  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_ras_n_port          | V16/2    | LVCMOS25_OUT  | PB29A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| ram_side_wr_en_port          | W15/2    | LVCMOS25_OUT  | PB26D |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| reset_n_port                 | R2/3     | LVCMOS25_IN   | PL17A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[0]        | Y18/2    | LVCMOS25_IN   | PB30D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[10]       | T19/1    | LVCMOS25_IN   | PR19A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[11]       | U19/1    | LVCMOS25_IN   | PR20B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[12]       | V20/1    | LVCMOS25_IN   | PR20C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[13]       | P18/1    | LVCMOS25_IN   | PR16B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[14]       | R18/1    | LVCMOS25_IN   | PR18A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[15]       | N17/1    | LVCMOS25_IN   | PR14D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[16]       | V19/1    | LVCMOS25_IN   | PR19D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[17]       | M20/1    | LVCMOS25_IN   | PR13B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[18]       | N20/1    | LVCMOS25_IN   | PR15A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[19]       | R19/1    | LVCMOS25_IN   | PR17B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[1]        | T17/1    | LVCMOS25_IN   | PR18D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[20]       | N19/1    | LVCMOS25_IN   | PR15B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[21]       | Y16/2    | LVCMOS25_IN   | PB27A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[22]       | Y19/2    | LVCMOS25_IN   | PB29D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[2]        | U18/1    | LVCMOS25_IN   | PR20D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[3]        | V17/2    | LVCMOS25_IN   | PB30B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[4]        | N16/1    | LVCMOS25_IN   | PR16C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[5]        | R20/1    | LVCMOS25_IN   | PR17A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[6]        | M17/1    | LVCMOS25_IN   | PR14C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[7]        | T18/1    | LVCMOS25_IN   | PR19B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[8]        | M19/1    | LVCMOS25_IN   | PR14A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_addr_port[9]        | W18/2    | LVCMOS25_IN   | PB30C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_busy_port           | W16/2    | LVCMOS25_OUT  | PB27B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[0]     | V6/2     | LVCMOS25_OUT  | PB6D  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[10]    | N3/4     | LVCMOS25_OUT  | PL14B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[11]    | E17/1    | LVCMOS25_OUT  | PR4C  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[12]    | B19/1    | LVCMOS25_OUT  | PR3D  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[13]    | M2/4     | LVCMOS25_OUT  | PL10D |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[14]    | W7/2     | LVCMOS25_OUT  | PB9B  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[15]    | C2/5     | LVCMOS25_OUT  | PL3C  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[16]    | U3/3     | LVCMOS25_OUT  | PL20B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[17]    | U2/3     | LVCMOS25_OUT  | PL20A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[18]    | H2/5     | LVCMOS25_OUT  | PL7A  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[19]    | R3/3     | LVCMOS25_OUT  | PL17B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[1]     | W3/2     | LVCMOS25_OUT  | PB4C  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[20]    | G19/1    | LVCMOS25_OUT  | PR7A  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[21]    | P2/3     | LVCMOS25_OUT  | PL15B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[22]    | Y9/2     | LVCMOS25_OUT  | PB15A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[23]    | C1/5     | LVCMOS25_OUT  | PL2D  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[24]    | F1/5     | LVCMOS25_OUT  | PL5B  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[25]    | C19/1    | LVCMOS25_OUT  | PR2D  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[26]    | L17/1    | LVCMOS25_OUT  | PR10D |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[27]    | U1/3     | LVCMOS25_OUT  | PL19B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[28]    | W8/2     | LVCMOS25_OUT  | PB12C |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[29]    | G3/5     | LVCMOS25_OUT  | PL6A  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[2]     | V8/2     | LVCMOS25_OUT  | PB10B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[30]    | P3/3     | LVCMOS25_OUT  | PL16A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[31]    | N1/4     | LVCMOS25_OUT  | PL13B |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[3]     | T7/2     | LVCMOS25_OUT  | PB7D  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[4]     | J1/4     | LVCMOS25_OUT  | PL9A  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[5]     | D4/5     | LVCMOS25_OUT  | PL4D  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[6]     | R5/3     | LVCMOS25_OUT  | PL18C |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[7]     | F20/1    | LVCMOS25_OUT  | PR6A  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[8]     | J2/5     | LVCMOS25_OUT  | PL8B  |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_data_port[9]     | V12/2    | LVCMOS25_OUT  | PB21A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_rd_en_port          | R16/1    | LVCMOS25_IN   | PR17D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_ready_port          | U15/2    | LVCMOS25_OUT  | PB26A |           |           | DRIVE:8mA PULL:DOWN SLEW:SLOW                            |
| soc_side_wr_data_port[0]     | T6/2     | LVCMOS25_IN   | PB6A  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[10]    | L1/4     | LVCMOS25_IN   | PL14C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[11]    | F16/1    | LVCMOS25_IN   | PR4D  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[12]    | D20/1    | LVCMOS25_IN   | PR3A  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[13]    | L4/4     | LVCMOS25_IN   | PL10B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[14]    | T8/2     | LVCMOS25_IN   | PB9D  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[15]    | B1/5     | LVCMOS25_IN   | PL3D  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[16]    | T4/3     | LVCMOS25_IN   | PL18D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[17]    | V1/3     | LVCMOS25_IN   | PL20D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[18]    | J5/5     | LVCMOS25_IN   | PL7D  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[19]    | R4/3     | LVCMOS25_IN   | PL17D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[1]     | V5/2     | LVCMOS25_IN   | PB4A  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[20]    | J16/1    | LVCMOS25_IN   | PR7D  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[21]    | N4/3     | LVCMOS25_IN   | PL15D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[22]    | W10/2    | LVCMOS25_IN   | PB15C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[23]    | D1/5     | LVCMOS25_IN   | PL2B  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[24]    | G5/5     | LVCMOS25_IN   | PL5D  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[25]    | D18/1    | LVCMOS25_IN   | PR2A  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[26]    | J19/1    | LVCMOS25_IN   | PR10A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[27]    | W2/3     | LVCMOS25_IN   | PL19C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[28]    | U8/2     | LVCMOS25_IN   | PB12A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[29]    | G2/5     | LVCMOS25_IN   | PL6B  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[2]     | T9/2     | LVCMOS25_IN   | PB10D |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[30]    | N5/3     | LVCMOS25_IN   | PL16C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[31]    | M3/4     | LVCMOS25_IN   | PL13A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[3]     | W6/2     | LVCMOS25_IN   | PB7A  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[4]     | K3/4     | LVCMOS25_IN   | PL9B  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[5]     | E4/5     | LVCMOS25_IN   | PL4C  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[6]     | T2/3     | LVCMOS25_IN   | PL18B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[7]     | G17/1    | LVCMOS25_IN   | PR6C  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[8]     | J4/5     | LVCMOS25_IN   | PL8D  |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_data_port[9]     | T12/2    | LVCMOS25_IN   | PB21C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_en_port          | M1/4     | LVCMOS25_IN   | PL10C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_mask_port[0]     | U14/2    | LVCMOS25_IN   | PB24C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_mask_port[1]     | V14/2    | LVCMOS25_IN   | PB24B |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_mask_port[2]     | W14/2    | LVCMOS25_IN   | PB24A |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
| soc_side_wr_mask_port[3]     | Y15/2    | LVCMOS25_IN   | PB26C |           |           | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL                      |
+------------------------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+

Vccio by Bank:
+------+-------+
| Bank | Vccio |
+------+-------+
| 0    | 3.3V  |
| 1    | 2.5V  |
| 2    | 2.5V  |
| 3    | 2.5V  |
| 4    | 2.5V  |
| 5    | 2.5V  |
+------+-------+


<A name="pad_vref"></A><B><U><big>Vref by Bank:</big></U></B>
+------+-----+-----------------+---------+
| Vref | Pin | Bank # / Vref # | Load(s) |
+------+-----+-----------------+---------+
+------+-----+-----------------+---------+

<A name="pad_pin"></A><B><U><big>Pinout by Pin Number:</big></U></B>
+----------+------------------------------+------------+---------------+-------+----------------+-----------+-----------+
| Pin/Bank | Pin Info                     | Preference | Buffer Type   | Site  | Dual Function  | PG Enable | BC Enable |
+----------+------------------------------+------------+---------------+-------+----------------+-----------+-----------+
| A3/0     |     unused, PULL:DOWN        |            |               | PT9C  |                |           |           |
| A4/0     |     unused, PULL:DOWN        |            |               | PT10A |                |           |           |
| A5/0     |     unused, PULL:DOWN        |            |               | PT11B |                |           |           |
| A6/0     |     unused, PULL:DOWN        |            |               | PT12D |                |           |           |
| A7/0     |     unused, PULL:DOWN        |            |               | PT14A |                |           |           |
| A8/0     | Reserved: sysCONFIG          |            |               | PT15C | TCK            |           |           |
| A9/0     |     unused, PULL:DOWN        |            |               | PT18B | PCLKC0_1       |           |           |
| A11/0    |     unused, PULL:DOWN        |            |               | PT20A |                |           |           |
| A12/0    |     unused, PULL:DOWN        |            |               | PT20D | SDA/PCLKC0_0   |           |           |
| A13/0    |     unused, PULL:DOWN        |            |               | PT22C |                |           |           |
| A14/0    |     unused, PULL:DOWN        |            |               | PT23D | PROGRAMN       |           |           |
| A15/0    |     unused, PULL:DOWN        |            |               | PT25A |                |           |           |
| A16/0    |     unused, PULL:DOWN        |            |               | PT26D |                |           |           |
| A17/0    |     unused, PULL:DOWN        |            |               | PT28C | INITN          |           |           |
| A18/0    |     unused, PULL:DOWN        |            |               | PT28A |                |           |           |
| A19/0    |     unused, PULL:DOWN        |            |               | PT27C |                |           |           |
| B1/5     | soc_side_wr_data_port[15]    |            | LVCMOS25_IN   | PL3D  |                |           |           |
| B2/0     |     unused, PULL:DOWN        |            |               | PT10D |                |           |           |
| B3/0     |     unused, PULL:DOWN        |            |               | PT9D  |                |           |           |
| B4/0     |     unused, PULL:DOWN        |            |               | PT9B  |                |           |           |
| B5/0     |     unused, PULL:DOWN        |            |               | PT11A |                |           |           |
| B6/0     |     unused, PULL:DOWN        |            |               | PT12C |                |           |           |
| B7/0     | Reserved: sysCONFIG          |            |               | PT13D | TDI            |           |           |
| B8/0     |     unused, PULL:DOWN        |            |               | PT14B |                |           |           |
| B9/0     | clk                          | LOCATED    | LVCMOS33_IN   | PT18A | PCLKT0_1       |           |           |
| B10/0    |     unused, PULL:DOWN        |            |               | PT19B |                |           |           |
| B11/0    |     unused, PULL:DOWN        |            |               | PT20B |                |           |           |
| B12/0    |     unused, PULL:DOWN        |            |               | PT21A |                |           |           |
| B13/0    |     unused, PULL:DOWN        |            |               | PT22D |                |           |           |
| B14/0    |     unused, PULL:DOWN        |            |               | PT24A |                |           |           |
| B15/0    |     unused, PULL:DOWN        |            |               | PT25B |                |           |           |
| B16/0    |     unused, PULL:DOWN        |            |               | PT27A |                |           |           |
| B17/0    |     unused, PULL:DOWN        |            |               | PT28D | DONE           |           |           |
| B18/0    |     unused, PULL:DOWN        |            |               | PT27D |                |           |           |
| B19/1    | soc_side_rd_data_port[12]    |            | LVCMOS25_OUT  | PR3D  |                |           |           |
| B20/1    | ram_side_chip0_data_port[12] |            | LVCMOS25_BIDI | PR3C  |                |           |           |
| C1/5     | soc_side_rd_data_port[23]    |            | LVCMOS25_OUT  | PL2D  |                |           |           |
| C2/5     | soc_side_rd_data_port[15]    |            | LVCMOS25_OUT  | PL3C  |                |           |           |
| C4/0     |     unused, PULL:DOWN        |            |               | PT9A  |                |           |           |
| C5/0     |     unused, PULL:DOWN        |            |               | PT10B |                |           |           |
| C6/0     |     unused, PULL:DOWN        |            |               | PT13A |                |           |           |
| C7/0     | Reserved: sysCONFIG          |            |               | PT13C | TDO            |           |           |
| C8/0     |     unused, PULL:DOWN        |            |               | PT14D |                |           |           |
| C9/0     | Reserved: sysCONFIG          |            |               | PT15D | TMS            |           |           |
| C10/0    |     unused, PULL:DOWN        |            |               | PT19A |                |           |           |
| C11/0    |     unused, PULL:DOWN        |            |               | PT20C | SCL/PCLKT0_0   |           |           |
| C12/0    |     unused, PULL:DOWN        |            |               | PT21B |                |           |           |
| C13/0    |     unused, PULL:DOWN        |            |               | PT23C | JTAGENB        |           |           |
| C14/0    |     unused, PULL:DOWN        |            |               | PT24B |                |           |           |
| C15/0    |     unused, PULL:DOWN        |            |               | PT26C |                |           |           |
| C16/0    |     unused, PULL:DOWN        |            |               | PT27B |                |           |           |
| C17/0    |     unused, PULL:DOWN        |            |               | PT28B |                |           |           |
| C19/1    | soc_side_rd_data_port[25]    |            | LVCMOS25_OUT  | PR2D  |                |           |           |
| C20/1    | ram_side_chip1_data_port[9]  |            | LVCMOS25_BIDI | PR2C  |                |           |           |
| D1/5     | soc_side_wr_data_port[23]    |            | LVCMOS25_IN   | PL2B  |                |           |           |
| D2/5     |     unused, PULL:DOWN        |            |               | PL2A  |                |           |           |
| D3/5     | ram_side_chip1_data_port[7]  |            | LVCMOS25_BIDI | PL2C  |                |           |           |
| D4/5     | soc_side_rd_data_port[5]     |            | LVCMOS25_OUT  | PL4D  |                |           |           |
| D5/0     |     unused, PULL:DOWN        |            |               | PT11D |                |           |           |
| D6/0     |     unused, PULL:DOWN        |            |               | PT12B |                |           |           |
| D7/0     |     unused, PULL:DOWN        |            |               | PT13B |                |           |           |
| D8/0     |     unused, PULL:DOWN        |            |               | PT15A |                |           |           |
| D9/0     |     unused, PULL:DOWN        |            |               | PT18C |                |           |           |
| D10/0    |     unused, PULL:DOWN        |            |               | PT19C |                |           |           |
| D11/0    |     unused, PULL:DOWN        |            |               | PT19D |                |           |           |
| D12/0    |     unused, PULL:DOWN        |            |               | PT22A |                |           |           |
| D13/0    |     unused, PULL:DOWN        |            |               | PT22B |                |           |           |
| D14/0    |     unused, PULL:DOWN        |            |               | PT23B |                |           |           |
| D15/0    |     unused, PULL:DOWN        |            |               | PT24D |                |           |           |
| D16/0    |     unused, PULL:DOWN        |            |               | PT26B |                |           |           |
| D17/0    |     unused, PULL:DOWN        |            |               | PT26A |                |           |           |
| D18/1    | soc_side_wr_data_port[25]    |            | LVCMOS25_IN   | PR2A  | R_GPLLT_FB/DQ0 |           |           |
| D19/1    |     unused, PULL:DOWN        |            |               | PR2B  | R_GPLLC_FB/DQ0 |           |           |
| D20/1    | soc_side_wr_data_port[12]    |            | LVCMOS25_IN   | PR3A  | R_GPLLT_IN/DQ0 |           |           |
| E1/5     |     unused, PULL:DOWN        |            |               | PL4A  | L_GPLLT_IN     |           |           |
| E2/5     | ram_side_chip0_data_port[15] |            | LVCMOS25_BIDI | PL3B  | L_GPLLC_FB     |           |           |
| E3/5     |     unused, PULL:DOWN        |            |               | PL3A  | L_GPLLT_FB     |           |           |
| E4/5     | soc_side_wr_data_port[5]     |            | LVCMOS25_IN   | PL4C  |                |           |           |
| E6/0     |     unused, PULL:DOWN        |            |               | PT11C |                |           |           |
| E7/0     |     unused, PULL:DOWN        |            |               | PT12A |                |           |           |
| E8/0     |     unused, PULL:DOWN        |            |               | PT14C |                |           |           |
| E9/0     |     unused, PULL:DOWN        |            |               | PT15B |                |           |           |
| E10/0    |     unused, PULL:DOWN        |            |               | PT18D |                |           |           |
| E12/0    |     unused, PULL:DOWN        |            |               | PT23A |                |           |           |
| E13/0    |     unused, PULL:DOWN        |            |               | PT24C |                |           |           |
| E14/0    |     unused, PULL:DOWN        |            |               | PT25C |                |           |           |
| E15/0    |     unused, PULL:DOWN        |            |               | PT25D |                |           |           |
| E17/1    | soc_side_rd_data_port[11]    |            | LVCMOS25_OUT  | PR4C  |                |           |           |
| E18/1    |     unused, PULL:DOWN        |            |               | PR3B  | R_GPLLC_IN/DQ0 |           |           |
| E19/1    |     unused, PULL:DOWN        |            |               | PR4A  |                |           |           |
| E20/1    | ram_side_chip0_data_port[11] |            | LVCMOS25_BIDI | PR4B  |                |           |           |
| F1/5     | soc_side_rd_data_port[24]    |            | LVCMOS25_OUT  | PL5B  |                |           |           |
| F2/5     |     unused, PULL:DOWN        |            |               | PL5A  |                |           |           |
| F3/5     | ram_side_chip0_data_port[5]  |            | LVCMOS25_BIDI | PL4B  | L_GPLLC_IN     |           |           |
| F4/5     |     unused, PULL:DOWN        |            |               | PL6C  |                |           |           |
| F5/5     | ram_side_chip1_data_port[8]  |            | LVCMOS25_BIDI | PL5C  |                |           |           |
| F16/1    | soc_side_wr_data_port[11]    |            | LVCMOS25_IN   | PR4D  |                |           |           |
| F17/1    |     unused, PULL:DOWN        |            |               | PR5C  |                |           |           |
| F18/1    |     unused, PULL:DOWN        |            |               | PR5A  | DQ0            |           |           |
| F19/1    |     unused, PULL:DOWN        |            |               | PR5B  | DQ0            |           |           |
| F20/1    | soc_side_rd_data_port[7]     |            | LVCMOS25_OUT  | PR6A  | DQ0            |           |           |
| G2/5     | soc_side_wr_data_port[29]    |            | LVCMOS25_IN   | PL6B  | PCLKC5_0       |           |           |
| G3/5     | soc_side_rd_data_port[29]    |            | LVCMOS25_OUT  | PL6A  | PCLKT5_0       |           |           |
| G4/5     | ram_side_chip1_data_port[2]  |            | LVCMOS25_BIDI | PL7C  |                |           |           |
| G5/5     | soc_side_wr_data_port[24]    |            | LVCMOS25_IN   | PL5D  |                |           |           |
| G16/1    |     unused, PULL:DOWN        |            |               | PR5D  |                |           |           |
| G17/1    | soc_side_wr_data_port[7]     |            | LVCMOS25_IN   | PR6C  |                |           |           |
| G18/1    | ram_side_chip0_data_port[7]  |            | LVCMOS25_BIDI | PR6B  | DQ0            |           |           |
| G19/1    | soc_side_rd_data_port[20]    |            | LVCMOS25_OUT  | PR7A  |                |           |           |
| G20/1    | ram_side_chip1_data_port[4]  |            | LVCMOS25_BIDI | PR7B  |                |           |           |
| H1/5     |     unused, PULL:DOWN        |            |               | PL7B  |                |           |           |
| H2/5     | soc_side_rd_data_port[18]    |            | LVCMOS25_OUT  | PL7A  |                |           |           |
| H4/5     |     unused, PULL:DOWN        |            |               | PL8C  |                |           |           |
| H5/5     | ram_side_chip1_data_port[13] |            | LVCMOS25_BIDI | PL6D  |                |           |           |
| H16/1    |     unused, PULL:DOWN        |            |               | PR6D  |                |           |           |
| H17/1    |     unused, PULL:DOWN        |            |               | PR7C  |                |           |           |
| H18/1    |     unused, PULL:DOWN        |            |               | PR8A  | DQ0            |           |           |
| H19/1    |     unused, PULL:DOWN        |            |               | PR8B  | DQ0            |           |           |
| H20/1    |     unused, PULL:DOWN        |            |               | PR9A  | DQS0           |           |           |
| J1/4     | soc_side_rd_data_port[4]     |            | LVCMOS25_OUT  | PL9A  |                |           |           |
| J2/5     | soc_side_rd_data_port[8]     |            | LVCMOS25_OUT  | PL8B  |                |           |           |
| J3/5     | ram_side_chip0_data_port[8]  |            | LVCMOS25_BIDI | PL8A  |                |           |           |
| J4/5     | soc_side_wr_data_port[8]     |            | LVCMOS25_IN   | PL8D  |                |           |           |
| J5/5     | soc_side_wr_data_port[18]    |            | LVCMOS25_IN   | PL7D  |                |           |           |
| J16/1    | soc_side_wr_data_port[20]    |            | LVCMOS25_IN   | PR7D  |                |           |           |
| J17/1    |     unused, PULL:DOWN        |            |               | PR8C  |                |           |           |
| J18/1    |     unused, PULL:DOWN        |            |               | PR9B  | DQS0N          |           |           |
| J19/1    | soc_side_wr_data_port[26]    |            | LVCMOS25_IN   | PR10A | PCLKT1_0/DQ0   |           |           |
| J20/1    |     unused, PULL:DOWN        |            |               | PR10B | PCLKC1_0/DQ0   |           |           |
| K1/4     | ram_side_chip0_data_port[4]  |            | LVCMOS25_BIDI | PL9D  |                |           |           |
| K2/4     |     unused, PULL:DOWN        |            |               | PL9C  |                |           |           |
| K3/4     | soc_side_wr_data_port[4]     |            | LVCMOS25_IN   | PL9B  |                |           |           |
| K4/4     | ram_side_chip0_data_port[13] |            | LVCMOS25_BIDI | PL10A |                |           |           |
| K16/1    |     unused, PULL:DOWN        |            |               | PR8D  |                |           |           |
| K17/1    | ram_side_chip1_data_port[10] |            | LVCMOS25_BIDI | PR10C |                |           |           |
| K18/1    |     unused, PULL:DOWN        |            |               | PR9C  |                |           |           |
| K19/1    |     unused, PULL:DOWN        |            |               | PR9D  |                |           |           |
| L1/4     | soc_side_wr_data_port[10]    |            | LVCMOS25_IN   | PL14C |                |           |           |
| L2/4     |     unused, PULL:DOWN        |            |               | PL13C |                |           |           |
| L3/4     | ram_side_chip1_data_port[15] |            | LVCMOS25_BIDI | PL13D |                |           |           |
| L4/4     | soc_side_wr_data_port[13]    |            | LVCMOS25_IN   | PL10B |                |           |           |
| L17/1    | soc_side_rd_data_port[26]    |            | LVCMOS25_OUT  | PR10D |                |           |           |
| L18/1    |     unused, PULL:DOWN        |            |               | PR13A | DQS1           |           |           |
| L19/1    |     unused, PULL:DOWN        |            |               | PR13D |                |           |           |
| L20/1    |     unused, PULL:DOWN        |            |               | PR13C |                |           |           |
| M1/4     | soc_side_wr_en_port          |            | LVCMOS25_IN   | PL10C | PCLKT4_0       |           |           |
| M2/4     | soc_side_rd_data_port[13]    |            | LVCMOS25_OUT  | PL10D | PCLKC4_0       |           |           |
| M3/4     | soc_side_wr_data_port[31]    |            | LVCMOS25_IN   | PL13A |                |           |           |
| M4/4     | ram_side_chip0_data_port[10] |            | LVCMOS25_BIDI | PL14D |                |           |           |
| M5/3     | ram_side_chip1_data_port[5]  |            | LVCMOS25_BIDI | PL15C |                |           |           |
| M16/1    | ram_side_addr_port[11]       |            | LVCMOS25_OUT  | PR15C | DQ1            |           |           |
| M17/1    | soc_side_addr_port[6]        |            | LVCMOS25_IN   | PR14C |                |           |           |
| M18/1    | ram_side_addr_port[8]        |            | LVCMOS25_OUT  | PR14B | DQ1            |           |           |
| M19/1    | soc_side_addr_port[8]        |            | LVCMOS25_IN   | PR14A | DQ1            |           |           |
| M20/1    | soc_side_addr_port[17]       |            | LVCMOS25_IN   | PR13B | DQS1N          |           |           |
| N1/4     | soc_side_rd_data_port[31]    |            | LVCMOS25_OUT  | PL13B |                |           |           |
| N2/4     |     unused, PULL:DOWN        |            |               | PL14A |                |           |           |
| N3/4     | soc_side_rd_data_port[10]    |            | LVCMOS25_OUT  | PL14B |                |           |           |
| N4/3     | soc_side_wr_data_port[21]    |            | LVCMOS25_IN   | PL15D |                |           |           |
| N5/3     | soc_side_wr_data_port[30]    |            | LVCMOS25_IN   | PL16C |                |           |           |
| N16/1    | soc_side_addr_port[4]        |            | LVCMOS25_IN   | PR16C |                |           |           |
| N17/1    | soc_side_addr_port[15]       |            | LVCMOS25_IN   | PR14D |                |           |           |
| N19/1    | soc_side_addr_port[20]       |            | LVCMOS25_IN   | PR15B | DQ1            |           |           |
| N20/1    | soc_side_addr_port[18]       |            | LVCMOS25_IN   | PR15A | DQ1            |           |           |
| P1/3     |     unused, PULL:DOWN        |            |               | PL15A |                |           |           |
| P2/3     | soc_side_rd_data_port[21]    |            | LVCMOS25_OUT  | PL15B |                |           |           |
| P3/3     | soc_side_rd_data_port[30]    |            | LVCMOS25_OUT  | PL16A |                |           |           |
| P4/3     |     unused, PULL:DOWN        |            |               | PL16D |                |           |           |
| P5/3     | ram_side_chip1_data_port[3]  |            | LVCMOS25_BIDI | PL17C |                |           |           |
| P16/1    | ram_side_addr_port[10]       |            | LVCMOS25_OUT  | PR17C |                |           |           |
| P17/1    | ram_side_addr_port[6]        |            | LVCMOS25_OUT  | PR15D | DQ1            |           |           |
| P18/1    | soc_side_addr_port[13]       |            | LVCMOS25_IN   | PR16B | DQ1            |           |           |
| P19/1    | ram_side_addr_port[4]        |            | LVCMOS25_OUT  | PR16A | DQ1            |           |           |
| PB13C/2  |     unused, PULL:DOWN        |            |               | PB13C |                |           |           |
| PB13D/2  |     unused, PULL:DOWN        |            |               | PB13D |                |           |           |
| PT10C/0  |     unused, PULL:DOWN        |            |               | PT10C |                |           |           |
| PT21C/0  |     unused, PULL:DOWN        |            |               | PT21C |                |           |           |
| PT21D/0  |     unused, PULL:DOWN        |            |               | PT21D |                |           |           |
| R1/3     | ram_side_chip1_data_port[14] |            | LVCMOS25_BIDI | PL16B |                |           |           |
| R2/3     | reset_n_port                 |            | LVCMOS25_IN   | PL17A | PCLKT3_0       |           |           |
| R3/3     | soc_side_rd_data_port[19]    |            | LVCMOS25_OUT  | PL17B | PCLKC3_0       |           |           |
| R4/3     | soc_side_wr_data_port[19]    |            | LVCMOS25_IN   | PL17D |                |           |           |
| R5/3     | soc_side_rd_data_port[6]     |            | LVCMOS25_OUT  | PL18C |                |           |           |
| R16/1    | soc_side_rd_en_port          |            | LVCMOS25_IN   | PR17D |                |           |           |
| R17/1    | ram_side_addr_port[9]        |            | LVCMOS25_OUT  | PR16D |                |           |           |
| R18/1    | soc_side_addr_port[14]       |            | LVCMOS25_IN   | PR18A | DQ1            |           |           |
| R19/1    | soc_side_addr_port[19]       |            | LVCMOS25_IN   | PR17B |                |           |           |
| R20/1    | soc_side_addr_port[5]        |            | LVCMOS25_IN   | PR17A |                |           |           |
| T1/3     | ram_side_chip0_data_port[6]  |            | LVCMOS25_BIDI | PL18A |                |           |           |
| T2/3     | soc_side_wr_data_port[6]     |            | LVCMOS25_IN   | PL18B |                |           |           |
| T3/3     | ram_side_chip1_data_port[0]  |            | LVCMOS25_BIDI | PL19A |                |           |           |
| T4/3     | soc_side_wr_data_port[16]    |            | LVCMOS25_IN   | PL18D |                |           |           |
| T6/2     | soc_side_wr_data_port[0]     |            | LVCMOS25_IN   | PB6A  |                |           |           |
| T7/2     | soc_side_rd_data_port[3]     |            | LVCMOS25_OUT  | PB7D  |                |           |           |
| T8/2     | soc_side_wr_data_port[14]    |            | LVCMOS25_IN   | PB9D  |                |           |           |
| T9/2     | soc_side_wr_data_port[2]     |            | LVCMOS25_IN   | PB10D |                |           |           |
| T11/2    |     unused, PULL:DOWN        |            |               | PB20C |                |           |           |
| T12/2    | soc_side_wr_data_port[9]     |            | LVCMOS25_IN   | PB21C |                |           |           |
| T13/2    | ram_side_chip0_udqm_port     |            | LVCMOS25_OUT  | PB23D |                |           |           |
| T14/2    | ram_side_chip1_ldqm_port     |            | LVCMOS25_OUT  | PB26B |                |           |           |
| T15/2    | ram_side_bank_addr_port[0]   |            | LVCMOS25_OUT  | PB27D |                |           |           |
| T17/1    | soc_side_addr_port[1]        |            | LVCMOS25_IN   | PR18D |                |           |           |
| T18/1    | soc_side_addr_port[7]        |            | LVCMOS25_IN   | PR19B | DQ1            |           |           |
| T19/1    | soc_side_addr_port[10]       |            | LVCMOS25_IN   | PR19A | DQ1            |           |           |
| T20/1    | ram_side_addr_port[5]        |            | LVCMOS25_OUT  | PR18B | DQ1            |           |           |
| U1/3     | soc_side_rd_data_port[27]    |            | LVCMOS25_OUT  | PL19B |                |           |           |
| U2/3     | soc_side_rd_data_port[17]    |            | LVCMOS25_OUT  | PL20A |                |           |           |
| U3/3     | soc_side_rd_data_port[16]    |            | LVCMOS25_OUT  | PL20B |                |           |           |
| U4/2     | ram_side_chip0_data_port[3]  |            | LVCMOS25_BIDI | PB7C  |                |           |           |
| U5/2     | ram_side_chip0_data_port[0]  |            | LVCMOS25_BIDI | PB6B  |                |           |           |
| U6/2     |     unused, PULL:DOWN        |            |               | PB9C  |                |           |           |
| U7/2     | ram_side_chip0_data_port[2]  |            | LVCMOS25_BIDI | PB10C |                |           |           |
| U8/2     | soc_side_wr_data_port[28]    |            | LVCMOS25_IN   | PB12A |                |           |           |
| U9/2     | ram_side_chip1_data_port[12] |            | LVCMOS25_BIDI | PB12B |                |           |           |
| U10/2    |     unused, PULL:DOWN        |            |               | PB18C |                |           |           |
| U11/2    |     unused, PULL:DOWN        |            |               | PB18D |                |           |           |
| U12/2    |     unused, PULL:DOWN        |            |               | PB20D |                |           |           |
| U13/2    |     unused, PULL:DOWN        |            |               | PB21D |                |           |           |
| U14/2    | soc_side_wr_mask_port[0]     |            | LVCMOS25_IN   | PB24C |                |           |           |
| U15/2    | soc_side_ready_port          |            | LVCMOS25_OUT  | PB26A |                |           |           |
| U16/2    | ram_side_cas_n_port          |            | LVCMOS25_OUT  | PB27C |                |           |           |
| U17/1    | ram_side_addr_port[7]        |            | LVCMOS25_OUT  | PR18C |                |           |           |
| U18/1    | soc_side_addr_port[2]        |            | LVCMOS25_IN   | PR20D |                |           |           |
| U19/1    | soc_side_addr_port[11]       |            | LVCMOS25_IN   | PR20B |                |           |           |
| U20/1    | ram_side_addr_port[2]        |            | LVCMOS25_OUT  | PR20A |                |           |           |
| V1/3     | soc_side_wr_data_port[17]    |            | LVCMOS25_IN   | PL20D |                |           |           |
| V2/3     | ram_side_chip1_data_port[1]  |            | LVCMOS25_BIDI | PL20C |                |           |           |
| V4/2     | ram_side_cs_n_port           |            | LVCMOS25_OUT  | PB3C  |                |           |           |
| V5/2     | soc_side_wr_data_port[1]     |            | LVCMOS25_IN   | PB4A  | CSSPIN         |           |           |
| V6/2     | soc_side_rd_data_port[0]     |            | LVCMOS25_OUT  | PB6D  |                |           |           |
| V7/2     | ram_side_chip0_data_port[14] |            | LVCMOS25_BIDI | PB9A  | MCLK/CCLK      |           |           |
| V8/2     | soc_side_rd_data_port[2]     |            | LVCMOS25_OUT  | PB10B |                |           |           |
| V9/2     |     unused, PULL:DOWN        |            |               | PB13A | PCLKT2_0       |           |           |
| V10/2    |     unused, PULL:DOWN        |            |               | PB15B |                |           |           |
| V11/2    |     unused, PULL:DOWN        |            |               | PB18B |                |           |           |
| V12/2    | soc_side_rd_data_port[9]     |            | LVCMOS25_OUT  | PB21A |                |           |           |
| V13/2    |     unused, PULL:DOWN        |            |               | PB23C |                |           |           |
| V14/2    | soc_side_wr_mask_port[1]     |            | LVCMOS25_IN   | PB24B |                |           |           |
| V15/2    | ram_side_chip1_udqm_port     |            | LVCMOS25_OUT  | PB24D |                |           |           |
| V16/2    | ram_side_ras_n_port          |            | LVCMOS25_OUT  | PB29A |                |           |           |
| V17/2    | soc_side_addr_port[3]        |            | LVCMOS25_IN   | PB30B | SI/SISPI       |           |           |
| V19/1    | soc_side_addr_port[16]       |            | LVCMOS25_IN   | PR19D |                |           |           |
| V20/1    | soc_side_addr_port[12]       |            | LVCMOS25_IN   | PR20C |                |           |           |
| W1/3     | ram_side_chip1_data_port[11] |            | LVCMOS25_BIDI | PL19D |                |           |           |
| W2/3     | soc_side_wr_data_port[27]    |            | LVCMOS25_IN   | PL19C |                |           |           |
| W3/2     | soc_side_rd_data_port[1]     |            | LVCMOS25_OUT  | PB4C  |                |           |           |
| W4/2     |     unused, PULL:DOWN        |            |               | PB3A  |                |           |           |
| W5/2     |     unused, PULL:DOWN        |            |               | PB4B  |                |           |           |
| W6/2     | soc_side_wr_data_port[3]     |            | LVCMOS25_IN   | PB7A  |                |           |           |
| W7/2     | soc_side_rd_data_port[14]    |            | LVCMOS25_OUT  | PB9B  | SO/SPISO       |           |           |
| W8/2     | soc_side_rd_data_port[28]    |            | LVCMOS25_OUT  | PB12C |                |           |           |
| W9/2     |     unused, PULL:DOWN        |            |               | PB13B | PCLKC2_0       |           |           |
| W10/2    | soc_side_wr_data_port[22]    |            | LVCMOS25_IN   | PB15C |                |           |           |
| W11/2    |     unused, PULL:DOWN        |            |               | PB18A |                |           |           |
| W12/2    |     unused, PULL:DOWN        |            |               | PB20B | PCLKC2_1       |           |           |
| W13/2    |     unused, PULL:DOWN        |            |               | PB23A |                |           |           |
| W14/2    | soc_side_wr_mask_port[2]     |            | LVCMOS25_IN   | PB24A |                |           |           |
| W15/2    | ram_side_wr_en_port          |            | LVCMOS25_OUT  | PB26D |                |           |           |
| W16/2    | soc_side_busy_port           |            | LVCMOS25_OUT  | PB27B |                |           |           |
| W17/2    | ram_side_addr_port[0]        |            | LVCMOS25_OUT  | PB30A | SN             |           |           |
| W18/2    | soc_side_addr_port[9]        |            | LVCMOS25_IN   | PB30C |                |           |           |
| W19/2    | ram_side_addr_port[3]        |            | LVCMOS25_OUT  | PB29C |                |           |           |
| W20/1    | ram_side_addr_port[1]        |            | LVCMOS25_OUT  | PR19C |                |           |           |
| Y2/2     | ram_side_chip0_data_port[1]  |            | LVCMOS25_BIDI | PB4D  |                |           |           |
| Y3/2     |     unused, PULL:DOWN        |            |               | PB3D  |                |           |           |
| Y4/2     | ram_side_ck_en_port          |            | LVCMOS25_OUT  | PB3B  |                |           |           |
| Y5/2     |     unused, PULL:DOWN        |            |               | PB6C  |                |           |           |
| Y6/2     |     unused, PULL:DOWN        |            |               | PB7B  |                |           |           |
| Y7/2     |     unused, PULL:DOWN        |            |               | PB10A |                |           |           |
| Y8/2     |     unused, PULL:DOWN        |            |               | PB12D |                |           |           |
| Y9/2     | soc_side_rd_data_port[22]    |            | LVCMOS25_OUT  | PB15A |                |           |           |
| Y10/2    | ram_side_chip1_data_port[6]  |            | LVCMOS25_BIDI | PB15D |                |           |           |
| Y12/2    |     unused, PULL:DOWN        |            |               | PB20A | PCLKT2_1       |           |           |
| Y13/2    | ram_side_chip0_data_port[9]  |            | LVCMOS25_BIDI | PB21B |                |           |           |
| Y14/2    | ram_side_chip0_ldqm_port     |            | LVCMOS25_OUT  | PB23B |                |           |           |
| Y15/2    | soc_side_wr_mask_port[3]     |            | LVCMOS25_IN   | PB26C |                |           |           |
| Y16/2    | soc_side_addr_port[21]       |            | LVCMOS25_IN   | PB27A |                |           |           |
| Y17/2    | ram_side_bank_addr_port[1]   |            | LVCMOS25_OUT  | PB29B |                |           |           |
| Y18/2    | soc_side_addr_port[0]        |            | LVCMOS25_IN   | PB30D |                |           |           |
| Y19/2    | soc_side_addr_port[22]       |            | LVCMOS25_IN   | PB29D |                |           |           |
+----------+------------------------------+------------+---------------+-------+----------------+-----------+-----------+

sysCONFIG Pins:
+----------+--------------------+--------------------+----------+-------------+-------------------+
| Pad Name | sysCONFIG Pin Name | sysCONFIG Settings | Pin/Bank | Buffer Type | Config Pull Mode  |
+----------+--------------------+--------------------+----------+-------------+-------------------+
| PT15D    | TMS                | JTAG_PORT=ENABLE   | C9/0     |             | PULLUP            |
| PT15C    | TCK/TEST_CLK       | JTAG_PORT=ENABLE   | A8/0     |             | NO pull up/down   |
| PT13D    | TDI/MD7            | JTAG_PORT=ENABLE   | B7/0     |             | PULLUP            |
| PT13C    | TDO                | JTAG_PORT=ENABLE   | C7/0     |             | PULLUP            |
+----------+--------------------+--------------------+----------+-------------+-------------------+

Dedicated sysCONFIG Pins:


List of All Pins' Locate Preferences Based on Final Placement After PAR 
to Help Users Lock Down ALL the Pins Easily (by Simply Copy & Paste): 

LOCATE  COMP  "clk"  SITE  "B9";
LOCATE  COMP  "ram_side_addr_port[0]"  SITE  "W17";
LOCATE  COMP  "ram_side_addr_port[10]"  SITE  "P16";
LOCATE  COMP  "ram_side_addr_port[11]"  SITE  "M16";
LOCATE  COMP  "ram_side_addr_port[1]"  SITE  "W20";
LOCATE  COMP  "ram_side_addr_port[2]"  SITE  "U20";
LOCATE  COMP  "ram_side_addr_port[3]"  SITE  "W19";
LOCATE  COMP  "ram_side_addr_port[4]"  SITE  "P19";
LOCATE  COMP  "ram_side_addr_port[5]"  SITE  "T20";
LOCATE  COMP  "ram_side_addr_port[6]"  SITE  "P17";
LOCATE  COMP  "ram_side_addr_port[7]"  SITE  "U17";
LOCATE  COMP  "ram_side_addr_port[8]"  SITE  "M18";
LOCATE  COMP  "ram_side_addr_port[9]"  SITE  "R17";
LOCATE  COMP  "ram_side_bank_addr_port[0]"  SITE  "T15";
LOCATE  COMP  "ram_side_bank_addr_port[1]"  SITE  "Y17";
LOCATE  COMP  "ram_side_cas_n_port"  SITE  "U16";
LOCATE  COMP  "ram_side_chip0_data_port[0]"  SITE  "U5";
LOCATE  COMP  "ram_side_chip0_data_port[10]"  SITE  "M4";
LOCATE  COMP  "ram_side_chip0_data_port[11]"  SITE  "E20";
LOCATE  COMP  "ram_side_chip0_data_port[12]"  SITE  "B20";
LOCATE  COMP  "ram_side_chip0_data_port[13]"  SITE  "K4";
LOCATE  COMP  "ram_side_chip0_data_port[14]"  SITE  "V7";
LOCATE  COMP  "ram_side_chip0_data_port[15]"  SITE  "E2";
LOCATE  COMP  "ram_side_chip0_data_port[1]"  SITE  "Y2";
LOCATE  COMP  "ram_side_chip0_data_port[2]"  SITE  "U7";
LOCATE  COMP  "ram_side_chip0_data_port[3]"  SITE  "U4";
LOCATE  COMP  "ram_side_chip0_data_port[4]"  SITE  "K1";
LOCATE  COMP  "ram_side_chip0_data_port[5]"  SITE  "F3";
LOCATE  COMP  "ram_side_chip0_data_port[6]"  SITE  "T1";
LOCATE  COMP  "ram_side_chip0_data_port[7]"  SITE  "G18";
LOCATE  COMP  "ram_side_chip0_data_port[8]"  SITE  "J3";
LOCATE  COMP  "ram_side_chip0_data_port[9]"  SITE  "Y13";
LOCATE  COMP  "ram_side_chip0_ldqm_port"  SITE  "Y14";
LOCATE  COMP  "ram_side_chip0_udqm_port"  SITE  "T13";
LOCATE  COMP  "ram_side_chip1_data_port[0]"  SITE  "T3";
LOCATE  COMP  "ram_side_chip1_data_port[10]"  SITE  "K17";
LOCATE  COMP  "ram_side_chip1_data_port[11]"  SITE  "W1";
LOCATE  COMP  "ram_side_chip1_data_port[12]"  SITE  "U9";
LOCATE  COMP  "ram_side_chip1_data_port[13]"  SITE  "H5";
LOCATE  COMP  "ram_side_chip1_data_port[14]"  SITE  "R1";
LOCATE  COMP  "ram_side_chip1_data_port[15]"  SITE  "L3";
LOCATE  COMP  "ram_side_chip1_data_port[1]"  SITE  "V2";
LOCATE  COMP  "ram_side_chip1_data_port[2]"  SITE  "G4";
LOCATE  COMP  "ram_side_chip1_data_port[3]"  SITE  "P5";
LOCATE  COMP  "ram_side_chip1_data_port[4]"  SITE  "G20";
LOCATE  COMP  "ram_side_chip1_data_port[5]"  SITE  "M5";
LOCATE  COMP  "ram_side_chip1_data_port[6]"  SITE  "Y10";
LOCATE  COMP  "ram_side_chip1_data_port[7]"  SITE  "D3";
LOCATE  COMP  "ram_side_chip1_data_port[8]"  SITE  "F5";
LOCATE  COMP  "ram_side_chip1_data_port[9]"  SITE  "C20";
LOCATE  COMP  "ram_side_chip1_ldqm_port"  SITE  "T14";
LOCATE  COMP  "ram_side_chip1_udqm_port"  SITE  "V15";
LOCATE  COMP  "ram_side_ck_en_port"  SITE  "Y4";
LOCATE  COMP  "ram_side_cs_n_port"  SITE  "V4";
LOCATE  COMP  "ram_side_ras_n_port"  SITE  "V16";
LOCATE  COMP  "ram_side_wr_en_port"  SITE  "W15";
LOCATE  COMP  "reset_n_port"  SITE  "R2";
LOCATE  COMP  "soc_side_addr_port[0]"  SITE  "Y18";
LOCATE  COMP  "soc_side_addr_port[10]"  SITE  "T19";
LOCATE  COMP  "soc_side_addr_port[11]"  SITE  "U19";
LOCATE  COMP  "soc_side_addr_port[12]"  SITE  "V20";
LOCATE  COMP  "soc_side_addr_port[13]"  SITE  "P18";
LOCATE  COMP  "soc_side_addr_port[14]"  SITE  "R18";
LOCATE  COMP  "soc_side_addr_port[15]"  SITE  "N17";
LOCATE  COMP  "soc_side_addr_port[16]"  SITE  "V19";
LOCATE  COMP  "soc_side_addr_port[17]"  SITE  "M20";
LOCATE  COMP  "soc_side_addr_port[18]"  SITE  "N20";
LOCATE  COMP  "soc_side_addr_port[19]"  SITE  "R19";
LOCATE  COMP  "soc_side_addr_port[1]"  SITE  "T17";
LOCATE  COMP  "soc_side_addr_port[20]"  SITE  "N19";
LOCATE  COMP  "soc_side_addr_port[21]"  SITE  "Y16";
LOCATE  COMP  "soc_side_addr_port[22]"  SITE  "Y19";
LOCATE  COMP  "soc_side_addr_port[2]"  SITE  "U18";
LOCATE  COMP  "soc_side_addr_port[3]"  SITE  "V17";
LOCATE  COMP  "soc_side_addr_port[4]"  SITE  "N16";
LOCATE  COMP  "soc_side_addr_port[5]"  SITE  "R20";
LOCATE  COMP  "soc_side_addr_port[6]"  SITE  "M17";
LOCATE  COMP  "soc_side_addr_port[7]"  SITE  "T18";
LOCATE  COMP  "soc_side_addr_port[8]"  SITE  "M19";
LOCATE  COMP  "soc_side_addr_port[9]"  SITE  "W18";
LOCATE  COMP  "soc_side_busy_port"  SITE  "W16";
LOCATE  COMP  "soc_side_rd_data_port[0]"  SITE  "V6";
LOCATE  COMP  "soc_side_rd_data_port[10]"  SITE  "N3";
LOCATE  COMP  "soc_side_rd_data_port[11]"  SITE  "E17";
LOCATE  COMP  "soc_side_rd_data_port[12]"  SITE  "B19";
LOCATE  COMP  "soc_side_rd_data_port[13]"  SITE  "M2";
LOCATE  COMP  "soc_side_rd_data_port[14]"  SITE  "W7";
LOCATE  COMP  "soc_side_rd_data_port[15]"  SITE  "C2";
LOCATE  COMP  "soc_side_rd_data_port[16]"  SITE  "U3";
LOCATE  COMP  "soc_side_rd_data_port[17]"  SITE  "U2";
LOCATE  COMP  "soc_side_rd_data_port[18]"  SITE  "H2";
LOCATE  COMP  "soc_side_rd_data_port[19]"  SITE  "R3";
LOCATE  COMP  "soc_side_rd_data_port[1]"  SITE  "W3";
LOCATE  COMP  "soc_side_rd_data_port[20]"  SITE  "G19";
LOCATE  COMP  "soc_side_rd_data_port[21]"  SITE  "P2";
LOCATE  COMP  "soc_side_rd_data_port[22]"  SITE  "Y9";
LOCATE  COMP  "soc_side_rd_data_port[23]"  SITE  "C1";
LOCATE  COMP  "soc_side_rd_data_port[24]"  SITE  "F1";
LOCATE  COMP  "soc_side_rd_data_port[25]"  SITE  "C19";
LOCATE  COMP  "soc_side_rd_data_port[26]"  SITE  "L17";
LOCATE  COMP  "soc_side_rd_data_port[27]"  SITE  "U1";
LOCATE  COMP  "soc_side_rd_data_port[28]"  SITE  "W8";
LOCATE  COMP  "soc_side_rd_data_port[29]"  SITE  "G3";
LOCATE  COMP  "soc_side_rd_data_port[2]"  SITE  "V8";
LOCATE  COMP  "soc_side_rd_data_port[30]"  SITE  "P3";
LOCATE  COMP  "soc_side_rd_data_port[31]"  SITE  "N1";
LOCATE  COMP  "soc_side_rd_data_port[3]"  SITE  "T7";
LOCATE  COMP  "soc_side_rd_data_port[4]"  SITE  "J1";
LOCATE  COMP  "soc_side_rd_data_port[5]"  SITE  "D4";
LOCATE  COMP  "soc_side_rd_data_port[6]"  SITE  "R5";
LOCATE  COMP  "soc_side_rd_data_port[7]"  SITE  "F20";
LOCATE  COMP  "soc_side_rd_data_port[8]"  SITE  "J2";
LOCATE  COMP  "soc_side_rd_data_port[9]"  SITE  "V12";
LOCATE  COMP  "soc_side_rd_en_port"  SITE  "R16";
LOCATE  COMP  "soc_side_ready_port"  SITE  "U15";
LOCATE  COMP  "soc_side_wr_data_port[0]"  SITE  "T6";
LOCATE  COMP  "soc_side_wr_data_port[10]"  SITE  "L1";
LOCATE  COMP  "soc_side_wr_data_port[11]"  SITE  "F16";
LOCATE  COMP  "soc_side_wr_data_port[12]"  SITE  "D20";
LOCATE  COMP  "soc_side_wr_data_port[13]"  SITE  "L4";
LOCATE  COMP  "soc_side_wr_data_port[14]"  SITE  "T8";
LOCATE  COMP  "soc_side_wr_data_port[15]"  SITE  "B1";
LOCATE  COMP  "soc_side_wr_data_port[16]"  SITE  "T4";
LOCATE  COMP  "soc_side_wr_data_port[17]"  SITE  "V1";
LOCATE  COMP  "soc_side_wr_data_port[18]"  SITE  "J5";
LOCATE  COMP  "soc_side_wr_data_port[19]"  SITE  "R4";
LOCATE  COMP  "soc_side_wr_data_port[1]"  SITE  "V5";
LOCATE  COMP  "soc_side_wr_data_port[20]"  SITE  "J16";
LOCATE  COMP  "soc_side_wr_data_port[21]"  SITE  "N4";
LOCATE  COMP  "soc_side_wr_data_port[22]"  SITE  "W10";
LOCATE  COMP  "soc_side_wr_data_port[23]"  SITE  "D1";
LOCATE  COMP  "soc_side_wr_data_port[24]"  SITE  "G5";
LOCATE  COMP  "soc_side_wr_data_port[25]"  SITE  "D18";
LOCATE  COMP  "soc_side_wr_data_port[26]"  SITE  "J19";
LOCATE  COMP  "soc_side_wr_data_port[27]"  SITE  "W2";
LOCATE  COMP  "soc_side_wr_data_port[28]"  SITE  "U8";
LOCATE  COMP  "soc_side_wr_data_port[29]"  SITE  "G2";
LOCATE  COMP  "soc_side_wr_data_port[2]"  SITE  "T9";
LOCATE  COMP  "soc_side_wr_data_port[30]"  SITE  "N5";
LOCATE  COMP  "soc_side_wr_data_port[31]"  SITE  "M3";
LOCATE  COMP  "soc_side_wr_data_port[3]"  SITE  "W6";
LOCATE  COMP  "soc_side_wr_data_port[4]"  SITE  "K3";
LOCATE  COMP  "soc_side_wr_data_port[5]"  SITE  "E4";
LOCATE  COMP  "soc_side_wr_data_port[6]"  SITE  "T2";
LOCATE  COMP  "soc_side_wr_data_port[7]"  SITE  "G17";
LOCATE  COMP  "soc_side_wr_data_port[8]"  SITE  "J4";
LOCATE  COMP  "soc_side_wr_data_port[9]"  SITE  "T12";
LOCATE  COMP  "soc_side_wr_en_port"  SITE  "M1";
LOCATE  COMP  "soc_side_wr_mask_port[0]"  SITE  "U14";
LOCATE  COMP  "soc_side_wr_mask_port[1]"  SITE  "V14";
LOCATE  COMP  "soc_side_wr_mask_port[2]"  SITE  "W14";
LOCATE  COMP  "soc_side_wr_mask_port[3]"  SITE  "Y15";





PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Sat Apr 05 12:47:38 2025




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
