// Seed: 774667798
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    output wand id_7,
    output logic id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    output supply0 id_12,
    input wor id_13,
    output tri0 id_14,
    output tri1 id_15,
    input tri0 id_16,
    input wire id_17
);
  module_0();
  always begin
    id_12 = id_16;
    id_8 <= 1;
  end
  wire id_19;
endmodule
