EDA Netlist Writer report for CircuitoFinal
Thu May 17 14:37:45 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Thu May 17 14:37:45 2018 ;
; Revision Name             ; CircuitoFinal                     ;
; Top-level Entity Name     ; CircuitoFinal                     ;
; Family                    ; Cyclone II                        ;
+---------------------------+-----------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 17 14:37:44 2018
Info: Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog CircuitoFinal -c CircuitoFinal --vector_source=/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/Waveform.vwf --testbench_file=./simulation/qsim/CircuitoFinal.vt
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "SW" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "LEDR" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Error (201009): Bus port "SW" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Warning (201007): Can't find port "KEY[0]" in design
Error (201009): Bus port "SW" specified in vector source file has width of 4, which does not match width 10 of top level port of same name
Info (201000): Generated Verilog Test Bench File ./simulation/qsim/CircuitoFinal.vt for simulation
Error: Quartus II 32-bit EDA Netlist Writer was unsuccessful. 42 errors, 1 warning
    Error: Peak virtual memory: 319 megabytes
    Error: Processing ended: Thu May 17 14:37:45 2018
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


