Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon May 08 12:13:37 2017
| Host         : Kishin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.349        0.000                      0                 2547        0.090        0.000                      0                 2547        3.000        0.000                       0                   481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.540        0.000                      0                   64        0.281        0.000                      0                   64        3.000        0.000                       0                    34  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           2.349        0.000                      0                  207        0.175        0.000                      0                  207        4.500        0.000                       0                   116  
  clkout3          54.220        0.000                      0                 2275        0.263        0.000                      0                 2275       38.750        0.000                       0                   328  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         3.497        0.000                      0                   32        0.570        0.000                      0                   32  
clkout0       clkout3             5.513        0.000                      0                   41        0.090        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.481ns (36.213%)  route 2.609ns (63.787%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.167     9.413    snd/count0_carry__2_n_0
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[0]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X82Y67         FDRE (Setup_fdre_C_R)       -0.335    14.953    snd/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.481ns (36.213%)  route 2.609ns (63.787%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.167     9.413    snd/count0_carry__2_n_0
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X82Y67         FDRE (Setup_fdre_C_R)       -0.335    14.953    snd/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.481ns (36.213%)  route 2.609ns (63.787%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.167     9.413    snd/count0_carry__2_n_0
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[2]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X82Y67         FDRE (Setup_fdre_C_R)       -0.335    14.953    snd/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.481ns (36.213%)  route 2.609ns (63.787%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.167     9.413    snd/count0_carry__2_n_0
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[3]/C
                         clock pessimism              0.299    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X82Y67         FDRE (Setup_fdre_C_R)       -0.335    14.953    snd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.481ns (37.433%)  route 2.475ns (62.567%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.034     9.280    snd/count0_carry__2_n_0
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    snd/clk
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X82Y68         FDRE (Setup_fdre_C_R)       -0.335    14.927    snd/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.481ns (37.433%)  route 2.475ns (62.567%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.034     9.280    snd/count0_carry__2_n_0
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    snd/clk
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X82Y68         FDRE (Setup_fdre_C_R)       -0.335    14.927    snd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.481ns (37.433%)  route 2.475ns (62.567%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.034     9.280    snd/count0_carry__2_n_0
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    snd/clk
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[6]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X82Y68         FDRE (Setup_fdre_C_R)       -0.335    14.927    snd/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.481ns (37.433%)  route 2.475ns (62.567%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.034     9.280    snd/count0_carry__2_n_0
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    snd/clk
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X82Y68         FDRE (Setup_fdre_C_R)       -0.335    14.927    snd/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.481ns (37.536%)  route 2.465ns (62.464%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.023     9.269    snd/count0_carry__2_n_0
    SLICE_X82Y69         FDRE                                         r  snd/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    snd/clk
    SLICE_X82Y69         FDRE                                         r  snd/count_reg[10]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X82Y69         FDRE (Setup_fdre_C_R)       -0.335    14.926    snd/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 snd/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.481ns (37.536%)  route 2.465ns (62.464%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  snd/count_reg[1]/Q
                         net (fo=5, routed)           1.252     7.032    memIO/sound/out[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  memIO/sound/count0_carry_i_4/O
                         net (fo=1, routed)           0.189     7.345    snd/period_reg[2]_3[0]
    SLICE_X84Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.895 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.895    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.012    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.129    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.023     9.269    snd/count0_carry__2_n_0
    SLICE_X82Y69         FDRE                                         r  snd/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    snd/clk
    SLICE_X82Y69         FDRE                                         r  snd/count_reg[11]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X82Y69         FDRE (Setup_fdre_C_R)       -0.335    14.926    snd/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 snd/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    snd/clk
    SLICE_X82Y70         FDRE                                         r  snd/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  snd/count_reg[14]/Q
                         net (fo=5, routed)           0.134     1.791    snd/out[14]
    SLICE_X82Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  snd/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.902    snd/count_reg[12]_i_1__0_n_5
    SLICE_X82Y70         FDRE                                         r  snd/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    snd/clk
    SLICE_X82Y70         FDRE                                         r  snd/count_reg[14]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X82Y70         FDRE (Hold_fdre_C_D)         0.105     1.621    snd/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 snd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  snd/count_reg[2]/Q
                         net (fo=5, routed)           0.134     1.794    snd/out[2]
    SLICE_X82Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  snd/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.905    snd/count_reg[0]_i_1__0_n_5
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[2]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X82Y67         FDRE (Hold_fdre_C_D)         0.105     1.624    snd/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 snd/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    snd/clk
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  snd/count_reg[30]/Q
                         net (fo=4, routed)           0.134     1.787    snd/count_reg[30]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  snd/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    snd/count_reg[28]_i_1_n_5
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    snd/clk
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[30]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X82Y74         FDRE (Hold_fdre_C_D)         0.105     1.617    snd/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 snd/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    snd/clk
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  snd/count_reg[26]/Q
                         net (fo=4, routed)           0.145     1.799    snd/count_reg[26]
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.910 r  snd/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    snd/count_reg[24]_i_1_n_5
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    snd/clk
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[26]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X82Y73         FDRE (Hold_fdre_C_D)         0.105     1.618    snd/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    snd/clk
    SLICE_X82Y71         FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.146     1.802    snd/count_reg[18]
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.913 r  snd/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.913    snd/count_reg[16]_i_1__0_n_5
    SLICE_X82Y71         FDRE                                         r  snd/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    snd/clk
    SLICE_X82Y71         FDRE                                         r  snd/count_reg[18]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X82Y71         FDRE (Hold_fdre_C_D)         0.105     1.620    snd/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 snd/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    snd/clk
    SLICE_X82Y70         FDRE                                         r  snd/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  snd/count_reg[14]/Q
                         net (fo=5, routed)           0.134     1.791    snd/out[14]
    SLICE_X82Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.935 r  snd/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.935    snd/count_reg[12]_i_1__0_n_4
    SLICE_X82Y70         FDRE                                         r  snd/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    snd/clk
    SLICE_X82Y70         FDRE                                         r  snd/count_reg[15]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X82Y70         FDRE (Hold_fdre_C_D)         0.105     1.621    snd/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 snd/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  snd/count_reg[2]/Q
                         net (fo=5, routed)           0.134     1.794    snd/out[2]
    SLICE_X82Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.938 r  snd/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.938    snd/count_reg[0]_i_1__0_n_4
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[3]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X82Y67         FDRE (Hold_fdre_C_D)         0.105     1.624    snd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 snd/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    snd/clk
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  snd/count_reg[30]/Q
                         net (fo=4, routed)           0.134     1.787    snd/count_reg[30]
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.931 r  snd/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    snd/count_reg[28]_i_1_n_4
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    snd/clk
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[31]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X82Y74         FDRE (Hold_fdre_C_D)         0.105     1.617    snd/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 snd/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    snd/clk
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  snd/count_reg[26]/Q
                         net (fo=4, routed)           0.145     1.799    snd/count_reg[26]
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.943 r  snd/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    snd/count_reg[24]_i_1_n_4
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    snd/clk
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[27]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X82Y73         FDRE (Hold_fdre_C_D)         0.105     1.618    snd/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.158%)  route 0.146ns (33.842%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    snd/clk
    SLICE_X82Y71         FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.146     1.802    snd/count_reg[18]
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.946 r  snd/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.946    snd/count_reg[16]_i_1__0_n_4
    SLICE_X82Y71         FDRE                                         r  snd/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    snd/clk
    SLICE_X82Y71         FDRE                                         r  snd/count_reg[19]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X82Y71         FDRE (Hold_fdre_C_D)         0.105     1.620    snd/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y67     snd/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y69     snd/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y69     snd/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y70     snd/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y70     snd/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y70     snd/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y70     snd/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y71     snd/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y69     snd/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y69     snd/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y70     snd/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y70     snd/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y70     snd/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y70     snd/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y69     snd/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y69     snd/count_reg[9]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y69     snd/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y69     snd/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y70     snd/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y70     snd/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y70     snd/count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y70     snd/count_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y68     snd/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y68     snd/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 1.770ns (24.837%)  route 5.357ns (75.163%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          1.016    12.457    display/myvgatimer/xy/x0
    SLICE_X83Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.605    15.031    display/myvgatimer/xy/clk100
    SLICE_X83Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[0]_rep/C
                         clock pessimism              0.278    15.309    
                         clock uncertainty           -0.074    15.235    
    SLICE_X83Y89         FDRE (Setup_fdre_C_R)       -0.429    14.806    display/myvgatimer/xy/x_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 1.770ns (24.837%)  route 5.357ns (75.163%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          1.016    12.457    display/myvgatimer/xy/x0
    SLICE_X83Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.605    15.031    display/myvgatimer/xy/clk100
    SLICE_X83Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[1]_rep/C
                         clock pessimism              0.278    15.309    
                         clock uncertainty           -0.074    15.235    
    SLICE_X83Y89         FDRE (Setup_fdre_C_R)       -0.429    14.806    display/myvgatimer/xy/x_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 1.770ns (24.837%)  route 5.357ns (75.163%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          1.016    12.457    display/myvgatimer/xy/x0
    SLICE_X83Y89         FDRE                                         r  display/myvgatimer/xy/y_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.605    15.031    display/myvgatimer/xy/clk100
    SLICE_X83Y89         FDRE                                         r  display/myvgatimer/xy/y_reg[0]_rep/C
                         clock pessimism              0.278    15.309    
                         clock uncertainty           -0.074    15.235    
    SLICE_X83Y89         FDRE (Setup_fdre_C_R)       -0.429    14.806    display/myvgatimer/xy/y_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.770ns (24.821%)  route 5.361ns (75.179%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          1.020    12.462    display/myvgatimer/xy/x0
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.605    15.031    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.074    15.257    
    SLICE_X82Y89         FDRE (Setup_fdre_C_R)       -0.429    14.828    display/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.770ns (24.821%)  route 5.361ns (75.179%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          1.020    12.462    display/myvgatimer/xy/x0
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.605    15.031    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.074    15.257    
    SLICE_X82Y89         FDRE (Setup_fdre_C_R)       -0.429    14.828    display/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.770ns (24.821%)  route 5.361ns (75.179%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          1.020    12.462    display/myvgatimer/xy/x0
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.605    15.031    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]_rep/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.074    15.257    
    SLICE_X82Y89         FDRE (Setup_fdre_C_R)       -0.429    14.828    display/myvgatimer/xy/x_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.770ns (24.821%)  route 5.361ns (75.179%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          1.020    12.462    display/myvgatimer/xy/x0
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.605    15.031    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[3]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.074    15.257    
    SLICE_X82Y89         FDRE (Setup_fdre_C_R)       -0.429    14.828    display/myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.770ns (24.821%)  route 5.361ns (75.179%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          1.020    12.462    display/myvgatimer/xy/x0
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.605    15.031    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[3]_rep/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.074    15.257    
    SLICE_X82Y89         FDRE (Setup_fdre_C_R)       -0.429    14.828    display/myvgatimer/xy/x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.770ns (25.681%)  route 5.122ns (74.319%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          0.781    12.223    display/myvgatimer/xy/x0
    SLICE_X81Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.598    15.024    display/myvgatimer/xy/clk100
    SLICE_X81Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.074    15.209    
    SLICE_X81Y89         FDRE (Setup_fdre_C_R)       -0.429    14.780    display/myvgatimer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 1.770ns (25.681%)  route 5.122ns (74.319%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.726     5.331    display/myvgatimer/xy/clk100
    SLICE_X82Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419     5.750 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=66, routed)          0.991     6.741    display/myvgatimer/xy/bmem_addr[2]
    SLICE_X81Y89         LUT5 (Prop_lut5_I1_O)        0.327     7.068 r  display/myvgatimer/xy/x[5]_i_2/O
                         net (fo=3, routed)           0.851     7.919    display/myvgatimer/xy/x[5]_i_2_n_0
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.332     8.251 r  display/myvgatimer/xy/x[9]_i_13/O
                         net (fo=1, routed)           0.574     8.825    display/myvgatimer/xy/x[9]_i_13_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  display/myvgatimer/xy/x[9]_i_7/O
                         net (fo=24, routed)          0.802     9.751    display/myvgatimer/xy/x12_out
    SLICE_X77Y88         LUT5 (Prop_lut5_I3_O)        0.118     9.869 r  display/myvgatimer/xy/x[9]_i_9/O
                         net (fo=1, routed)           0.433    10.302    display/myvgatimer/xy/x[9]_i_9_n_0
    SLICE_X77Y88         LUT6 (Prop_lut6_I0_O)        0.326    10.628 r  display/myvgatimer/xy/x[9]_i_5/O
                         net (fo=1, routed)           0.689    11.318    display/myvgatimer/xy/x[9]_i_5_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  display/myvgatimer/xy/x[9]_i_1/O
                         net (fo=26, routed)          0.781    12.223    display/myvgatimer/xy/x0
    SLICE_X81Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clkdv/buf100/O
                         net (fo=110, routed)         1.598    15.024    display/myvgatimer/xy/clk100
    SLICE_X81Y89         FDRE                                         r  display/myvgatimer/xy/x_reg[5]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.074    15.209    
    SLICE_X81Y89         FDRE (Setup_fdre_C_R)       -0.429    14.780    display/myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  2.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.293%)  route 0.139ns (49.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X86Y79         FDRE                                         r  keyboard/bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard/bits_reg[5]/Q
                         net (fo=5, routed)           0.139     1.798    keyboard/bits_reg_n_0_[5]
    SLICE_X85Y79         FDRE                                         r  keyboard/keyb_char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.865     2.032    keyboard/clk100
    SLICE_X85Y79         FDRE                                         r  keyboard/keyb_char_reg[5]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y79         FDRE (Hold_fdre_C_D)         0.070     1.622    keyboard/keyb_char_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyboard/temp_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.597     1.518    keyboard/clk100
    SLICE_X86Y80         FDRE                                         r  keyboard/temp_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyboard/temp_char_reg[4]/Q
                         net (fo=2, routed)           0.129     1.788    keyboard/temp_char_reg_n_0_[4]
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.867     2.034    keyboard/clk100
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[12]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.070     1.601    keyboard/keyb_char_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/temp_char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.534%)  route 0.133ns (48.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.598     1.519    keyboard/clk100
    SLICE_X86Y81         FDRE                                         r  keyboard/bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  keyboard/bits_reg[7]/Q
                         net (fo=5, routed)           0.133     1.793    keyboard/bits_reg_n_0_[7]
    SLICE_X86Y80         FDRE                                         r  keyboard/temp_char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.867     2.034    keyboard/clk100
    SLICE_X86Y80         FDRE                                         r  keyboard/temp_char_reg[7]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.071     1.603    keyboard/temp_char_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 keyboard/temp_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.539%)  route 0.120ns (48.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X85Y80         FDRE                                         r  keyboard/temp_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  keyboard/temp_char_reg[23]/Q
                         net (fo=1, routed)           0.120     1.766    keyboard/temp_char_reg_n_0_[23]
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.867     2.034    keyboard/clk100
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[31]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.018     1.572    keyboard/keyb_char_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 keyboard/temp_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X85Y80         FDRE                                         r  keyboard/temp_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard/temp_char_reg[20]/Q
                         net (fo=1, routed)           0.153     1.811    keyboard/temp_char_reg_n_0_[20]
    SLICE_X83Y80         FDRE                                         r  keyboard/keyb_char_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.866     2.033    keyboard/clk100
    SLICE_X83Y80         FDRE                                         r  keyboard/keyb_char_reg[28]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.070     1.601    keyboard/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.988%)  route 0.187ns (57.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X87Y79         FDRE                                         r  keyboard/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard/bits_reg[0]/Q
                         net (fo=3, routed)           0.187     1.845    keyboard/bits_reg_n_0_[0]
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.866     2.033    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[0]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.075     1.628    keyboard/keyb_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/temp_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.424%)  route 0.191ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X87Y79         FDRE                                         r  keyboard/bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard/bits_reg[1]/Q
                         net (fo=4, routed)           0.191     1.850    keyboard/bits_reg_n_0_[1]
    SLICE_X85Y80         FDRE                                         r  keyboard/temp_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.866     2.033    keyboard/clk100
    SLICE_X85Y80         FDRE                                         r  keyboard/temp_char_reg[1]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.072     1.625    keyboard/temp_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.633%)  route 0.190ns (57.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X86Y79         FDRE                                         r  keyboard/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard/bits_reg[2]/Q
                         net (fo=4, routed)           0.190     1.848    keyboard/bits_reg_n_0_[2]
    SLICE_X85Y79         FDRE                                         r  keyboard/keyb_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.865     2.032    keyboard/clk100
    SLICE_X85Y79         FDRE                                         r  keyboard/keyb_char_reg[2]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y79         FDRE (Hold_fdre_C_D)         0.066     1.618    keyboard/keyb_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.623%)  route 0.206ns (59.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.598     1.519    keyboard/clk100
    SLICE_X86Y81         FDRE                                         r  keyboard/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  keyboard/bits_reg[6]/Q
                         net (fo=5, routed)           0.206     1.866    keyboard/bits_reg_n_0_[6]
    SLICE_X85Y79         FDRE                                         r  keyboard/keyb_char_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.865     2.032    keyboard/clk100
    SLICE_X85Y79         FDRE                                         r  keyboard/keyb_char_reg[6]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y79         FDRE (Hold_fdre_C_D)         0.072     1.624    keyboard/keyb_char_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 display/myvgatimer/clock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/clock_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.599     1.520    display/myvgatimer/clk100
    SLICE_X81Y91         FDRE                                         r  display/myvgatimer/clock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/myvgatimer/clock_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.829    display/myvgatimer/clock_count[0]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.042     1.871 r  display/myvgatimer/clock_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    display/myvgatimer/clock_count[1]_i_1_n_0
    SLICE_X81Y91         FDRE                                         r  display/myvgatimer/clock_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf100/O
                         net (fo=110, routed)         0.871     2.038    display/myvgatimer/clk100
    SLICE_X81Y91         FDRE                                         r  display/myvgatimer/clock_count_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X81Y91         FDRE (Hold_fdre_C_D)         0.107     1.627    display/myvgatimer/clock_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y76     PCdisplay/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y78     PCdisplay/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y78     PCdisplay/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y79     PCdisplay/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y79     PCdisplay/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y79     PCdisplay/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y80     keyboard/temp_char_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y85     keyboard/timeout_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y85     keyboard/timeout_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y85     keyboard/timeout_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y85     keyboard/timeout_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y90     display/myvgatimer/xy/x_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y91     display/myvgatimer/xy/y_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y91     display/myvgatimer/xy/y_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y90     display/myvgatimer/xy/y_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y92     display/myvgatimer/xy/y_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y90     display/myvgatimer/xy/y_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y76     PCdisplay/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78     PCdisplay/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78     PCdisplay/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79     PCdisplay/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79     PCdisplay/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79     PCdisplay/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79     PCdisplay/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79     PCdisplay/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79     PCdisplay/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y80     keyboard/temp_char_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       54.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.220ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.453ns  (logic 3.926ns (15.425%)  route 21.527ns (84.575%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.355    13.851    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=18, routed)          2.490    16.465    mips/dp/registers/aluB__97[24]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.118    16.583 r  mips/dp/registers/mem_reg_0_15_0_0_i_77/O
                         net (fo=1, routed)           0.433    17.016    mips/dp/registers/mem_reg_0_15_0_0_i_77_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.342 r  mips/dp/registers/mem_reg_0_15_0_0_i_69/O
                         net (fo=2, routed)           0.958    18.300    mips/dp/registers/mem_reg_0_15_0_0_i_69_n_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.152    18.452 r  mips/dp/registers/mem_reg_0_15_0_0_i_59/O
                         net (fo=2, routed)           0.879    19.331    mips/dp/registers/mem_reg_0_15_0_0_i_59_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.326    19.657 r  mips/dp/registers/mem_reg_0_15_0_0_i_40/O
                         net (fo=1, routed)           0.447    20.104    mips/dp/registers/mem_reg_0_15_0_0_i_40_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.228 r  mips/dp/registers/mem_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           1.286    21.514    mips/dp/registers/mem_reg_0_15_0_0_i_15_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.638 r  mips/dp/registers/mem_reg_0_15_0_0_i_4/O
                         net (fo=275, routed)         3.875    25.513    memIO/scrmem/mem_reg_256_383_2_2/A1
    SLICE_X78Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    25.637 r  memIO/scrmem/mem_reg_256_383_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    25.637    memIO/scrmem/mem_reg_256_383_2_2/SPO0
    SLICE_X78Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    25.878 r  memIO/scrmem/mem_reg_256_383_2_2/F7.SP/O
                         net (fo=1, routed)           1.090    26.968    memIO/scrmem/mem_reg_256_383_2_2_n_1
    SLICE_X79Y86         LUT6 (Prop_lut6_I1_O)        0.298    27.266 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.553    27.819    mips/dp/registers/x_reg[5]_7
    SLICE_X79Y85         LUT4 (Prop_lut4_I2_O)        0.118    27.937 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           0.458    28.395    mips/dp/registers/rf_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X81Y82         LUT6 (Prop_lut6_I5_O)        0.326    28.721 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_70/O
                         net (fo=1, routed)           0.575    29.296    mips/dp/registers/to_mips[2]
    SLICE_X81Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.420 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.678    30.098    mips/dp/registers/mem_readdata[2]
    SLICE_X74Y75         LUT5 (Prop_lut5_I3_O)        0.124    30.222 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.532    30.754    mips/dp/registers/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.259    85.262    
                         clock uncertainty           -0.102    85.160    
    SLICE_X76Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    84.975    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         84.975    
                         arrival time                         -30.754    
  -------------------------------------------------------------------
                         slack                                 54.220    

Slack (MET) :             54.261ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.428ns  (logic 3.926ns (15.440%)  route 21.502ns (84.560%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.355    13.851    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=18, routed)          2.490    16.465    mips/dp/registers/aluB__97[24]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.118    16.583 r  mips/dp/registers/mem_reg_0_15_0_0_i_77/O
                         net (fo=1, routed)           0.433    17.016    mips/dp/registers/mem_reg_0_15_0_0_i_77_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.342 r  mips/dp/registers/mem_reg_0_15_0_0_i_69/O
                         net (fo=2, routed)           0.958    18.300    mips/dp/registers/mem_reg_0_15_0_0_i_69_n_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.152    18.452 r  mips/dp/registers/mem_reg_0_15_0_0_i_59/O
                         net (fo=2, routed)           0.879    19.331    mips/dp/registers/mem_reg_0_15_0_0_i_59_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.326    19.657 r  mips/dp/registers/mem_reg_0_15_0_0_i_40/O
                         net (fo=1, routed)           0.447    20.104    mips/dp/registers/mem_reg_0_15_0_0_i_40_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.228 r  mips/dp/registers/mem_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           1.286    21.514    mips/dp/registers/mem_reg_0_15_0_0_i_15_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.638 r  mips/dp/registers/mem_reg_0_15_0_0_i_4/O
                         net (fo=275, routed)         3.875    25.513    memIO/scrmem/mem_reg_256_383_2_2/A1
    SLICE_X78Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    25.637 r  memIO/scrmem/mem_reg_256_383_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    25.637    memIO/scrmem/mem_reg_256_383_2_2/SPO0
    SLICE_X78Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    25.878 r  memIO/scrmem/mem_reg_256_383_2_2/F7.SP/O
                         net (fo=1, routed)           1.090    26.968    memIO/scrmem/mem_reg_256_383_2_2_n_1
    SLICE_X79Y86         LUT6 (Prop_lut6_I1_O)        0.298    27.266 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.553    27.819    mips/dp/registers/x_reg[5]_7
    SLICE_X79Y85         LUT4 (Prop_lut4_I2_O)        0.118    27.937 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           0.458    28.395    mips/dp/registers/rf_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X81Y82         LUT6 (Prop_lut6_I5_O)        0.326    28.721 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_70/O
                         net (fo=1, routed)           0.575    29.296    mips/dp/registers/to_mips[2]
    SLICE_X81Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.420 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.678    30.098    mips/dp/registers/mem_readdata[2]
    SLICE_X74Y75         LUT5 (Prop_lut5_I3_O)        0.124    30.222 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.507    30.729    mips/dp/registers/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.275    85.278    
                         clock uncertainty           -0.102    85.176    
    SLICE_X76Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    84.991    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         84.991    
                         arrival time                         -30.729    
  -------------------------------------------------------------------
                         slack                                 54.261    

Slack (MET) :             54.334ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.282ns  (logic 3.960ns (15.663%)  route 21.322ns (84.337%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.355    13.851    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=18, routed)          2.490    16.465    mips/dp/registers/aluB__97[24]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.118    16.583 r  mips/dp/registers/mem_reg_0_15_0_0_i_77/O
                         net (fo=1, routed)           0.433    17.016    mips/dp/registers/mem_reg_0_15_0_0_i_77_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.342 r  mips/dp/registers/mem_reg_0_15_0_0_i_69/O
                         net (fo=2, routed)           0.958    18.300    mips/dp/registers/mem_reg_0_15_0_0_i_69_n_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.152    18.452 r  mips/dp/registers/mem_reg_0_15_0_0_i_59/O
                         net (fo=2, routed)           0.879    19.331    mips/dp/registers/mem_reg_0_15_0_0_i_59_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.326    19.657 r  mips/dp/registers/mem_reg_0_15_0_0_i_40/O
                         net (fo=1, routed)           0.447    20.104    mips/dp/registers/mem_reg_0_15_0_0_i_40_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.228 r  mips/dp/registers/mem_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           1.286    21.514    mips/dp/registers/mem_reg_0_15_0_0_i_15_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.638 r  mips/dp/registers/mem_reg_0_15_0_0_i_4/O
                         net (fo=275, routed)         3.396    25.034    memIO/scrmem/mem_reg_256_383_1_1/A1
    SLICE_X76Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    25.158 r  memIO/scrmem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    25.158    memIO/scrmem/mem_reg_256_383_1_1/SPO0
    SLICE_X76Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    25.399 r  memIO/scrmem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           1.155    26.554    memIO/scrmem/mem_reg_256_383_1_1_n_1
    SLICE_X77Y87         LUT6 (Prop_lut6_I1_O)        0.298    26.852 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           1.126    27.979    mips/dp/registers/x_reg[5]_5
    SLICE_X79Y83         LUT4 (Prop_lut4_I2_O)        0.152    28.131 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_79/O
                         net (fo=1, routed)           0.320    28.450    mips/dp/registers/rf_reg_r1_0_31_0_5_i_79_n_0
    SLICE_X81Y82         LUT6 (Prop_lut6_I5_O)        0.326    28.776 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.405    29.181    mips/dp/registers/to_mips[1]
    SLICE_X81Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.305 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.615    29.920    mips/dp/registers/mem_readdata[1]
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.124    30.044 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.540    30.584    mips/dp/registers/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    85.278    
                         clock uncertainty           -0.102    85.176    
    SLICE_X76Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.918    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.918    
                         arrival time                         -30.584    
  -------------------------------------------------------------------
                         slack                                 54.334    

Slack (MET) :             54.486ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.114ns  (logic 3.960ns (15.768%)  route 21.154ns (84.232%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.355    13.851    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=18, routed)          2.490    16.465    mips/dp/registers/aluB__97[24]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.118    16.583 r  mips/dp/registers/mem_reg_0_15_0_0_i_77/O
                         net (fo=1, routed)           0.433    17.016    mips/dp/registers/mem_reg_0_15_0_0_i_77_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.342 r  mips/dp/registers/mem_reg_0_15_0_0_i_69/O
                         net (fo=2, routed)           0.958    18.300    mips/dp/registers/mem_reg_0_15_0_0_i_69_n_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.152    18.452 r  mips/dp/registers/mem_reg_0_15_0_0_i_59/O
                         net (fo=2, routed)           0.879    19.331    mips/dp/registers/mem_reg_0_15_0_0_i_59_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.326    19.657 r  mips/dp/registers/mem_reg_0_15_0_0_i_40/O
                         net (fo=1, routed)           0.447    20.104    mips/dp/registers/mem_reg_0_15_0_0_i_40_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.228 r  mips/dp/registers/mem_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           1.286    21.514    mips/dp/registers/mem_reg_0_15_0_0_i_15_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.638 r  mips/dp/registers/mem_reg_0_15_0_0_i_4/O
                         net (fo=275, routed)         3.396    25.034    memIO/scrmem/mem_reg_256_383_1_1/A1
    SLICE_X76Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    25.158 r  memIO/scrmem/mem_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    25.158    memIO/scrmem/mem_reg_256_383_1_1/SPO0
    SLICE_X76Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    25.399 r  memIO/scrmem/mem_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           1.155    26.554    memIO/scrmem/mem_reg_256_383_1_1_n_1
    SLICE_X77Y87         LUT6 (Prop_lut6_I1_O)        0.298    26.852 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           1.126    27.979    mips/dp/registers/x_reg[5]_5
    SLICE_X79Y83         LUT4 (Prop_lut4_I2_O)        0.152    28.131 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_79/O
                         net (fo=1, routed)           0.320    28.450    mips/dp/registers/rf_reg_r1_0_31_0_5_i_79_n_0
    SLICE_X81Y82         LUT6 (Prop_lut6_I5_O)        0.326    28.776 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.405    29.181    mips/dp/registers/to_mips[1]
    SLICE_X81Y80         LUT6 (Prop_lut6_I4_O)        0.124    29.305 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.615    29.920    mips/dp/registers/mem_readdata[1]
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.124    30.044 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.372    30.416    mips/dp/registers/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.259    85.262    
                         clock uncertainty           -0.102    85.160    
    SLICE_X76Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.902    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.902    
                         arrival time                         -30.416    
  -------------------------------------------------------------------
                         slack                                 54.486    

Slack (MET) :             54.612ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.101ns  (logic 3.730ns (14.860%)  route 21.371ns (85.140%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.355    13.851    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=18, routed)          2.490    16.465    mips/dp/registers/aluB__97[24]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.118    16.583 r  mips/dp/registers/mem_reg_0_15_0_0_i_77/O
                         net (fo=1, routed)           0.433    17.016    mips/dp/registers/mem_reg_0_15_0_0_i_77_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.342 r  mips/dp/registers/mem_reg_0_15_0_0_i_69/O
                         net (fo=2, routed)           0.958    18.300    mips/dp/registers/mem_reg_0_15_0_0_i_69_n_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.152    18.452 r  mips/dp/registers/mem_reg_0_15_0_0_i_59/O
                         net (fo=2, routed)           0.879    19.331    mips/dp/registers/mem_reg_0_15_0_0_i_59_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.326    19.657 r  mips/dp/registers/mem_reg_0_15_0_0_i_40/O
                         net (fo=1, routed)           0.447    20.104    mips/dp/registers/mem_reg_0_15_0_0_i_40_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.228 r  mips/dp/registers/mem_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           1.286    21.514    mips/dp/registers/mem_reg_0_15_0_0_i_15_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.638 r  mips/dp/registers/mem_reg_0_15_0_0_i_4/O
                         net (fo=275, routed)         3.716    25.354    memIO/scrmem/mem_reg_640_767_0_0/A1
    SLICE_X78Y90         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    25.478 r  memIO/scrmem/mem_reg_640_767_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    25.478    memIO/scrmem/mem_reg_640_767_0_0/SPO0
    SLICE_X78Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    25.719 r  memIO/scrmem/mem_reg_640_767_0_0/F7.SP/O
                         net (fo=1, routed)           0.815    26.534    memIO/scrmem/mem_reg_640_767_0_0_n_1
    SLICE_X79Y88         LUT6 (Prop_lut6_I3_O)        0.298    26.832 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_106/O
                         net (fo=1, routed)           0.575    27.407    mips/dp/registers/x_reg[5]_4
    SLICE_X79Y86         LUT4 (Prop_lut4_I3_O)        0.124    27.531 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           0.604    28.134    mips/dp/registers/rf_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I5_O)        0.124    28.258 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_68/O
                         net (fo=1, routed)           0.551    28.810    keyboard/to_mips[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.934 r  keyboard/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.619    29.552    mips/dp/registers/keyb_char_reg[0][0]
    SLICE_X79Y75         LUT5 (Prop_lut5_I3_O)        0.124    29.676 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.726    30.403    mips/dp/registers/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.275    85.278    
                         clock uncertainty           -0.102    85.176    
    SLICE_X76Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    85.015    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         85.015    
                         arrival time                         -30.403    
  -------------------------------------------------------------------
                         slack                                 54.612    

Slack (MET) :             54.716ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.981ns  (logic 3.730ns (14.932%)  route 21.251ns (85.068%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.355    13.851    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=18, routed)          2.490    16.465    mips/dp/registers/aluB__97[24]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.118    16.583 r  mips/dp/registers/mem_reg_0_15_0_0_i_77/O
                         net (fo=1, routed)           0.433    17.016    mips/dp/registers/mem_reg_0_15_0_0_i_77_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.342 r  mips/dp/registers/mem_reg_0_15_0_0_i_69/O
                         net (fo=2, routed)           0.958    18.300    mips/dp/registers/mem_reg_0_15_0_0_i_69_n_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.152    18.452 r  mips/dp/registers/mem_reg_0_15_0_0_i_59/O
                         net (fo=2, routed)           0.879    19.331    mips/dp/registers/mem_reg_0_15_0_0_i_59_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.326    19.657 r  mips/dp/registers/mem_reg_0_15_0_0_i_40/O
                         net (fo=1, routed)           0.447    20.104    mips/dp/registers/mem_reg_0_15_0_0_i_40_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.228 r  mips/dp/registers/mem_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           1.286    21.514    mips/dp/registers/mem_reg_0_15_0_0_i_15_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.638 r  mips/dp/registers/mem_reg_0_15_0_0_i_4/O
                         net (fo=275, routed)         3.716    25.354    memIO/scrmem/mem_reg_640_767_0_0/A1
    SLICE_X78Y90         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    25.478 r  memIO/scrmem/mem_reg_640_767_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    25.478    memIO/scrmem/mem_reg_640_767_0_0/SPO0
    SLICE_X78Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    25.719 r  memIO/scrmem/mem_reg_640_767_0_0/F7.SP/O
                         net (fo=1, routed)           0.815    26.534    memIO/scrmem/mem_reg_640_767_0_0_n_1
    SLICE_X79Y88         LUT6 (Prop_lut6_I3_O)        0.298    26.832 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_106/O
                         net (fo=1, routed)           0.575    27.407    mips/dp/registers/x_reg[5]_4
    SLICE_X79Y86         LUT4 (Prop_lut4_I3_O)        0.124    27.531 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           0.604    28.134    mips/dp/registers/rf_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I5_O)        0.124    28.258 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_68/O
                         net (fo=1, routed)           0.551    28.810    keyboard/to_mips[0]
    SLICE_X81Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.934 r  keyboard/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.619    29.552    mips/dp/registers/keyb_char_reg[0][0]
    SLICE_X79Y75         LUT5 (Prop_lut5_I3_O)        0.124    29.676 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.606    30.282    mips/dp/registers/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.259    85.262    
                         clock uncertainty           -0.102    85.160    
    SLICE_X76Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.999    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         84.999    
                         arrival time                         -30.282    
  -------------------------------------------------------------------
                         slack                                 54.716    

Slack (MET) :             54.732ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.898ns  (logic 3.730ns (14.981%)  route 21.168ns (85.019%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.355    13.851    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=18, routed)          2.490    16.465    mips/dp/registers/aluB__97[24]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.118    16.583 r  mips/dp/registers/mem_reg_0_15_0_0_i_77/O
                         net (fo=1, routed)           0.433    17.016    mips/dp/registers/mem_reg_0_15_0_0_i_77_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.342 r  mips/dp/registers/mem_reg_0_15_0_0_i_69/O
                         net (fo=2, routed)           0.958    18.300    mips/dp/registers/mem_reg_0_15_0_0_i_69_n_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.152    18.452 r  mips/dp/registers/mem_reg_0_15_0_0_i_59/O
                         net (fo=2, routed)           0.879    19.331    mips/dp/registers/mem_reg_0_15_0_0_i_59_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.326    19.657 r  mips/dp/registers/mem_reg_0_15_0_0_i_40/O
                         net (fo=1, routed)           0.447    20.104    mips/dp/registers/mem_reg_0_15_0_0_i_40_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.228 r  mips/dp/registers/mem_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           1.286    21.514    mips/dp/registers/mem_reg_0_15_0_0_i_15_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.638 r  mips/dp/registers/mem_reg_0_15_0_0_i_4/O
                         net (fo=275, routed)         4.024    25.662    memIO/scrmem/mem_reg_256_383_3_3/A1
    SLICE_X78Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    25.786 r  memIO/scrmem/mem_reg_256_383_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    25.786    memIO/scrmem/mem_reg_256_383_3_3/SPO0
    SLICE_X78Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    26.027 r  memIO/scrmem/mem_reg_256_383_3_3/F7.SP/O
                         net (fo=1, routed)           0.848    26.875    memIO/scrmem/mem_reg_256_383_3_3_n_1
    SLICE_X79Y85         LUT6 (Prop_lut6_I1_O)        0.298    27.173 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.154    27.327    mips/dp/registers/x_reg[5]_9
    SLICE_X79Y85         LUT4 (Prop_lut4_I2_O)        0.124    27.451 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.663    28.114    mips/dp/registers/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X79Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.238 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.485    28.722    mips/dp/registers/to_mips[3]
    SLICE_X79Y80         LUT6 (Prop_lut6_I4_O)        0.124    28.846 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.592    29.438    mips/dp/registers/mem_readdata[3]
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.124    29.562 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.638    30.199    mips/dp/registers/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.259    85.262    
                         clock uncertainty           -0.102    85.160    
    SLICE_X76Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.932    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.932    
                         arrival time                         -30.199    
  -------------------------------------------------------------------
                         slack                                 54.732    

Slack (MET) :             54.853ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.793ns  (logic 3.730ns (15.045%)  route 21.063ns (84.955%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.355    13.851    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.975 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=18, routed)          2.490    16.465    mips/dp/registers/aluB__97[24]
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.118    16.583 r  mips/dp/registers/mem_reg_0_15_0_0_i_77/O
                         net (fo=1, routed)           0.433    17.016    mips/dp/registers/mem_reg_0_15_0_0_i_77_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.326    17.342 r  mips/dp/registers/mem_reg_0_15_0_0_i_69/O
                         net (fo=2, routed)           0.958    18.300    mips/dp/registers/mem_reg_0_15_0_0_i_69_n_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.152    18.452 r  mips/dp/registers/mem_reg_0_15_0_0_i_59/O
                         net (fo=2, routed)           0.879    19.331    mips/dp/registers/mem_reg_0_15_0_0_i_59_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.326    19.657 r  mips/dp/registers/mem_reg_0_15_0_0_i_40/O
                         net (fo=1, routed)           0.447    20.104    mips/dp/registers/mem_reg_0_15_0_0_i_40_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.228 r  mips/dp/registers/mem_reg_0_15_0_0_i_15/O
                         net (fo=1, routed)           1.286    21.514    mips/dp/registers/mem_reg_0_15_0_0_i_15_n_0
    SLICE_X72Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.638 r  mips/dp/registers/mem_reg_0_15_0_0_i_4/O
                         net (fo=275, routed)         4.024    25.662    memIO/scrmem/mem_reg_256_383_3_3/A1
    SLICE_X78Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    25.786 r  memIO/scrmem/mem_reg_256_383_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    25.786    memIO/scrmem/mem_reg_256_383_3_3/SPO0
    SLICE_X78Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    26.027 r  memIO/scrmem/mem_reg_256_383_3_3/F7.SP/O
                         net (fo=1, routed)           0.848    26.875    memIO/scrmem/mem_reg_256_383_3_3_n_1
    SLICE_X79Y85         LUT6 (Prop_lut6_I1_O)        0.298    27.173 r  memIO/scrmem/rf_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.154    27.327    mips/dp/registers/x_reg[5]_9
    SLICE_X79Y85         LUT4 (Prop_lut4_I2_O)        0.124    27.451 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.663    28.114    mips/dp/registers/rf_reg_r1_0_31_0_5_i_88_n_0
    SLICE_X79Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.238 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.485    28.722    mips/dp/registers/to_mips[3]
    SLICE_X79Y80         LUT6 (Prop_lut6_I4_O)        0.124    28.846 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.592    29.438    mips/dp/registers/mem_readdata[3]
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.124    29.562 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.533    30.095    mips/dp/registers/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.275    85.278    
                         clock uncertainty           -0.102    85.176    
    SLICE_X76Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.948    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.948    
                         arrival time                         -30.095    
  -------------------------------------------------------------------
                         slack                                 54.853    

Slack (MET) :             56.319ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.572ns  (logic 3.901ns (16.549%)  route 19.671ns (83.451%))
  Logic Levels:           23  (LUT2=1 LUT5=2 LUT6=18 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.934    14.430    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y74         LUT5 (Prop_lut5_I4_O)        0.124    14.554 r  mips/dp/registers/mem_reg_0_15_0_0_i_34/O
                         net (fo=13, routed)          1.469    16.024    mips/dp/registers/aluB__97[2]
    SLICE_X71Y77         LUT2 (Prop_lut2_I1_O)        0.124    16.148 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=1, routed)           1.019    17.166    mips/dp/registers/alu/AS/ToBornottoB__31[2]
    SLICE_X72Y77         LUT6 (Prop_lut6_I3_O)        0.124    17.290 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_57/O
                         net (fo=1, routed)           0.728    18.018    mips/dp/registers/rf_reg_r1_0_31_6_11_i_57_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.142 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_50/O
                         net (fo=2, routed)           0.949    19.091    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X71Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.215 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_100/O
                         net (fo=1, routed)           0.264    19.479    mips/dp/registers/rf_reg_r1_0_31_12_17_i_100_n_0
    SLICE_X71Y76         LUT6 (Prop_lut6_I0_O)        0.124    19.603 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_83/O
                         net (fo=2, routed)           0.448    20.051    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X68Y77         LUT6 (Prop_lut6_I4_O)        0.124    20.175 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.296    20.471    mips/dp/registers/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X69Y77         LUT6 (Prop_lut6_I0_O)        0.124    20.595 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_80/O
                         net (fo=2, routed)           0.309    20.905    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X68Y78         LUT6 (Prop_lut6_I4_O)        0.124    21.029 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_89/O
                         net (fo=1, routed)           0.159    21.187    mips/dp/registers/rf_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I0_O)        0.124    21.311 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_77/O
                         net (fo=2, routed)           0.312    21.623    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X68Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.747 f  mips/dp/registers/rf_reg_r1_0_31_30_31_i_28/O
                         net (fo=1, routed)           0.579    22.326    mips/dp/registers/rf_reg_r1_0_31_30_31_i_28_n_0
    SLICE_X68Y80         LUT6 (Prop_lut6_I0_O)        0.124    22.450 f  mips/dp/registers/rf_reg_r1_0_31_30_31_i_27/O
                         net (fo=2, routed)           0.173    22.623    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X68Y80         LUT6 (Prop_lut6_I4_O)        0.124    22.747 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_101/O
                         net (fo=2, routed)           0.657    23.404    mips/dp/registers/rf_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X68Y82         LUT6 (Prop_lut6_I5_O)        0.124    23.528 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000    23.528    mips/dp/registers/rf_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X68Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.745 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_63/O
                         net (fo=1, routed)           1.222    24.966    mips/dp/registers/alu/compResult
    SLICE_X68Y74         LUT6 (Prop_lut6_I1_O)        0.299    25.265 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=2, routed)           1.406    26.671    mips/dp/registers/mem_addr__0[0]
    SLICE_X79Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.795 r  mips/dp/registers/pc[31]_i_8/O
                         net (fo=1, routed)           0.335    27.130    mips/dp/registers/pc[31]_i_8_n_0
    SLICE_X78Y73         LUT6 (Prop_lut6_I4_O)        0.124    27.254 r  mips/dp/registers/pc[31]_i_4/O
                         net (fo=32, routed)          1.496    28.750    mips/dp/registers/pcsel[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124    28.874 r  mips/dp/registers/pc[25]_i_1/O
                         net (fo=1, routed)           0.000    28.874    mips/dp/p_1_in[25]
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.581    85.007    mips/dp/clk12
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[25]/C
                         clock pessimism              0.259    85.266    
                         clock uncertainty           -0.102    85.164    
    SLICE_X73Y79         FDRE (Setup_fdre_C_D)        0.029    85.193    mips/dp/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         85.193    
                         arrival time                         -28.874    
  -------------------------------------------------------------------
                         slack                                 56.319    

Slack (MET) :             56.319ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.574ns  (logic 3.901ns (16.548%)  route 19.673ns (83.452%))
  Logic Levels:           23  (LUT2=1 LUT5=2 LUT6=18 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.697     5.302    mips/dp/clk12
    SLICE_X74Y73         FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  mips/dp/pc_reg[2]/Q
                         net (fo=136, routed)         3.226     9.045    mips/dp/registers/pc[2]
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     9.169 r  mips/dp/registers/g0_b19/O
                         net (fo=1, routed)           0.000     9.169    mips/dp/registers/g0_b19_n_0
    SLICE_X77Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     9.381 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=1, routed)           0.298     9.679    mips/dp/registers/rf_reg_r2_0_31_0_5_i_9_n_0
    SLICE_X77Y70         LUT6 (Prop_lut6_I5_O)        0.299     9.978 r  mips/dp/registers/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=39, routed)          2.394    12.372    mips/dp/instr[19]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    12.496 f  mips/dp/mem_reg_0_15_0_0_i_7/O
                         net (fo=66, routed)          1.934    14.430    mips/dp/registers/pc_reg[8]_3
    SLICE_X73Y74         LUT5 (Prop_lut5_I4_O)        0.124    14.554 r  mips/dp/registers/mem_reg_0_15_0_0_i_34/O
                         net (fo=13, routed)          1.469    16.024    mips/dp/registers/aluB__97[2]
    SLICE_X71Y77         LUT2 (Prop_lut2_I1_O)        0.124    16.148 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_65/O
                         net (fo=1, routed)           1.019    17.166    mips/dp/registers/alu/AS/ToBornottoB__31[2]
    SLICE_X72Y77         LUT6 (Prop_lut6_I3_O)        0.124    17.290 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_57/O
                         net (fo=1, routed)           0.728    18.018    mips/dp/registers/rf_reg_r1_0_31_6_11_i_57_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.142 f  mips/dp/registers/rf_reg_r1_0_31_6_11_i_50/O
                         net (fo=2, routed)           0.949    19.091    mips/dp/registers/alu/AS/add/carry[7]
    SLICE_X71Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.215 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_100/O
                         net (fo=1, routed)           0.264    19.479    mips/dp/registers/rf_reg_r1_0_31_12_17_i_100_n_0
    SLICE_X71Y76         LUT6 (Prop_lut6_I0_O)        0.124    19.603 f  mips/dp/registers/rf_reg_r1_0_31_12_17_i_83/O
                         net (fo=2, routed)           0.448    20.051    mips/dp/registers/alu/AS/add/carry[12]
    SLICE_X68Y77         LUT6 (Prop_lut6_I4_O)        0.124    20.175 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_97/O
                         net (fo=1, routed)           0.296    20.471    mips/dp/registers/rf_reg_r1_0_31_18_23_i_97_n_0
    SLICE_X69Y77         LUT6 (Prop_lut6_I0_O)        0.124    20.595 f  mips/dp/registers/rf_reg_r1_0_31_18_23_i_80/O
                         net (fo=2, routed)           0.309    20.905    mips/dp/registers/alu/AS/add/carry[17]
    SLICE_X68Y78         LUT6 (Prop_lut6_I4_O)        0.124    21.029 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_89/O
                         net (fo=1, routed)           0.159    21.187    mips/dp/registers/rf_reg_r1_0_31_24_29_i_89_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I0_O)        0.124    21.311 f  mips/dp/registers/rf_reg_r1_0_31_24_29_i_77/O
                         net (fo=2, routed)           0.312    21.623    mips/dp/registers/alu/AS/add/carry[22]
    SLICE_X68Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.747 f  mips/dp/registers/rf_reg_r1_0_31_30_31_i_28/O
                         net (fo=1, routed)           0.579    22.326    mips/dp/registers/rf_reg_r1_0_31_30_31_i_28_n_0
    SLICE_X68Y80         LUT6 (Prop_lut6_I0_O)        0.124    22.450 f  mips/dp/registers/rf_reg_r1_0_31_30_31_i_27/O
                         net (fo=2, routed)           0.173    22.623    mips/dp/registers/alu/AS/add/carry[27]
    SLICE_X68Y80         LUT6 (Prop_lut6_I4_O)        0.124    22.747 f  mips/dp/registers/rf_reg_r1_0_31_0_5_i_101/O
                         net (fo=2, routed)           0.657    23.404    mips/dp/registers/rf_reg_r1_0_31_0_5_i_101_n_0
    SLICE_X68Y82         LUT6 (Prop_lut6_I5_O)        0.124    23.528 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000    23.528    mips/dp/registers/rf_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X68Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    23.745 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_63/O
                         net (fo=1, routed)           1.222    24.966    mips/dp/registers/alu/compResult
    SLICE_X68Y74         LUT6 (Prop_lut6_I1_O)        0.299    25.265 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=2, routed)           1.406    26.671    mips/dp/registers/mem_addr__0[0]
    SLICE_X79Y75         LUT6 (Prop_lut6_I1_O)        0.124    26.795 r  mips/dp/registers/pc[31]_i_8/O
                         net (fo=1, routed)           0.335    27.130    mips/dp/registers/pc[31]_i_8_n_0
    SLICE_X78Y73         LUT6 (Prop_lut6_I4_O)        0.124    27.254 r  mips/dp/registers/pc[31]_i_4/O
                         net (fo=32, routed)          1.498    28.752    mips/dp/registers/pcsel[0]
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124    28.876 r  mips/dp/registers/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    28.876    mips/dp/p_1_in[26]
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.581    85.007    mips/dp/clk12
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[26]/C
                         clock pessimism              0.259    85.266    
                         clock uncertainty           -0.102    85.164    
    SLICE_X73Y79         FDRE (Setup_fdre_C_D)        0.031    85.195    mips/dp/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         85.195    
                         arrival time                         -28.876    
  -------------------------------------------------------------------
                         slack                                 56.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.585     1.506    mips/dp/clk12
    SLICE_X79Y74         FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y74         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.816    mips/dp/registers/pc[0]
    SLICE_X79Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  mips/dp/registers/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    mips/dp/registers_n_150
    SLICE_X79Y74         FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.854     2.021    mips/dp/clk12
    SLICE_X79Y74         FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X79Y74         FDRE (Hold_fdre_C_D)         0.091     1.597    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.383ns (62.395%)  route 0.231ns (37.605%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.583     1.504    mips/dp/clk12
    SLICE_X74Y76         FDRE                                         r  mips/dp/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  mips/dp/pc_reg[15]/Q
                         net (fo=1, routed)           0.049     1.717    mips/dp/registers_n_116
    SLICE_X75Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  mips/dp/PCPlus4_carry__2/O[2]
                         net (fo=4, routed)           0.182     2.010    mips/dp/registers/PCPlus4[14]
    SLICE_X74Y76         LUT6 (Prop_lut6_I4_O)        0.108     2.118 r  mips/dp/registers/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     2.118    mips/dp/p_1_in[15]
    SLICE_X74Y76         FDRE                                         r  mips/dp/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.853     2.020    mips/dp/clk12
    SLICE_X74Y76         FDRE                                         r  mips/dp/pc_reg[15]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X74Y76         FDRE (Hold_fdre_C_D)         0.121     1.625    mips/dp/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.381ns (60.629%)  route 0.247ns (39.371%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.585     1.506    mips/dp/clk12
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  mips/dp/pc_reg[18]/Q
                         net (fo=1, routed)           0.050     1.720    mips/dp/registers_n_121
    SLICE_X75Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.830 r  mips/dp/PCPlus4_carry__3/O[1]
                         net (fo=4, routed)           0.197     2.028    mips/dp/registers/PCPlus4[17]
    SLICE_X74Y77         LUT6 (Prop_lut6_I4_O)        0.107     2.135 r  mips/dp/registers/pc[18]_i_1/O
                         net (fo=1, routed)           0.000     2.135    mips/dp/p_1_in[18]
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.855     2.022    mips/dp/clk12
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[18]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.121     1.627    mips/dp/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.360ns (58.592%)  route 0.254ns (41.407%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.584     1.505    mips/dp/clk12
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y79         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mips/dp/pc_reg[27]/Q
                         net (fo=1, routed)           0.108     1.754    mips/dp/registers_n_128
    SLICE_X75Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  mips/dp/PCPlus4_carry__5/O[2]
                         net (fo=4, routed)           0.146     2.012    mips/dp/registers/PCPlus4[26]
    SLICE_X73Y79         LUT6 (Prop_lut6_I4_O)        0.108     2.120 r  mips/dp/registers/pc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.120    mips/dp/p_1_in[27]
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.854     2.021    mips/dp/clk12
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[27]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X73Y79         FDRE (Hold_fdre_C_D)         0.092     1.597    mips/dp/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.358ns (57.892%)  route 0.260ns (42.108%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.584     1.505    mips/dp/clk12
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y79         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mips/dp/pc_reg[26]/Q
                         net (fo=1, routed)           0.113     1.759    mips/dp/registers_n_129
    SLICE_X75Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.869 r  mips/dp/PCPlus4_carry__5/O[1]
                         net (fo=4, routed)           0.147     2.017    mips/dp/registers/PCPlus4[25]
    SLICE_X73Y79         LUT6 (Prop_lut6_I4_O)        0.107     2.124 r  mips/dp/registers/pc[26]_i_1/O
                         net (fo=1, routed)           0.000     2.124    mips/dp/p_1_in[26]
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.854     2.021    mips/dp/clk12
    SLICE_X73Y79         FDRE                                         r  mips/dp/pc_reg[26]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X73Y79         FDRE (Hold_fdre_C_D)         0.092     1.597    mips/dp/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.386ns (57.544%)  route 0.285ns (42.456%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.585     1.506    mips/dp/clk12
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  mips/dp/pc_reg[17]/Q
                         net (fo=1, routed)           0.111     1.782    mips/dp/registers_n_122
    SLICE_X75Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.897 r  mips/dp/PCPlus4_carry__3/O[0]
                         net (fo=4, routed)           0.173     2.070    mips/dp/registers/PCPlus4[16]
    SLICE_X74Y77         LUT6 (Prop_lut6_I4_O)        0.107     2.177 r  mips/dp/registers/pc[17]_i_1/O
                         net (fo=1, routed)           0.000     2.177    mips/dp/p_1_in[17]
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.855     2.022    mips/dp/clk12
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[17]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.120     1.626    mips/dp/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.386ns (55.468%)  route 0.310ns (44.532%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.585     1.506    mips/dp/clk12
    SLICE_X74Y78         FDRE                                         r  mips/dp/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  mips/dp/pc_reg[21]/Q
                         net (fo=1, routed)           0.051     1.721    mips/dp/registers_n_126
    SLICE_X75Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  mips/dp/PCPlus4_carry__4/O[0]
                         net (fo=4, routed)           0.259     2.095    mips/dp/registers/PCPlus4[20]
    SLICE_X74Y78         LUT6 (Prop_lut6_I4_O)        0.107     2.202 r  mips/dp/registers/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     2.202    mips/dp/p_1_in[21]
    SLICE_X74Y78         FDRE                                         r  mips/dp/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.856     2.023    mips/dp/clk12
    SLICE_X74Y78         FDRE                                         r  mips/dp/pc_reg[21]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X74Y78         FDRE (Hold_fdre_C_D)         0.121     1.627    mips/dp/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.395ns (53.487%)  route 0.344ns (46.513%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.583     1.504    mips/dp/clk12
    SLICE_X73Y78         FDRE                                         r  mips/dp/pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y78         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  mips/dp/pc_reg[23]/Q
                         net (fo=1, routed)           0.112     1.757    mips/dp/registers_n_124
    SLICE_X75Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.901 r  mips/dp/PCPlus4_carry__4/O[3]
                         net (fo=4, routed)           0.231     2.133    mips/dp/registers/PCPlus4[23]
    SLICE_X74Y78         LUT6 (Prop_lut6_I4_O)        0.110     2.243 r  mips/dp/registers/pc[24]_i_1/O
                         net (fo=1, routed)           0.000     2.243    mips/dp/p_1_in[24]
    SLICE_X74Y78         FDRE                                         r  mips/dp/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.856     2.023    mips/dp/clk12
    SLICE_X74Y78         FDRE                                         r  mips/dp/pc_reg[24]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X74Y78         FDRE (Hold_fdre_C_D)         0.121     1.664    mips/dp/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.418ns (59.750%)  route 0.282ns (40.250%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.583     1.504    mips/dp/clk12
    SLICE_X74Y76         FDRE                                         r  mips/dp/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  mips/dp/pc_reg[15]/Q
                         net (fo=1, routed)           0.049     1.717    mips/dp/registers_n_116
    SLICE_X75Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.861 r  mips/dp/PCPlus4_carry__2/O[3]
                         net (fo=4, routed)           0.232     2.094    mips/dp/registers/PCPlus4[15]
    SLICE_X74Y76         LUT6 (Prop_lut6_I4_O)        0.110     2.204 r  mips/dp/registers/pc[16]_i_1/O
                         net (fo=1, routed)           0.000     2.204    mips/dp/p_1_in[16]
    SLICE_X74Y76         FDRE                                         r  mips/dp/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.853     2.020    mips/dp/clk12
    SLICE_X74Y76         FDRE                                         r  mips/dp/pc_reg[16]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X74Y76         FDRE (Hold_fdre_C_D)         0.121     1.625    mips/dp/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.382ns (54.098%)  route 0.324ns (45.902%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.585     1.506    mips/dp/clk12
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  mips/dp/pc_reg[20]/Q
                         net (fo=1, routed)           0.108     1.779    mips/dp/registers_n_119
    SLICE_X75Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  mips/dp/PCPlus4_carry__3/O[3]
                         net (fo=4, routed)           0.216     2.102    mips/dp/registers/PCPlus4[19]
    SLICE_X74Y77         LUT6 (Prop_lut6_I4_O)        0.110     2.212 r  mips/dp/registers/pc[20]_i_1/O
                         net (fo=1, routed)           0.000     2.212    mips/dp/p_1_in[20]
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.855     2.022    mips/dp/clk12
    SLICE_X74Y77         FDRE                                         r  mips/dp/pc_reg[20]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.121     1.627    mips/dp/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y0    clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X76Y72     mips/dp/pc_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X74Y73     mips/dp/pc_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X76Y73     mips/dp/pc_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X76Y73     mips/dp/pc_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X74Y74     mips/dp/pc_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X76Y72     mips/dp/pc_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X83Y75     memIO/LEDs/light_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X83Y75     memIO/LEDs/light_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y1  clkdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y89     memIO/scrmem/mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y89     memIO/scrmem/mem_reg_128_255_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y89     memIO/scrmem/mem_reg_128_255_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y89     memIO/scrmem/mem_reg_128_255_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y87     memIO/scrmem/mem_reg_384_511_2_2/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y87     memIO/scrmem/mem_reg_384_511_2_2/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y87     memIO/scrmem/mem_reg_384_511_2_2/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y87     memIO/scrmem/mem_reg_384_511_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y86     memIO/scrmem/mem_reg_0_127_2_2/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y86     memIO/scrmem/mem_reg_0_127_2_2/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y86     memIO/scrmem/mem_reg_128_255_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y83     memIO/scrmem/mem_reg_384_511_3_3/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y83     memIO/scrmem/mem_reg_384_511_3_3/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y86     memIO/scrmem/mem_reg_768_895_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y86     memIO/scrmem/mem_reg_768_895_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y79     mips/dp/registers/rf_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y79     mips/dp/registers/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X74Y79     mips/dp/registers/rf_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y76     mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X78Y76     mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.741ns (46.779%)  route 3.119ns (53.221%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.167    11.172    snd/count0_carry__2_n_0
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[0]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.201    15.004    
    SLICE_X82Y67         FDRE (Setup_fdre_C_R)       -0.335    14.669    snd/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.741ns (46.779%)  route 3.119ns (53.221%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.167    11.172    snd/count0_carry__2_n_0
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[1]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.201    15.004    
    SLICE_X82Y67         FDRE (Setup_fdre_C_R)       -0.335    14.669    snd/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.741ns (46.779%)  route 3.119ns (53.221%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.167    11.172    snd/count0_carry__2_n_0
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[2]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.201    15.004    
    SLICE_X82Y67         FDRE (Setup_fdre_C_R)       -0.335    14.669    snd/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.741ns (46.779%)  route 3.119ns (53.221%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.167    11.172    snd/count0_carry__2_n_0
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    snd/clk
    SLICE_X82Y67         FDRE                                         r  snd/count_reg[3]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.201    15.004    
    SLICE_X82Y67         FDRE (Setup_fdre_C_R)       -0.335    14.669    snd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.741ns (47.867%)  route 2.985ns (52.133%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.034    11.039    snd/count0_carry__2_n_0
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    snd/clk
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[4]/C
                         clock pessimism              0.180    15.203    
                         clock uncertainty           -0.201    15.002    
    SLICE_X82Y68         FDRE (Setup_fdre_C_R)       -0.335    14.667    snd/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.741ns (47.867%)  route 2.985ns (52.133%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.034    11.039    snd/count0_carry__2_n_0
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    snd/clk
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[5]/C
                         clock pessimism              0.180    15.203    
                         clock uncertainty           -0.201    15.002    
    SLICE_X82Y68         FDRE (Setup_fdre_C_R)       -0.335    14.667    snd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.741ns (47.867%)  route 2.985ns (52.133%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.034    11.039    snd/count0_carry__2_n_0
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    snd/clk
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[6]/C
                         clock pessimism              0.180    15.203    
                         clock uncertainty           -0.201    15.002    
    SLICE_X82Y68         FDRE (Setup_fdre_C_R)       -0.335    14.667    snd/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.741ns (47.867%)  route 2.985ns (52.133%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.034    11.039    snd/count0_carry__2_n_0
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.600    15.023    snd/clk
    SLICE_X82Y68         FDRE                                         r  snd/count_reg[7]/C
                         clock pessimism              0.180    15.203    
                         clock uncertainty           -0.201    15.002    
    SLICE_X82Y68         FDRE (Setup_fdre_C_R)       -0.335    14.667    snd/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 2.741ns (47.958%)  route 2.974ns (52.042%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.023    11.028    snd/count0_carry__2_n_0
    SLICE_X82Y69         FDRE                                         r  snd/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    snd/clk
    SLICE_X82Y69         FDRE                                         r  snd/count_reg[10]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.201    15.001    
    SLICE_X82Y69         FDRE (Setup_fdre_C_R)       -0.335    14.666    snd/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 memIO/sound/period_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 2.741ns (47.958%)  route 2.974ns (52.042%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=326, routed)         1.708     5.313    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/sound/period_reg[1]/Q
                         net (fo=34, routed)          1.109     6.878    memIO/sound/count_reg[31]
    SLICE_X86Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  memIO/sound/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.002    snd/period_reg[1][0]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.534 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.534    snd/count1_carry_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    snd/count1_carry__0_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.762    snd/count1_carry__1_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.876    snd/count1_carry__2_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.210 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.842     9.052    snd/count1[18]
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.303     9.355 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.355    snd/count0_carry__1_i_7_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.888 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.888    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.023    11.028    snd/count0_carry__2_n_0
    SLICE_X82Y69         FDRE                                         r  snd/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    snd/clk
    SLICE_X82Y69         FDRE                                         r  snd/count_reg[11]/C
                         clock pessimism              0.180    15.202    
                         clock uncertainty           -0.201    15.001    
    SLICE_X82Y69         FDRE (Setup_fdre_C_R)       -0.335    14.666    snd/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.451ns (42.873%)  route 0.601ns (57.127%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.277     2.564    snd/count0_carry__2_n_0
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    snd/clk
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[24]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.201     1.983    
    SLICE_X82Y73         FDRE (Hold_fdre_C_R)         0.011     1.994    snd/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.451ns (42.873%)  route 0.601ns (57.127%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.277     2.564    snd/count0_carry__2_n_0
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    snd/clk
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[25]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.201     1.983    
    SLICE_X82Y73         FDRE (Hold_fdre_C_R)         0.011     1.994    snd/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.451ns (42.873%)  route 0.601ns (57.127%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.277     2.564    snd/count0_carry__2_n_0
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    snd/clk
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[26]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.201     1.983    
    SLICE_X82Y73         FDRE (Hold_fdre_C_R)         0.011     1.994    snd/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.451ns (42.873%)  route 0.601ns (57.127%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.277     2.564    snd/count0_carry__2_n_0
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    snd/clk
    SLICE_X82Y73         FDRE                                         r  snd/count_reg[27]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.201     1.983    
    SLICE_X82Y73         FDRE (Hold_fdre_C_R)         0.011     1.994    snd/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.451ns (41.077%)  route 0.647ns (58.923%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.323     2.610    snd/count0_carry__2_n_0
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    snd/clk
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[28]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.201     1.982    
    SLICE_X82Y74         FDRE (Hold_fdre_C_R)         0.011     1.993    snd/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.451ns (41.077%)  route 0.647ns (58.923%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.323     2.610    snd/count0_carry__2_n_0
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    snd/clk
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[29]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.201     1.982    
    SLICE_X82Y74         FDRE (Hold_fdre_C_R)         0.011     1.993    snd/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.451ns (41.077%)  route 0.647ns (58.923%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.323     2.610    snd/count0_carry__2_n_0
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    snd/clk
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[30]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.201     1.982    
    SLICE_X82Y74         FDRE (Hold_fdre_C_R)         0.011     1.993    snd/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.451ns (41.077%)  route 0.647ns (58.923%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.323     2.610    snd/count0_carry__2_n_0
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    snd/clk
    SLICE_X82Y74         FDRE                                         r  snd/count_reg[31]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.201     1.982    
    SLICE_X82Y74         FDRE (Hold_fdre_C_R)         0.011     1.993    snd/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.451ns (40.764%)  route 0.655ns (59.236%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.331     2.619    snd/count0_carry__2_n_0
    SLICE_X82Y72         FDRE                                         r  snd/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    snd/clk
    SLICE_X82Y72         FDRE                                         r  snd/count_reg[20]/C
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.201     1.985    
    SLICE_X82Y72         FDRE (Hold_fdre_C_R)         0.011     1.996    snd/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 memIO/sound/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            snd/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.451ns (40.764%)  route 0.655ns (59.236%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=326, routed)         0.591     1.512    memIO/sound/clk12
    SLICE_X83Y74         FDRE                                         r  memIO/sound/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  memIO/sound/period_reg[2]/Q
                         net (fo=41, routed)          0.324     1.977    snd/period_reg[2]_1
    SLICE_X84Y70         LUT6 (Prop_lut6_I3_O)        0.045     2.022 r  snd/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.022    snd/count0_carry_i_8_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.167 r  snd/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.167    snd/count0_carry_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.207 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.207    snd/count0_carry__0_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.247 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.247    snd/count0_carry__1_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.287 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.331     2.619    snd/count0_carry__2_n_0
    SLICE_X82Y72         FDRE                                         r  snd/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    snd/clk
    SLICE_X82Y72         FDRE                                         r  snd/count_reg[21]/C
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.201     1.985    
    SLICE_X82Y72         FDRE (Hold_fdre_C_R)         0.011     1.996    snd/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.623    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.083ns  (logic 0.805ns (38.646%)  route 1.278ns (61.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 83.334 - 80.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 75.235 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    73.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630    75.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.478    75.713 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.699    76.411    clkdv/p_0_in
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.327    76.738 f  clkdv/I1_i_1/O
                         net (fo=4, routed)           0.579    77.318    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.094    83.428    
                         clock uncertainty           -0.222    83.206    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.375    82.831    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         82.831    
                         arrival time                         -77.318    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.215ns  (logic 0.766ns (23.823%)  route 2.449ns (76.177%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 75.321 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.716    75.321    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518    75.839 r  keyboard/keyb_char_reg[3]/Q
                         net (fo=2, routed)           1.220    77.059    mips/dp/registers/Q[2]
    SLICE_X79Y80         LUT6 (Prop_lut6_I0_O)        0.124    77.183 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.592    77.775    mips/dp/registers/mem_readdata[3]
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.124    77.899 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.638    78.536    mips/dp/registers/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.094    85.096    
                         clock uncertainty           -0.222    84.874    
    SLICE_X76Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.646    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.646    
                         arrival time                         -78.536    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.111ns  (logic 0.766ns (24.625%)  route 2.345ns (75.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 85.003 - 80.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 75.321 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.716    75.321    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518    75.839 r  keyboard/keyb_char_reg[3]/Q
                         net (fo=2, routed)           1.220    77.059    mips/dp/registers/Q[2]
    SLICE_X79Y80         LUT6 (Prop_lut6_I0_O)        0.124    77.183 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.592    77.775    mips/dp/registers/mem_readdata[3]
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.124    77.899 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.533    78.431    mips/dp/registers/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.577    85.003    mips/dp/registers/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y74         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.094    85.096    
                         clock uncertainty           -0.222    84.874    
    SLICE_X76Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.646    mips/dp/registers/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.646    
                         arrival time                         -78.431    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.106ns  (logic 0.704ns (22.662%)  route 2.402ns (77.338%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 85.009 - 80.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 75.323 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.718    75.323    keyboard/clk100
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.456    75.779 r  keyboard/keyb_char_reg[23]/Q
                         net (fo=6, routed)           1.195    76.974    mips/dp/registers/data5[1]
    SLICE_X82Y79         LUT5 (Prop_lut5_I0_O)        0.124    77.098 r  mips/dp/registers/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.691    77.789    mips/dp/registers/mem_readdata[21]
    SLICE_X78Y81         LUT5 (Prop_lut5_I3_O)        0.124    77.913 r  mips/dp/registers/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.516    78.429    mips/dp/registers/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X76Y79         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.583    85.009    mips/dp/registers/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X76Y79         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.094    85.102    
                         clock uncertainty           -0.222    84.880    
    SLICE_X76Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.652    mips/dp/registers/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.652    
                         arrival time                         -78.429    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.076ns  (logic 0.704ns (22.884%)  route 2.372ns (77.116%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 85.012 - 80.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 75.323 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.718    75.323    keyboard/clk100
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.456    75.779 r  keyboard/keyb_char_reg[23]/Q
                         net (fo=6, routed)           1.195    76.974    mips/dp/registers/data5[1]
    SLICE_X82Y79         LUT5 (Prop_lut5_I0_O)        0.124    77.098 r  mips/dp/registers/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.691    77.789    mips/dp/registers/mem_readdata[21]
    SLICE_X78Y81         LUT5 (Prop_lut5_I3_O)        0.124    77.913 r  mips/dp/registers/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.486    78.399    mips/dp/registers/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X78Y79         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.586    85.012    mips/dp/registers/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X78Y79         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.094    85.105    
                         clock uncertainty           -0.222    84.883    
    SLICE_X78Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    84.655    mips/dp/registers/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         84.655    
                         arrival time                         -78.399    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.029ns  (logic 0.704ns (23.239%)  route 2.325ns (76.761%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 85.008 - 80.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 75.323 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.718    75.323    keyboard/clk100
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.456    75.779 r  keyboard/keyb_char_reg[31]/Q
                         net (fo=6, routed)           1.237    77.016    mips/dp/registers/data7[0]
    SLICE_X79Y81         LUT5 (Prop_lut5_I0_O)        0.124    77.140 r  mips/dp/registers/rf_reg_r1_0_31_30_31_i_4/O
                         net (fo=1, routed)           0.455    77.595    mips/dp/registers/mem_readdata[31]
    SLICE_X75Y81         LUT5 (Prop_lut5_I3_O)        0.124    77.719 r  mips/dp/registers/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.633    78.352    mips/dp/registers/rf_reg_r2_0_31_30_31/DIA1
    SLICE_X76Y78         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.582    85.008    mips/dp/registers/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X76Y78         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.094    85.101    
                         clock uncertainty           -0.222    84.879    
    SLICE_X76Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.621    mips/dp/registers/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.621    
                         arrival time                         -78.352    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.988ns  (logic 0.766ns (25.632%)  route 2.222ns (74.368%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 85.008 - 80.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 75.321 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.716    75.321    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518    75.839 r  keyboard/keyb_char_reg[15]/Q
                         net (fo=6, routed)           1.133    76.972    mips/dp/registers/data3[1]
    SLICE_X81Y76         LUT5 (Prop_lut5_I0_O)        0.124    77.096 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.468    77.563    mips/dp/registers/mem_readdata[13]
    SLICE_X79Y76         LUT5 (Prop_lut5_I3_O)        0.124    77.687 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.622    78.309    mips/dp/registers/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X78Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.582    85.008    mips/dp/registers/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X78Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.094    85.101    
                         clock uncertainty           -0.222    84.879    
    SLICE_X78Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.621    mips/dp/registers/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.621    
                         arrival time                         -78.309    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.913ns  (logic 0.704ns (24.171%)  route 2.209ns (75.829%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 85.009 - 80.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 75.323 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.718    75.323    keyboard/clk100
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.456    75.779 r  keyboard/keyb_char_reg[31]/Q
                         net (fo=6, routed)           0.991    76.770    mips/dp/registers/data7[0]
    SLICE_X79Y80         LUT5 (Prop_lut5_I0_O)        0.124    76.894 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           0.584    77.478    mips/dp/registers/mem_readdata[29]
    SLICE_X73Y80         LUT5 (Prop_lut5_I3_O)        0.124    77.602 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.633    78.235    mips/dp/registers/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X74Y80         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.583    85.009    mips/dp/registers/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X74Y80         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.094    85.102    
                         clock uncertainty           -0.222    84.880    
    SLICE_X74Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    84.631    mips/dp/registers/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         84.631    
                         arrival time                         -78.235    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.885ns  (logic 0.766ns (26.555%)  route 2.119ns (73.445%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 75.321 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.716    75.321    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518    75.839 r  keyboard/keyb_char_reg[15]/Q
                         net (fo=6, routed)           1.133    76.972    mips/dp/registers/data3[1]
    SLICE_X81Y76         LUT5 (Prop_lut5_I0_O)        0.124    77.096 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.468    77.563    mips/dp/registers/mem_readdata[13]
    SLICE_X79Y76         LUT5 (Prop_lut5_I3_O)        0.124    77.687 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.518    78.205    mips/dp/registers/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X76Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.579    85.005    mips/dp/registers/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X76Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.094    85.098    
                         clock uncertainty           -0.222    84.876    
    SLICE_X76Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.618    mips/dp/registers/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.618    
                         arrival time                         -78.205    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 85.009 - 80.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 75.323 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636    75.239    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clkdv/buf100/O
                         net (fo=110, routed)         1.718    75.323    keyboard/clk100
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.456    75.779 r  keyboard/keyb_char_reg[31]/Q
                         net (fo=6, routed)           1.237    77.016    mips/dp/registers/data7[0]
    SLICE_X79Y81         LUT5 (Prop_lut5_I0_O)        0.124    77.140 r  mips/dp/registers/rf_reg_r1_0_31_30_31_i_4/O
                         net (fo=1, routed)           0.455    77.595    mips/dp/registers/mem_readdata[31]
    SLICE_X75Y81         LUT5 (Prop_lut5_I3_O)        0.124    77.719 r  mips/dp/registers/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.486    78.205    mips/dp/registers/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X74Y79         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    84.939    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=326, routed)         1.583    85.009    mips/dp/registers/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X74Y79         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.094    85.102    
                         clock uncertainty           -0.222    84.880    
    SLICE_X74Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.622    mips/dp/registers/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.622    
                         arrival time                         -78.205    
  -------------------------------------------------------------------
                         slack                                  6.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.231ns (30.172%)  route 0.535ns (69.827%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X83Y80         FDRE                                         r  keyboard/keyb_char_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard/keyb_char_reg[28]/Q
                         net (fo=1, routed)           0.097     1.755    mips/dp/registers/keyb_char_reg[28]
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.257     2.057    mips/dp/registers/mem_readdata[28]
    SLICE_X79Y80         LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.181     2.283    mips/dp/registers/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X76Y80         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.858     2.025    mips/dp/registers/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X76Y80         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.198     1.827    
                         clock uncertainty            0.222     2.049    
    SLICE_X76Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.193    mips/dp/registers/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.231ns (29.842%)  route 0.543ns (70.158%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X83Y80         FDRE                                         r  keyboard/keyb_char_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard/keyb_char_reg[28]/Q
                         net (fo=1, routed)           0.097     1.755    mips/dp/registers/keyb_char_reg[28]
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.257     2.057    mips/dp/registers/mem_readdata[28]
    SLICE_X79Y80         LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  mips/dp/registers/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.190     2.291    mips/dp/registers/rf_reg_r1_0_31_24_29/DIC0
    SLICE_X74Y80         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.858     2.025    mips/dp/registers/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X74Y80         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.198     1.827    
                         clock uncertainty            0.222     2.049    
    SLICE_X74Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.193    mips/dp/registers/rf_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.254ns (28.575%)  route 0.635ns (71.425%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  keyboard/keyb_char_reg[15]/Q
                         net (fo=6, routed)           0.348     2.029    mips/dp/registers/data3[1]
    SLICE_X81Y76         LUT5 (Prop_lut5_I0_O)        0.045     2.074 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.165     2.239    mips/dp/registers/mem_readdata[14]
    SLICE_X79Y76         LUT5 (Prop_lut5_I3_O)        0.045     2.284 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.122     2.406    mips/dp/registers/rf_reg_r2_0_31_12_17/DIB0
    SLICE_X78Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.855     2.022    mips/dp/registers/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X78Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.222     2.046    
    SLICE_X78Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.192    mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.291ns (33.487%)  route 0.578ns (66.513%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  keyboard/keyb_char_reg[7]/Q
                         net (fo=2, routed)           0.342     2.008    mips/dp/registers/Q[6]
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.098     2.106 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.110     2.215    mips/dp/registers/mem_readdata[7]
    SLICE_X81Y77         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.126     2.386    mips/dp/registers/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X78Y77         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.857     2.024    mips/dp/registers/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X78Y77         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.222     2.048    
    SLICE_X78Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.168    mips/dp/registers/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.254ns (28.593%)  route 0.634ns (71.407%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  keyboard/keyb_char_reg[15]/Q
                         net (fo=6, routed)           0.347     2.028    mips/dp/registers/data3[1]
    SLICE_X81Y76         LUT5 (Prop_lut5_I0_O)        0.045     2.073 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_12/O
                         net (fo=1, routed)           0.109     2.182    mips/dp/registers/mem_readdata[15]
    SLICE_X79Y76         LUT5 (Prop_lut5_I3_O)        0.045     2.227 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.178     2.406    mips/dp/registers/rf_reg_r1_0_31_12_17/DIB1
    SLICE_X76Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.853     2.020    mips/dp/registers/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X76Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.222     2.044    
    SLICE_X76Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.168    mips/dp/registers/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.919%)  route 0.660ns (74.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.595     1.516    keyboard/clk100
    SLICE_X85Y79         FDRE                                         r  keyboard/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  keyboard/keyb_char_reg[1]/Q
                         net (fo=2, routed)           0.304     1.962    mips/dp/registers/Q[0]
    SLICE_X81Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.007 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.209     2.216    mips/dp/registers/mem_readdata[1]
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.045     2.261 r  mips/dp/registers/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.147     2.408    mips/dp/registers/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.852     2.019    mips/dp/registers/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y75         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.222     2.043    
    SLICE_X76Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.163    mips/dp/registers/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.254ns (27.603%)  route 0.666ns (72.397%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  keyboard/keyb_char_reg[15]/Q
                         net (fo=6, routed)           0.347     2.028    mips/dp/registers/data3[1]
    SLICE_X81Y76         LUT5 (Prop_lut5_I0_O)        0.045     2.073 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_12/O
                         net (fo=1, routed)           0.109     2.182    mips/dp/registers/mem_readdata[15]
    SLICE_X79Y76         LUT5 (Prop_lut5_I3_O)        0.045     2.227 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.210     2.438    mips/dp/registers/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X78Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.855     2.022    mips/dp/registers/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X78Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.222     2.046    
    SLICE_X78Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.170    mips/dp/registers/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.254ns (26.304%)  route 0.712ns (73.696%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  keyboard/keyb_char_reg[15]/Q
                         net (fo=6, routed)           0.348     2.029    mips/dp/registers/data3[1]
    SLICE_X81Y76         LUT5 (Prop_lut5_I0_O)        0.045     2.074 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.165     2.239    mips/dp/registers/mem_readdata[14]
    SLICE_X79Y76         LUT5 (Prop_lut5_I3_O)        0.045     2.284 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.199     2.483    mips/dp/registers/rf_reg_r1_0_31_12_17/DIB0
    SLICE_X76Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.853     2.020    mips/dp/registers/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X76Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.222     2.044    
    SLICE_X76Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.190    mips/dp/registers/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.291ns (30.770%)  route 0.655ns (69.230%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.596     1.517    keyboard/clk100
    SLICE_X84Y80         FDRE                                         r  keyboard/keyb_char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  keyboard/keyb_char_reg[7]/Q
                         net (fo=2, routed)           0.342     2.008    mips/dp/registers/Q[6]
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.098     2.106 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.110     2.215    mips/dp/registers/mem_readdata[7]
    SLICE_X81Y77         LUT5 (Prop_lut5_I3_O)        0.045     2.260 r  mips/dp/registers/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.203     2.463    mips/dp/registers/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X76Y77         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.855     2.022    mips/dp/registers/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X76Y77         RAMD32                                       r  mips/dp/registers/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.222     2.046    
    SLICE_X76Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.166    mips/dp/registers/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/registers/rf_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.231ns (23.547%)  route 0.750ns (76.453%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.477    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clkdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf100/O
                         net (fo=110, routed)         0.597     1.518    keyboard/clk100
    SLICE_X87Y80         FDRE                                         r  keyboard/keyb_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyboard/keyb_char_reg[12]/Q
                         net (fo=2, routed)           0.397     2.056    mips/dp/registers/data3[0]
    SLICE_X81Y79         LUT5 (Prop_lut5_I0_O)        0.045     2.101 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_10/O
                         net (fo=1, routed)           0.225     2.326    mips/dp/registers/mem_readdata[12]
    SLICE_X79Y75         LUT5 (Prop_lut5_I3_O)        0.045     2.371 r  mips/dp/registers/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.128     2.499    mips/dp/registers/rf_reg_r2_0_31_12_17/DIA0
    SLICE_X78Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.993    clkdv/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=326, routed)         0.855     2.022    mips/dp/registers/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X78Y76         RAMD32                                       r  mips/dp/registers/rf_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.222     2.046    
    SLICE_X78Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.193    mips/dp/registers/rf_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.306    





