{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530333008755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530333008760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 22:30:08 2018 " "Processing started: Fri Jun 29 22:30:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530333008760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530333008760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica4_2 -c pratica4_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica4_2 -c pratica4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530333008760 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530333011362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica4_2.v 3 3 " "Found 3 design units, including 3 entities, in source file pratica4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica4_2 " "Found entity 1: pratica4_2" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530333011577 ""} { "Info" "ISGN_ENTITY_NAME" "2 display7Segmentos " "Found entity 2: display7Segmentos" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530333011577 ""} { "Info" "ISGN_ENTITY_NAME" "3 projeto " "Found entity 3: projeto" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530333011577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530333011577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica4_2 " "Elaborating entity \"pratica4_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530333011816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto projeto:Projetar " "Elaborating entity \"projeto\" for hierarchy \"projeto:Projetar\"" {  } { { "pratica4_2.v" "Projetar" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530333011868 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "statet pratica4_2.v(308) " "Verilog HDL Function Declaration warning at pratica4_2.v(308): variable \"statet\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 308 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "signalt pratica4_2.v(310) " "Verilog HDL Function Declaration warning at pratica4_2.v(310): variable \"signalt\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 310 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "statet pratica4_2.v(314) " "Verilog HDL Function Declaration warning at pratica4_2.v(314): variable \"statet\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 314 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "statet snoop pratica4_2.v(291) " "Verilog HDL warning at pratica4_2.v(291): variable statet in static task or function snoop may have unintended latch behavior" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 291 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(90) " "Verilog HDL assignment warning at pratica4_2.v(90): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(101) " "Verilog HDL assignment warning at pratica4_2.v(101): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(112) " "Verilog HDL assignment warning at pratica4_2.v(112): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(125) " "Verilog HDL assignment warning at pratica4_2.v(125): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(135) " "Verilog HDL assignment warning at pratica4_2.v(135): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(145) " "Verilog HDL assignment warning at pratica4_2.v(145): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(152) " "Verilog HDL assignment warning at pratica4_2.v(152): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(158) " "Verilog HDL assignment warning at pratica4_2.v(158): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(164) " "Verilog HDL assignment warning at pratica4_2.v(164): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(180) " "Verilog HDL assignment warning at pratica4_2.v(180): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(191) " "Verilog HDL assignment warning at pratica4_2.v(191): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(202) " "Verilog HDL assignment warning at pratica4_2.v(202): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(214) " "Verilog HDL assignment warning at pratica4_2.v(214): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(219) " "Verilog HDL assignment warning at pratica4_2.v(219): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011908 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(224) " "Verilog HDL assignment warning at pratica4_2.v(224): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "statem pratica4_2.v(385) " "Verilog HDL Function Declaration warning at pratica4_2.v(385): variable \"statem\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 385 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "signalm pratica4_2.v(387) " "Verilog HDL Function Declaration warning at pratica4_2.v(387): variable \"signalm\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 387 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "statem pratica4_2.v(390) " "Verilog HDL Function Declaration warning at pratica4_2.v(390): variable \"statem\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 390 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "statem pratica4_2.v(395) " "Verilog HDL Function Declaration warning at pratica4_2.v(395): variable \"statem\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 395 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "statem snp pratica4_2.v(372) " "Verilog HDL warning at pratica4_2.v(372): variable statem in static task or function snp may have unintended latch behavior" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 372 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "signalm snp pratica4_2.v(373) " "Verilog HDL warning at pratica4_2.v(373): variable signalm in static task or function snp may have unintended latch behavior" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 373 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(236) " "Verilog HDL assignment warning at pratica4_2.v(236): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pratica4_2.v(238) " "Verilog HDL assignment warning at pratica4_2.v(238): truncated value with size 4 to match size of target (1)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(246) " "Verilog HDL assignment warning at pratica4_2.v(246): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pratica4_2.v(248) " "Verilog HDL assignment warning at pratica4_2.v(248): truncated value with size 4 to match size of target (1)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(256) " "Verilog HDL assignment warning at pratica4_2.v(256): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pratica4_2.v(258) " "Verilog HDL assignment warning at pratica4_2.v(258): truncated value with size 4 to match size of target (1)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pratica4_2.v(267) " "Verilog HDL assignment warning at pratica4_2.v(267): truncated value with size 32 to match size of target (4)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pratica4_2.v(271) " "Verilog HDL assignment warning at pratica4_2.v(271): truncated value with size 32 to match size of target (4)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pratica4_2.v(272) " "Verilog HDL assignment warning at pratica4_2.v(272): truncated value with size 32 to match size of target (4)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pratica4_2.v(273) " "Verilog HDL assignment warning at pratica4_2.v(273): truncated value with size 32 to match size of target (4)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pratica4_2.v(275) " "Verilog HDL assignment warning at pratica4_2.v(275): truncated value with size 32 to match size of target (3)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pratica4_2.v(276) " "Verilog HDL assignment warning at pratica4_2.v(276): truncated value with size 32 to match size of target (3)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pratica4_2.v(277) " "Verilog HDL assignment warning at pratica4_2.v(277): truncated value with size 32 to match size of target (3)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(279) " "Verilog HDL assignment warning at pratica4_2.v(279): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(280) " "Verilog HDL assignment warning at pratica4_2.v(280): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 pratica4_2.v(281) " "Verilog HDL assignment warning at pratica4_2.v(281): truncated value with size 3 to match size of target (2)" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530333011912 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "snoop.statet 0 pratica4_2.v(291) " "Net \"snoop.statet\" at pratica4_2.v(291) has no driver or initial value, using a default initial value '0'" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 291 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1530333011916 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "snoop.signalt 0 pratica4_2.v(292) " "Net \"snoop.signalt\" at pratica4_2.v(292) has no driver or initial value, using a default initial value '0'" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 292 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1530333011916 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "snp.statem 0 pratica4_2.v(372) " "Net \"snp.statem\" at pratica4_2.v(372) has no driver or initial value, using a default initial value '0'" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 372 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1530333011916 "|pratica4_2|projeto:Projetar"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "snp.signalm 0 pratica4_2.v(373) " "Net \"snp.signalm\" at pratica4_2.v(373) has no driver or initial value, using a default initial value '0'" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 373 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1530333011916 "|pratica4_2|projeto:Projetar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7Segmentos display7Segmentos:Exibe0 " "Elaborating entity \"display7Segmentos\" for hierarchy \"display7Segmentos:Exibe0\"" {  } { { "pratica4_2.v" "Exibe0" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530333011920 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530333013993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530333014957 "|pratica4_2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530333014957 "|pratica4_2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530333014957 "|pratica4_2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530333014957 "|pratica4_2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530333014957 "|pratica4_2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530333014957 "|pratica4_2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "pratica4_2.v" "" { Text "C:/Users/Positivo/Desktop/faculdade/LAOC2/pratica4_2/pratica4_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530333014957 "|pratica4_2|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530333014957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530333015358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530333016143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530333016143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530333016325 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530333016325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530333016325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530333016325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530333016530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 22:30:16 2018 " "Processing ended: Fri Jun 29 22:30:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530333016530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530333016530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530333016530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530333016530 ""}
