aietools : /tools/Xilinx/new/Vitis/2022.2/aietools
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /opt/xilinx/platforms/xilinx_vck5000_gen4x8_xdma_2_202210_1/xilinx_vck5000_gen4x8_xdma_2_202210_1.xpfm
INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/new/Vivado/2022.2/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /opt/xilinx/platforms/xilinx_vck5000_gen4x8_xdma_2_202210_1/xilinx_vck5000_gen4x8_xdma_2_202210_1.xpfm
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsvd1760-2MP-e-S 

****** aietools v2022.2.2 (64-bit)
  **** SW Build 3780302 on 2023-02-21-16:27:38
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

INFO: [aiecompiler 77-297] Cmd Line : /tools/Xilinx/new/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/aiecompiler -v --target=hw --stacksize=2000 -include=/tools/Xilinx/new/Vitis/2022.2/aietools/include -include=/home/siyuangao/CCF2023-NameInvalid/src -include=/home/siyuangao/CCF2023-NameInvalid/data --platform=/opt/xilinx/platforms/xilinx_vck5000_gen4x8_xdma_2_202210_1/xilinx_vck5000_gen4x8_xdma_2_202210_1.xpfm /home/siyuangao/CCF2023-NameInvalid/src/graph.cpp -workdir=work 
Running Dispatch Server on port: 37541
INFO: [aiecompiler 77-349] Starting Dataflow Frontend with input '/home/siyuangao/CCF2023-NameInvalid/src/graph.cpp'
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++17 -D__ADF_FRONTEND__ -D__AIEARCH__=10 -I/tools/Xilinx/new/Vitis/2022.2/aietools/include  -I .  -I /tools/Xilinx/new/Vitis/2022.2/aietools/include -I /home/siyuangao/CCF2023-NameInvalid/src -I /home/siyuangao/CCF2023-NameInvalid/data -I ${XILINX_HLS}/include /home/siyuangao/CCF2023-NameInvalid/src/graph.cpp > work/temp/graph.ii
INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor work/temp/graph.ii -o work/temp/graph.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++17  -I .  work/temp/graph.processed.ii -o work/temp/graph.out -L /tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lxv_meir_frontend  -lxv_adf_api_frontend 
INFO: [aiecompiler 77-404] Executing Cmd: work/temp/graph.out -I /tools/Xilinx/new/Vitis/2022.2/aietools/include -I /home/siyuangao/CCF2023-NameInvalid/src -I /home/siyuangao/CCF2023-NameInvalid/data -workdir=work -aiearch=aie -log-level=2 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
WARNING: [aiecompiler 77-5783] /home/siyuangao/CCF2023-NameInvalid/src/graph.cpp:8:1: Use of 'adf::simulation::platform' has been deprecated in ADF graph programming model and will be obsoleted in future releases. It is recommended to create PLIOs/GMIOs inside ADF graph.
INFO: [aiecompiler 77-404] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --logcfg-file=  --trace-plio-width=64  --aie2ipu-base-addr=1073741824  --pl-freq=0  --use-real-noc=true  --enable-light-cdo=false  --show-loggers=false  --fast-nonlinearfloats=false  --broadcast-enable-core=true  --high-performance=false  --multi-layer-opt=0  --kernel-address-location=false  --target=hw --swfifo-threshold=40  --single-mm2s-channel=false  --workdir=work  --exit-after=complete  --event-trace-config=  --test-iterations=-1  --stacksize=2000  --known-tripcount=false  --enable-core-processor-bus=false  --platform=/opt/xilinx/platforms/xilinx_vck5000_gen4x8_xdma_2_202210_1/xilinx_vck5000_gen4x8_xdma_2_202210_1.xpfm  --event-trace-custom-config=  --disable-dma-cmd-alignment=false  --enable-ecc-scrubbing=true  --float-accuracy=fast --output-archive=libadf.a  --write-partitioned-file=true  --print-timer-multi-layer-ctrl=false  --schemafile=AIEGraphSchema.json  --disable-multirate=false  --include="/tools/Xilinx/new/Vitis/2022.2/aietools/include" --include="/home/siyuangao/CCF2023-NameInvalid/src" --include="/home/siyuangao/CCF2023-NameInvalid/data" --verify-switchconfig=true  --device=  --enable-peano-flow=false  --disable-multirate-analysis=false  --fastmath=false  --cpp-std=-std=c++17  --max-layer-ctrl-param-size=256  --enable-mapper-hints-constraints=false  --event-trace-advanced-mapping=0  --enable-reconfig=false  --compute-heapsize=true  --log-level=2  --aiesim-xrt-api=false  --evaluate-fifo-depth=false  --gen-graph-cleanup=false  --use-canonical-net-names=false  --event-trace-port=gmio --use-phy-shim=true  --print-timer-multi-layer-core=false  --xlopt=1  --graph-iterator-event=false  --pre-compile-kernels=false  --trace-aiesim-option=0  --aiearch=aie  --mapped-soln-udm=  --optimize-pktids=false  --no-init=false  --adf-api-log-level=2  --num-trace-streams=16  --aie-heat-map=false  --enable-partition=false  --phydevice=  --fast-floats=true  --quiet=false  --enable-multi-layer=false  --exec-timed=0  --pl-auto-restart=false  --routed-soln-udm=  --large-kernel-program=false  --enable-profiling=false  --runtime-opt=false  --disable-transform-merge-broadcast=false  --verbose=true  --use-async-rtp-locks=true  --repo-path=  --genArchive=false  --kernel-compile-replacement=  --pl-axi-lite=false  --event-trace-bounding-box=  --multi-layer-shim-dma-bandwidth=0  --heapsize=1024  --logical-arch=  --enable-reconfig-dma-autostart=false  --nodot-graph=false  --disable-dma-autostart=false  --disable-transform-broadcast-split=true  --frontend-warning=0 --frontend-critical-warning=0 -json work/temp/graph.json -sdf-graph /home/siyuangao/CCF2023-NameInvalid/src/graph.cpp
AIEBuild feature license is found.
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /opt/xilinx/platforms/xilinx_vck5000_gen4x8_xdma_2_202210_1/xilinx_vck5000_gen4x8_xdma_2_202210_1.xpfm
INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/new/Vivado/2022.2/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /opt/xilinx/platforms/xilinx_vck5000_gen4x8_xdma_2_202210_1/xilinx_vck5000_gen4x8_xdma_2_202210_1.xpfm
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsvd1760-2MP-e-S 
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
INFO: [aiecompiler 77-750] Reading physical device xcvc1902-vsvd1760-2MP-e-S
INFO: [aiecompiler 77-4400] Finish reading physical device xcvc1902-vsvd1760-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcvc1902-vsvd1760-2MP-e-S
INFO: [aiecompiler 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(6.09u 0.5s 11.32w):Loading Device Part xcvc1902-vsvd1760-2MP-e-S
DEBUG:BuildIR:### Building AIEIr 
INFO: [aiecompiler 77-757] Opening input file: work/temp/graph.json
DEBUG:BuildIR:Emitting AIEIr in file: work/temp/graph_aieir_dump.txt
DEBUG:BuildIR:### Done with  Building AIEIr 
INFO: [aiecompiler 77-656] Processing Graph 'root'
DEBUG:KernelCompilation:### Entering Kernel Compilation Pass 
INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p work/aie/ir;
	cd work/aie/ir;
	touch empty.cc;
	chesscc +f +s -p me -P ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-femit-all-decls,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime/include empty.cc -o _header.ll;

Configuration: Release_LLVM
Compiling "empty.cc"
chess-clang -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -femit-all-decls -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g empty.cc -o_header.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
INFO: [aiecompiler 77-404] Executing Cmd: make -C work/aie/ir -j 8 -f i0_filter_mac.makefile all 2>&1;

make[1]: Entering directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie/ir'
chesscc +f +s -p me -P /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  -I /home/siyuangao/CCF2023-NameInvalid/src/aie_kernels -I ../../.. -I /tools/Xilinx/new/Vitis/2022.2/aietools/include -I /tools/Xilinx/new/Vitis/2022.2/aietools/include -I /home/siyuangao/CCF2023-NameInvalid/src -I /home/siyuangao/CCF2023-NameInvalid/data -I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/siyuangao/CCF2023-NameInvalid/src/aie_kernels/filter_mac.cpp -o i0_filter_mac.ll;
Configuration: Release_LLVM
Compiling "filter_mac.cpp"
chess-clang -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I/home/siyuangao/CCF2023-NameInvalid/src/aie_kernels -I../../.. -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/data -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/siyuangao/CCF2023-NameInvalid/src/aie_kernels/filter_mac.cpp -oi0_filter_mac.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[1]: Leaving directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie/ir'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f work/aie/ir/i0_filter_mac.makefile;

DEBUG:KernelCompilation:### Done Kernel Compilation Pass 
DEBUG:LLVMIRAnalysis:### Entering Generate Kernel IR Pass 
INFO: [aiecompiler 77-404] Executing Cmd: 	cd work/aie/ir;
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i0_filter_mac_spec.json" ;
	${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin ${XILINX_VITIS_AIETOOLS}/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i0_filter_mac.ll > /dev/null;

DEBUG:LLVMIRAnalysis:### Done Generate Kernel IR Pass (0.4 secs)
DEBUG:MultirateAnalysis:### Entering MULTIRATE ANALYSIS pass
INFO: [aiecompiler 77-5917] Repetition count for mygraph.filer_singal_kernal is 1.
DEBUG:MultirateAnalysis:### Completing MULTIRATE ANALYSIS pass
DEBUG:TransformIR:### Performing AIEIr transformations on graph 'root'
DEBUG:TransformIR:### Done with  AIEIr transformations
DEBUG:ConstraintsProcessor:###Entering Constraints Processor Phase
DEBUG:ConstraintsProcessor:###Reading Constraints From JSON File work/temp/graph_meir_constraints.json
DEBUG:ConstraintsProcessor:###Done Constraints Processor Phase
DEBUG:AIEngineDrc:###Enter: DRC Phase
INFO:AIEngineDrc:DRC Results: 0 Errors
DEBUG:AIEngineDrc:###Exit: DRC Phase
DEBUG:MapperPartitioner:###Entering Mapper Partitioning Phase
INFO: [aiecompiler 77-281] ###Writing Partition Data To JSON File work/temp/graph_partition.json
DEBUG:MapperPartitioner:###Done Mapper Partitioning Phase (0.46 secs)
DEBUG:AIEngineUDMData:###Enter: UDM Data Phase
DEBUG:UDMData:###Start:Translating MeIr Netlist To UDM Netlist
DEBUG:UDMData:###Finish(0.06u 0.01s 0.07w):Translating AIEIr Netlist To UDM Netlist.
DEBUG:UDMData:###Start:Translating Complete AIEIr Netlist To UDM Netlist
DEBUG:UDMData:###Finish(0.01u 0s 0.01w):Translating Complete AIEIr Netlist To UDM Netlist
DEBUG:UDMData:###Start:Creating Floorplan...
INFO: [aiecompiler 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [aiecompiler 18-5720] The default GCLK Deskew mode is Off.
DEBUG:UDMData:###Finish(1u 0.06s 1.08w):Creating Floorplan...
DEBUG:UDMData:###Start:Translating Constraints..
DEBUG:UDMData:###Finish(0u 0s 0w):Translating Constraints..
DEBUG:UDMData:###Start:Translating Constraints..
DEBUG:UDMData:###Finish(0u 0s 0w):Translating Constraints..
DEBUG:AIEngineUDMData:###Exit: UDM Data Phase
DEBUG:AIEnginePartitionSolutionAnnotator:###Entering Partition Solution Annotator Phase
DEBUG:AIEnginePartitionSolutionAnnotator:####### Start Annotating UDM Solution After Partitioning
DEBUG:AIEngineUDMData:###Start:Writing Complete UDM Netlist To File work/temp/graph_aie_full_netlist.aiexn
DEBUG:AIEngineUDMData:###Finish:Writing Complete UDM Netlist To File work/temp/graph_aie_full_netlist.aiexn
DEBUG:AIEnginePartitionSolutionAnnotator:####### Finish Annotating UDM Solution After Partition
DEBUG:AIEnginePartitionSolutionAnnotator:###Done Partition Solution Annotator Phase
DEBUG:PostPartitionDrc:###Enter: Post Partition DRC Phase
INFO:PostPartitionDrc:Post Partition DRC Results: 0 Errors
DEBUG:PostPartitionDrc:###Exit: Post Partition DRC Phase
DEBUG:AIEngineDesignAnalyzer:###Enter: Design Analyzer Phase
DEBUG:AIEngineDesignAnalyzer:Insert FIFO
DEBUG:AIEngineDesignAnalyzer:Adding Core local memory colocation constraints
DEBUG:AIEngineDesignAnalyzer:###Exit: Design Analyzer Phase Finished Successfully
DEBUG:AIEngineUDMPlacer:###Enter: UDM Mapper Phase
DEBUG:AIEngineUDMPlacer:###Start: Running UDM Placer
DEBUG:AIEngineUDMPlacer:###Writing Pre-mapped solDB To JSON File work/temp/graph_aie_premapped.aiesol
DEBUG:AIEngineUDMPlacer:###Writing Placer Constraints To JSON File work/temp/graph_aie_constraints_for_placer.aiecst
Starting Vivado AIE Placer. HANENetlist | Checksum 4148223171
AIENetlist | Total Netlist Checksum: 3379645755
Number of user loc constraints: 0
Number of pblock constraints: 1
Number of other constraints: 0
 ... Nodes in trace graph = 0 ... 
No. of channels in cluster PT0: 4
Raw Lower utilization: 56.6193
Lower utilization: 56.6193
Raw Upper utilization: 56.6193
Upper utilization: 56.6193
Check AIE-PRE-MAPPER has run: 0 errors
AIE Initial Checker Successful
AIE Mapper Partitioner succeeded.
INFO: [aiecompiler 47-778] Running Pass 0 of AIE Mapper.
INFO: [aiecompiler 47-777] Running Global placer
ME Global Placer | Checksum: 1811620162
ME Global Placer Run Time: 0.2
INFO: [aiecompiler 47-776] Running Detail placer
ME Detail Placer | Checksum: 1134779837
ME Detail Placer Run Time: 0.06
ME Post DP Optimization Run Time: 0
INFO: [aiecompiler 47-116] Mapper found an optimal solution for BufferOptLevel9.
  -- dump MEPlaceDB into solDB -- 
Clusters : 
	PT0 placed at site : AIE_CORE_X24Y0 + element : CORE
	 - mygraph.filer_singal_kernal
Buffers :
	buf0 placed at site : AIE_MEMGRP_X24Y1 + element : BANK2
	 - offset 0
	buf1 placed at site : AIE_MEMGRP_X24Y0 + element : BANK2
	 - offset 0
	buf3 placed at site : AIE_MEMGRP_X24Y1 + element : BANK3
	 - offset 0
	buf4 placed at site : AIE_MEMGRP_X24Y0 + element : BANK0
	 - offset 0
	sysmem2 placed at site : AIE_MEMGRP_X24Y1 + element : BANK0
	 - offset 0
	 - accessRow : 0, accessCol : 24
Plio nodes :
	plio:platform.sink[0] placed at site : AIE_PL_X23Y0 + element : AIE_PL_M_AXIS_3
	plio:platform.src[0] placed at site : AIE_PL_X23Y0 + element : AIE_PL_S_AXIS_4
Gmio nodes :
Packet control nodes : 
Packet split nodes : 
Packet merge nodes : 
Trace nodes : 
Explicit dma nodes : 
InstTerm nodes :  
num_aie_cores: 1
num_aie_banks: 5
Check AIE-MAPPER has run: 0 errors
AIE Solution Checker Successful
AIE Mapper Solution Checker succeeded.
Total number of inferred DMAs: 0
Total number of buffer conflicts = 0
Approximate ME WL: 14
Placer Runtime: 0.51
Total Placer Runtime: 0.51
DEBUG:AIEngineUDMPlacer:###Finish: UDM Placer Finished Successfully
DEBUG:AIEngineUDMPlacer:###Finish: Running UDM Placer
DEBUG:AIEngineUDMPlacer:###Exit: UDM Mapper Phase (0.75 secs)
DEBUG:AIEngineUDMSolutionAnnotator:###Entering UDM Solution Annotator Phase
DEBUG:AIEngineUDMSolutionAnnotator:####### Start Annotating UDM Solution
INFO: [aiecompiler 77-280] ###Writing Mapped Data To JSON File work/temp/graph_mapped.json
DEBUG:AIEngineUDMSolutionAnnotator:###adding mapping section
INFO: [aiecompiler 77-1012] Writing Mapping Information To Constraints File work/temp/graph_aie_mapped.aiecst
 ####=>writeBufferInfoListAsConstraint 0x8231baf0 binfos.size() 2 i0_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x823046f0 binfos.size() 2 i0_po0 allBufferInfos: 2
DEBUG:AIEngineUDMSolutionAnnotator:####### Finish Annotating UDM Solution
DEBUG:AIEngineUDMSolutionAnnotator:###Done UDM Solution Annotator Phase
DEBUG:MappingAnalysis:Entering MAPPING ANALYSIS pass 
DEBUG:MappingAnalysis:Mapped filename work/temp/graph_mapped.json
INFO: [aiecompiler 77-4161] Generating AIE shim-constraint file at: work/arch/aie_interface.aieintfcst
INFO: [aiecompiler 77-4165] Opening AIE shim-constraints schema JSON file: /tools/Xilinx/new/Vivado/2022.2/data/parts/xilinx/common/noc/schemas/constraints.json
DEBUG:MappingAnalysis:Done with MAPPING ANALYSIS pass 
DEBUG:LogicalArchWriter:### Entering Logical Arch Writer
DEBUG:LogicalArchWriter:### Building Logical Arch Model
INFO: [aiecompiler 77-310] Generating logical architecture in file work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-313] Initializing logical architecture from file work/arch/logical_arch_aie.larch
DEBUG:LogicalArchWriter:### Done writing Logical Arch
DEBUG:InterposerAnalysis:Entering INTERPOSER ANALYSIS pass
DEBUG:InterposerAnalysis:Done with  INTERPOSER ANALYSIS pass
DEBUG:LockAllocation :### Entering LOCK ALLOCATION pass
nodeProcessed = 1
DEBUG:LockAllocation :### Done with LOCK ALLOCATION pass
DEBUG:StreamAllocation :### Entering STREAM ALLOCATION pass
DEBUG:StreamAllocation :### Done with STREAM ALLOCATION pass
DEBUG:DMAAllocation:### Entering DMA ALLOCATION pass
DEBUG:DMAAllocation:### Done with DMA ALLOCATION pass
DEBUG:MathEngineUDMRouter:###Start: Running UDM Router
Target Part xcvc1902-vsvd1760-2MP-e-S 0x10dd15f0
Create HARTArchHelperV8
Create HARTArchHelperV8
Create HARTArchHelperV10
HARTArchConstsV10::initialize
BOUNCE_MIN_DIST 1, 1
HARTArchConstsV10::initialize - done
New Arch Helper: 0x892df440 for device: 0x10dd15f0
INFO: [aiecompiler 35-3142] AIE Router building the Nodegraph
Target Part: xcvc1902-vsvd1760-2MP-e-S 0x10dd15f0
Cols: 50 Rows: 9
Slave Net Limit: 4
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 0
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 1
Num tile types: 8
Adding tile type: AIE_INTF_A_CORE with 262 nodes.
Adding tile type: AIE_INTF_B0_CORE with 3324 nodes.
Adding tile type: AIE_INTF_B1_CORE with 3220 nodes.
Adding tile type: AIE_INTF_B2_CORE with 3220 nodes.
Adding tile type: AIE_INTF_B3_CORE with 3158 nodes.
Adding tile type: AIE_INTF_C_CORE with 3324 nodes.
Adding tile type: AIE_TILE with 744 nodes.
Adding tile type: AIE_TILE_MY with 744 nodes.
Number of Tiles created: 450
INFO: [aiecompiler 35-3197] AIE Router finished building the Nodegraph.
INFO: [aiecompiler 35-3196] AIE Router Nodegraph build cpu time 3.090000 wall time 3.090000
INFO: [aiecompiler 35-3225] AIE Router starting Netlist building.
INFO: [aiecompiler 35-3162] AIE Router creating Pin Mapper
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3211] AIE Router finished creating Pin Mapper.
INFO: [aiecompiler 35-3212] AIE Router Pin Mapper creation cpu time 0.060000 wall time 0.060000
Instance: mygraph.filer_singal_kernal is placed at AIE_CORE_X24Y0
Instance: plio:platform.sink[0] is placed at AIE_PL_X23Y0
Instance: plio:platform.src[0] is placed at AIE_PL_X23Y0
Created Net for : net1 : 0 , 2
Net : 0 has demand: 100 : 1.000000
Term:  term (2: 24,1,23)D  0 is 1. 0
Term:  term (1: 24,0,1555)L  1 is 1. 0
Created Net for : net0 : 2 , 4
Net : 1 has demand: 100 : 1.000000
Term:  term (0: 24,0,1399)D  2 is 1. 1
Term:  term (2: 24,2,73)L  3 is 1. 1
Post Netlist Builder Checksum | NetGraph: 1666199555 | NumContArr: 1340035902
INFO: [aiecompiler 35-3182] AIE Router finished building the Netlist.
INFO: [aiecompiler 35-3183] AIE Router Netlist building cpu time 0.090000 wall time 0.100000
INFO: [aiecompiler 35-3223] AIE Router starting Constraint Manager.
Reading area constraints.
Area group:  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  containing portions of netIds in this group: { 0 1 }
Area group:  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  containing portions of netIds in this group: { 0 1 }
INFO: [aiecompiler 35-3148] AIE Router finished reading area constraints.
INFO: [aiecompiler 35-3147] AIE Router Constraint Manager cpu time -0.000000 wall time -0.000000
Fifo threshold is 40.
INFO: [aiecompiler 35-3326] AIE Router starting projection of pins
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Projecting Net 0 of logical net net1 
Projecting Net 1 of logical net net0 
INFO: [aiecompiler 35-3325] AIE Router finished projection of pins
INFO: [aiecompiler 35-3324] AIE Router Projection cpu time -0.000000 wall time -0.000000
INFO: [aiecompiler 35-3224] AIE Router starting Cost Builder.
INFO: [aiecompiler 35-3152] AIE Router finished Cost Builder.
INFO: [aiecompiler 35-3151] AIE Router Cost Builder cpu time -0.000000 wall time -0.000000
Router is running in timing mode: 0
Trace merge enabled: 1
Found 2 nets and 0 trace nets.
INFO: [aiecompiler 35-3226] AIE Router starting to route nets.
In routeIR
Initializing AIERouter
About to generate capMap
Reset capMap
Done generating capMap
About to create routeNetData
Created routeNetImage
Cost Coeffs: m_costCoef 1, m_congCostCoef 0.3, m_iterCostCoef 0.4, m_histCostCoef 3
CostMgr nodeGraph::getClkRgnInfo status: 0
Creating HDRTPinDelayHelperV10 for floorplan 0x87b0e6a0
HDRTPinDelayHelperV10:: Creating pin delay helper
Creating routeNetData
Created routeNetData
Done setting delay costs
Done with creating routeNetData
About to create routeTaskMgr
Router is running in Single-threaded mode
Created congestion calculator obj
Done Initializing AIERouter
Num nets to route: 2
BufferFromBel: buf0 on (24,1,2) has: <0,6144>
BufferFromBel: buf0 on (24,1,2) has: <globalOffset, fullSize> <16384,6144>
BufferFromBel: buf1 on (24,0,2) has: <0,2048>
BufferFromBel: buf1 on (24,0,2) has: <globalOffset, fullSize> <16384,2048>
BufferFromBel: sysmem2 on (24,1,0) has: <0,2169>
BufferFromBel: sysmem2 on (24,1,0) has: <globalOffset, fullSize> <0,2176>
BufferFromBel: buf0d on (24,1,3) has: <0,6144>
BufferFromBel: buf0d on (24,1,3) has: <globalOffset, fullSize> <24576,6144>
BufferFromBel: buf1d on (24,0,0) has: <0,2048>
BufferFromBel: buf1d on (24,0,0) has: <globalOffset, fullSize> <0,2048>
Total number of components: 1
No FIFO terms found to need Global ILP, skipping

--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 1
Congestion Report
North Dir Cong Level = 0 Max Cong = 0.166667 No Congested Regions.
South Dir Cong Level = 0 Max Cong = 0.25 No Congested Regions.
East Dir Cong Level = 0 Max Cong = 0 No Congested Regions.
West Dir Cong Level = 0 Max Cong = 0 No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0


INFO: [aiecompiler 35-21] Average Estimated Local Routing Congestion:
 +-----------+-------------+-------------+
 | Direction | Region Size | Utilization |
 +-----------+-------------+-------------+
 | North     | 1 x 1       |      16.67% |
 | South     | 1 x 1       |      25.00% |
 | East      | 1 x 1       |       0.00% |
 | West      | 1 x 1       |       0.00% |
 +-----------+-------------+-------------+

Initial Routing Congestion Level : 0
NORTH:
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| 1             | 2             | 3             | 4             | 5             | 6             | 7             | 8             |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| 30000 (0.33%) | 30000 (0.33%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
SOUTH:
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| 1             | 2             | 3             | 4             | 5             | 6             | 7             | 8             |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| 20000 (0.50%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
EAST:
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| 1            | 2            | 3            | 4            | 5            | 6            | 7            | 8            | 9            | 10           | 11           | 12           | 13           | 14           | 15           | 16           | 17           | 18           | 19           | 20           | 21           | 22           | 23           | 24           | 25           | 26           | 27           | 28           | 29           | 30           | 31           | 32           | 33           | 34           | 35           | 36           | 37           | 38           | 39           | 40           | 41           | 42           | 43           | 44           | 45           | 46           | 47           | 48           | 49           |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
WEST:
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| 1            | 2            | 3            | 4            | 5            | 6            | 7            | 8            | 9            | 10           | 11           | 12           | 13           | 14           | 15           | 16           | 17           | 18           | 19           | 20           | 21           | 22           | 23           | 24           | 25           | 26           | 27           | 28           | 29           | 30           | 31           | 32           | 33           | 34           | 35           | 36           | 37           | 38           | 39           | 40           | 41           | 42           | 43           | 44           | 45           | 46           | 47           | 48           | 49           |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
INFO: [aiecompiler 35-3366] Initial Estimated Cut Congestion
NORTH: No Congestion
SOUTH: No Congestion
EAST: No Congestion
WEST: No Congestion


MT: cpu time 0.030000 wall time 0.030000
New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3172] AIE Router is on Global Iteration: 0
 Local Iteration: 2
During local iter 2 : 0 data nets were re-routed for congestion
Updating history
Generating stats
Reporting stats
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.000225M
    Total Pop: 0.00013M
    Total Eval: 0.000225M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

There are no negative slack systems in this design, skipping router balancing
Done with data net routing
Local Iter: cpu time 0.000000, wall time 0.000000
Global Iter: cpu time 0.000000, 0.000000
Trace graph pruning is enabled
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK2
Found 0 new trace nets to route
INFO: [aiecompiler 35-3329] Trace Net Routing Global Iteration 0
New CongCostCoef: 0.3
New IterCostCoef: 0.4
Trace Net Routing Local Iteration: 2
Updating history
Generating stats
Reporting stats
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.000225M
    Total Pop: 0.00013M
    Total Eval: 0.000225M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
Trace Net Routing Local Iter: cpu time 0.010000, wall time 0.010000
No new trace nets to route
Trace Net Routing Local Iteration: 3
Updating history
Generating stats
Reporting stats
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 3
    Nets Routed: 0
    Total Expand: 0.000225M
    Total Pop: 0.00013M
    Total Eval: 0.000225M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
Trace Net Routing Local Iter: cpu time 0.000000, wall time 0.000000
Trace Net Routing Global Iter: cpu time 0.010000, 0.010000
Number of trace nets that were skipped routing: 0
INFO: [aiecompiler 35-3391] Estimated FIFO Congestion
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| Type        | Region Size | Utilisation |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| Switch FIFO | 1x1         |  0.00%      |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
| DMA FIFO    | 1x2         |  50.00%     |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


Post Router Checksum | NetGraph: 3960926712 | NumContArr: 732718225
INFO: [aiecompiler 35-3220] AIE Router finished routing nets.
INFO: [aiecompiler 35-3219] AIE Router routing cpu time 0.150000 wall time 0.160000
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
No shared packet switched routing resources used in this design
Total Data net Wirelength is : 3
Total Trace net Wirelength is : 0
INFO: [aiecompiler 35-3252] AIE Router successfully routed all nets.
Deposit net 0
Deposited tree of size 9 for net net1
Deposit net 1
Deposited tree of size 12 for net net0
Total Number of unique Switch FIFOs: 0
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Ordered merge post process: Adding BD config broadcast nets
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Check routing solution
Found 3 placed insts
Found 2 nets to be routed
2 nets to route
0 nets have no route solution
0 nets have invalid pin assignment
0 nets not fully routed
0 nets were skipped routing
0 nodes exceeding max demand
Wall = 0.0 secs
Check AIE-ROUTER has run: 0 errors
Total Router Runtime: 3.36
HDRTPinDelayHelperV10:: Clearing pin delay helper
Releasing pin delay helper for floorplan 0x87b0e6a0
HDRTPinDelayHelperV10:: Releasing Pin Dly Helper
NodeGraph Released.
DeviceData Released.
DEBUG:MathEngineUDMRouter:###Finish: UDM Router Finished Successfully
 ####=>writeBufferInfoListAsConstraint 0x8231baf0 binfos.size() 2 i0_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x823046f0 binfos.size() 2 i0_po0 allBufferInfos: 2
DEBUG:MathEngineUDMRouter:###Write Routing Infomration To Constraints File
DEBUG:MathEngineUDMRouter:###Finish: Running UDM Router (3.82 secs)
DEBUG:MathEngineUDMRouter:###Exit: UDM Router Phase
DEBUG:TileRouter:### Entering TILE ROUTER pass
INFO: [aiecompiler 77-336] Producing aieshim solution for router in work/arch/aieshim_solution.aiesol
DEBUG:TileRouter:### Done with TILE ROUTER pass
DEBUG:DumpMappedGraph:Entering Dump_Partition_Graph pass 
DEBUG:DumpMappedGraph:Done with Dump_Partition_Graph pass 
DEBUG:LLVMIRPostAnalysis:Analyzing inter-kernel dependencies through control registers: begin
DEBUG:LLVMIRPostAnalysis:Analyzing inter-kernel dependencies through control registers: end
DEBUG:SwitchConfig:### Entering Stream Switch Configuration pass
DEBUG:SwitchConfig:### Done with Stream Switch Configuration pass
DEBUG:MainMaker:### Entering Main Maker Pass 
DEBUG:MainMaker:Writing proc file work/aie/24_0/src/24_0.cc
DEBUG:MainMaker:mygraph.filer_singal_kernal 1
DEBUG:MainMaker:### Done with Main Maker Pass
DEBUG:LLVMIROptimizer:### Entering Partition Optimizer Pass 
DEBUG:LLVMIROptimizer:Printing equivalent partitions:
{ PT0[0.99] }
DEBUG:LLVMIROptimizer:### Done Partition Optimizer Pass 
DEBUG:GlobalMemoryAccess:### Entering GlobalMemory Handler pass
DEBUG:GlobalMemoryAccess: physical device : xcvc1902-vsvd1760-2MP-e-S
DEBUG:GlobalMemoryAccess:Invoking NOC Compiler 
INFO: [aiecompiler 77-404] Executing Cmd: cd work/noc;
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: d7ff4cec
NoC Constraints | Checksum: 240bb8de
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [aiecompiler 75-92] Running NOC Placement
INFO: [aiecompiler 75-122] Detailed placement phase
INFO: [aiecompiler 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: ce86f54
DEBUG:GlobalMemoryAccess:shim_col_connected_to_ps_aie_nsu : 19DEBUG:GlobalMemoryAccess: Assigned Node Instance: PS_AIE_Config_Master to NMU: NOC_NMU128_X0Y5
DEBUG:GlobalMemoryAccess:Packaging NOC Compiler output as a SystemC library
INFO: [aiecompiler 77-404] Executing Cmd: cd work/noc; export RDI_DATA_DEPENDENCY=XILINX_VIVADO;export RDI_NO_JRE=1; loader -exec versal_noc_wizard --batch --device=xcvc1902-vsvd1760-2MP-e-S --traffic=noc_traffic.nts --compres=noc_soln.ncr --simulate=gen_lnoc_sh.ini
INFO: [PlanAhead 12-7162] Loading device xcvc1902-vsvd1760-2MP-e-S
Reading model: /tools/Xilinx/new/Vivado/2022.2/data/parts/xilinx/devint/vault/versal/data/device_misc/xcvc1902/xcvc1902.nocme.v10.model
Writing model file: xnwOut/xnwOut__device.model
****** Running Versal NOC Wizard
****** versal_noc_wizard v2022.2.2 (64-bit)
**** SW Build (by xbuild) on 2023-02-17-07:01:26
** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
INFO: [PlanAhead 12-6926] Generating Logical NOC
make[1]: Entering directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/noc'
g++  -fopenmp -fPIC -std=gnu++11 -Wno-deprecated-declarations -c -oxnwOut/xnwOut__LNoc.o  -I./ -I /tools/Xilinx/new/Vivado/2022.2/data/osci/ip/noc_sc_v1_0_0/include -I /tools/Xilinx/new/Vivado/2022.2/data/osci/ip/xtlm/include -I /tools/Xilinx/new/Vivado/2022.2/data/osci/ip/common_cpp_v1_0/include -I /tools/Xilinx/new/Vitis/2022.2/aietools/data/simmodels/osci/2.3.1/lnx64/8.3.0/systemc/protected/noc_v1_0_0/include -I /tools/Xilinx/new/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /tools/Xilinx/new/Vitis/2022.2/aietools/data/osci_systemc/include xnwOut/xnwOut__LNoc.cpp -o xnwOut/xnwOut__LNoc.o
g++  -shared xnwOut/xnwOut__LNoc.o -o xnwOut/liblnoc_tlm.so \
-L /tools/Xilinx/new/Vivado/2022.2/data/osci/ip/noc_sc_v1_0_0 -lnoc_sc_v1_0_0 -L /tools/Xilinx/new/Vivado/2022.2/data/osci/ip/axi_tlm_ext_v1_0 -laxi_tlm_ext_v1_0 -L /tools/Xilinx/new/Vivado/2022.2/data/osci/ip/xtlm -lxtlm -L /tools/Xilinx/new/Vivado/2022.2/data/osci/ip/common_cpp_v1_0 -lcommon_cpp_v1_0 -L /tools/Xilinx/new/Vitis/2022.2/aietools/data/simmodels/osci/2.3.1/lnx64/8.3.0/systemc/protected/noc_v1_0_0 -lnoc_v1_0_0 -Wl,-rpath=/tools/Xilinx/new/Vivado/2022.2/data/osci/ip/noc_sc_v1_0_0 -Wl,-rpath=/tools/Xilinx/new/Vivado/2022.2/data/osci/ip/axi_tlm_ext_v1_0 -Wl,-rpath=/tools/Xilinx/new/Vivado/2022.2/data/osci/ip/xtlm -Wl,-rpath=/tools/Xilinx/new/Vivado/2022.2/data/osci/ip/common_cpp_v1_0 -Wl,-rpath=/tools/Xilinx/new/Vitis/2022.2/aietools/data/simmodels/osci/2.3.1/lnx64/8.3.0/systemc/protected/noc_v1_0_0 -L /tools/Xilinx/new/Vitis/2022.2/aietools/data/osci_systemc/lib/lnx64 -lsystemc 
make[1]: Leaving directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/noc'
DEBUG:GlobalMemoryAccess:### Done with NoC compiler
DEBUG:GlobalMemoryAccess:### Done with GlobalMemory Handler pass (13.1 secs)
DEBUG:XPEReportGenerator:Entering XPE_Report_Generator pass 
AIE application complexity is LOW (0.0164979).
DEBUG:XPEReportGenerator:Done with XPE_Report_Generator pass 
DEBUG:GenSimConfigJSON:### Entering GENERATE SIMULATOR JSON CONFIGURATION pass
DEBUG:GenSimConfigJSON:### Done with GENERATE SIMULATOR JSON CONFIGURATION pass
DEBUG:LinkerGen:### Entering Linker and Elf Generation Pass 
DEBUG:LinkerGen:Generating CHESS Project File for processor at (24,0)
DEBUG:LinkerGen:Generating Linker script in work/aie/24_0/scripts/24_0.bcf
INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p work/aie/24_0/timestamped_log;

DEBUG:LinkerGen:### Done with Linker and Elf Generation Pass
DEBUG:ElfGen:### Entering ELF GENERATOR pass
INFO: [aiecompiler 77-404] Executing Cmd: make -C work/aie -O -j 8 -f 24_0.llgen.Makefile all 2>&1;

make[1]: Entering directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie'
chesscc +f +s -p me -P /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I /home/siyuangao/CCF2023-NameInvalid/src/aie_kernels -I ../.. -I /tools/Xilinx/new/Vitis/2022.2/aietools/include -I /tools/Xilinx/new/Vitis/2022.2/aietools/include -I /home/siyuangao/CCF2023-NameInvalid/src -I /home/siyuangao/CCF2023-NameInvalid/data -I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie/24_0/src/24_0.cc +Wllvm,-Xclang,-mlink-bitcode-file,-Xclang,ir/i0_filter_mac.ll -o ir/24_0_orig.ll;
Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chesscc version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "24_0.cc"
chess-clang --chess-verbose -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I/home/siyuangao/CCF2023-NameInvalid/src/aie_kernels -I../.. -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/data -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g -Xclang -mlink-bitcode-file -Xclang ir/i0_filter_mac.ll /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie/24_0/src/24_0.cc -oir/24_0_orig.ll -emit-llvm --chess-proc-name=me
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    1.49 s  /     1.45 s 	24_0
chess-clang system time =    0.07 s  /     0.07 s 	24_0
chess-clang real time   =    1.66 s  /     1.57 s 	24_0

Compilation finished successfully (0 errors, 0 warnings) (1.96 s)
/tools/Xilinx/new/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o/libLLVMXLOpt.so -passes=xlopt ir/24_0_orig.ll -o ir/24_0.ll 2> 24_0/xlopt.log;
make[1]: Leaving directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie'
make[1]: Entering directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie'
/tools/Xilinx/new/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S ir/24_0.ll -o ir/24_0.ll 2>/dev/null;
make[1]: Leaving directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f work/aie/24_0.llgen.Makefile;

INFO: [aiecompiler 77-404] Executing Cmd: make -C work/aie -O -j 8 -f 24_0.elfgen.Makefile all 2>&1;

make[1]: Entering directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie'
set -o pipefail; (chessmk  -C Release_LLVM -P /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +o ../Release 24_0/scripts/24_0.prx) 2>&1 |& tee -a 24_0/24_0.log 24_0/timestamped_log/24_0-2023-06-08-01-41-25.log
Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chessmk version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "24_0.ll"
chess-clang --chess-verbose -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/24_0.ll -o../Release/chesswork/24_0.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/data' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    0.31 s  /     0.30 s 	24_0
chess-clang system time =    0.01 s  /     0.01 s 	24_0
chess-clang real time   =    0.47 s  /     0.43 s 	24_0

noodle -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/24_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: noodle version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

Translating source file ...


Checking ...

Reading DSFG from: ../Release/chesswork/24_0.sfg

Translating ...

        void filter_mac(void *, void *)
Warning in "me_mult.h", line 517, column 2531: dead operation `inline unsigned undef_uint()' <282>   outputs: __apl_xoffsh   inputs:  (no uses) [-Wdead-code]
Warning in "me_mult.h", line 517, column 2623: dead operation `inline unsigned undef_uint()' <285>   outputs: __apl_zoffsh   inputs:  (no uses) [-Wdead-code]
        unsigned main()

Finishing ...


noodle user time   =    1.85 s  /     1.81 s 	24_0
noodle system time =    0.34 s  /     0.30 s 	24_0
noodle real time   =    2.87 s  /     2.59 s 	24_0

chess-backend 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L
chess-backend --gvt me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: 24_0.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading DSFG from: 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.sfg
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Collecting static variable register operations...


**** Bundling `F_Z10filter_macP12input_windowIaEP13output_windowIaE' ****
Applying long jump data
Reading DSFG from: 24_0.gvt

   macro #301 (102 opn)
      matching... Reading initial values from: 24_0.ini
Reading initial values from: 24_0.sfg
Reading Dwarf register-list from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_0.gvt.o' in ELF format with DWARF debug information (1)
(56 p) (604 P)
      covering... (59 its) (cost 41048.812)

   macro #932 (70 opn)
      matching... (36 p) (551 P)
      covering... (27 its) (cost 28396.928)

   macro #1721 (166 opn)
      matching... 
tale user time   =    0.08 s  /     0.01 s 	24_0
tale system time =    0.02 s  /     0.01 s 	24_0
tale real time   =    0.37 s  /     0.15 s 	24_0

(116 p) (852 P)
      covering... (83 its) (cost 73759.773)


Total cost = 143205.513

cosel user time   =    0.32 s  /     0.25 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
cosel system time =    0.03 s  /     0.01 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
cosel real time   =    0.51 s  /     0.34 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.flc
Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z10filter_macP12input_windowIaEP13output_windowIaE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 932 13)
(seq:1) (seq:1) (seq:1) (seq:1) 
2 of 2: (1721 301)

sync/offset hazards solving


time (after hazard solving) =   0.090 s

routing control inputs

routing

1 of 2 ( 4 932 13 )
# uses: 222 +27 +2 +1 +3 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 (VH)+1 +1 (VRH0)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)(AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)(rlx +4)(AMH)(rlx +1)(AMH)(rlx +8)(AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)(VH)+1 (VRH0)+1 +1 +1 +1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++1 ++++++++++++++++++1 ++++++++++++++++++1 ++++++++++++++++++1 +++++++++1 ++++1 +++1 +++1 ++1 ++1 (VCH)-1 1 1 1 1 1 1 +1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)(VRH)-1 1 1 1 1 1 1 1 (VCH)+1 (VCH)-1 1 1 1 1 2 1 +1 ++1 (VDH0)-1 1 1 1 1 1 (VDH0)-1 2 1 (VDH0)(rlx +2)(VDH0)(rlx +3)(VDH0)(VRH)-1 1 1 1 1 1 1 1 (VCH)-1 1 1 1 1 (VCH)+1 (VDL0)-1 1 1 1 1 1 1 1 1 (VDL0)(VDH)-1 1 1 1 1 (VDL0)(VDL)-2 8 1 (VDL0)(rlx +5)(VDL0)+1 +1 (check) (VCH)(rlx +1)(VCH)


2 of 2 ( 1721 301 )
# splits : 4
# uses: 535 +108 +6 +1 +1 +1 +24 +16 +1 +3 +1 +1 +1 +1 +8 +128 +96 +1 +1 +1 +1 +1 +3 +1 +1 +1 +48 +32 +1 +1 +48 +16 +1 +72 +8 +8 +36 +4 +4 +8 +9 +9 +9 +1 +1 +1 +16 +16 +2 +1 +1 +8 +1 +1 +1 +1 +2 +1 +11 +1 +1 +1 +2 +1 (VRH0)(VDL0)+11 (VCH)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)(VH)(VDH0)(VDL0)(VCH)+1 +1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)+11 +1 +1 +1 +1 +1 +11 +1 +1 +1 +1 +1 (VDH0)(VRH0)-1 4 2 8 1 1 (VRH0)-1 2 1 2 2 (VRH0)(VDH0)(VDL0)-1 2 2 2 2 2 2 1 2 (VDL0)(VCH)(VRH)(VDH)-1 2 2 1 2 (VDL0)+11 (VCH)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)+1 (VDH0)(VRH0)-1 1 1 1 (VRH0)(rlx +1)(VRH0)(rlx +1)(VRH0)(VDH0)-2 4 4 (VDH0)(VDH0)(rlx +2)(VDH0)(VCH)+1 +1 +1 +1 +1 +27 (VCH)(VL)+27 (VDH)+1 +1 +1 +1 +1 +1 +24 +16 +1 +24 +16 +1 +24 +12 +18 +18 +9 +27 +27 +9 +9 +9 +1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +2 (VRH0)+1 (VCH)+1 +1 +1 +2 +1 +1 (VCH)+1 +1 +1 +1 +1 (VRH0)+1 (VCH)+1 +1 +1 +1 +1 (VRH0)-1 4 2 8 1 2 (VRH0)-1 4 2 8 2 (VRH0)(VDH0)+1 (VCH)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 (VDH0)(VRH0)(VCH)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +1 +1 (VDH0)-2 4 2 (VDH0)(VRH0)-2 4 1 1 (VDH0)(VCH)+1 +1 +1 +1 +1 +1 +1 +7 +1 +2 +3 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +6 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +1 +2 ++++++++++4 +3 +1 +1 +1 +1 +1 +++++++++1 +7 +1 +1 +3 +1 +4 +4 +7 +4 +4 +4 +7 +3 +1 +3 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++(check) (VDL0)(VCH)(RS)(RS)(CS)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 24 complex patterns (11 loads 10 stores 3 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.79 s  /     0.79 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
amnesia system time =    0.01 s  /     0.01 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
amnesia real time   =    0.84 s  /     0.83 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--mist1 -v -k110 --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #932 in "/home/siyuangao/CCF2023-NameInvalid/src/aie_kernels/filter_mac.cpp", line 39: (loop #3) :
critical cycle of length 66 : b87 -> b328 -> b97 -> b465 -> b79 -> b486 -> b487 -> b92 -> b292 -> b80 -> b81 -> b338 -> b82 -> b83 -> b304 -> b84 -> b85 -> b96 -> b99 -> b316 -> b89 -> b88 -> b322 -> b91 -> b90 -> b98 -> b87
minimum length due to resources: 39
scheduling HW do-loop #932     	-> # cycles: 88 
  -> HW do-loop #932 in "/tools/Xilinx/new/Vitis/2022.2/aietools/include/adf/window/window.h", line 735: (loop #3) : 88 cycles
scheduling macro #1721     	-> # cycles: 84 
scheduling macro #301     	-> # cycles: 81 

Total number of cycles = 253

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.13 s  /     0.13 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist1 system time =    0.00 s  /     0.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist1 real time   =    0.12 s  /     0.12 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--showcolor -v -b --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __ct_16.3991 to R
upgraded carrier of signal _cst.4566 to CLH
upgraded carrier of signal _cst.4568 to CLH
upgraded carrier of signal __ct_1048576.4570 to CLH
collect coupled operands: .........................................................................................................................................................................................................................
  270 couplings found
collect RMW pairs: BM C CB CS LC LE LR LS M MD0 P R S SP W mcCarry
register: BM {AML AMH}
	rmw pairs: 60
	coalescing      : ............................................................
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: AML[0] AMH[0] AML[1] AMH[1] AML[2] AMH[2] AML[3]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CL[2]
	postbalancing   : none
	rematerialising : 0 moves

register: CB
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: CS
	rmw pairs: 0
	assigning fields: 0 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 24
	coalescing      : ........................
                          1 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 6 7 0 1 2 3
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 9 12 13 14 4 0 1 2
	postbalancing   : none
	rematerialising : + 1 dr_move

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields: VL[4] VH[4] VL[5] VL[0]xx VH[0] VL[1]xx VH[1] VL[2] VH[2] VL[3] VL[7] VH[6] VL[6]
	extra splits during assignment: 4
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: {AMH AML} CB CH CL CS M(!) P R(!) S(!) {VH VL}(!)
	updating reassigned offsets in sfg

collect coupled operands: ...............................................................................................................................................................................................................................
  180 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    0.36 s  /     0.36 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
showcolor system time =    0.01 s  /     0.01 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
showcolor real time   =    0.46 s  /     0.45 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.flc
Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z10filter_macP12input_windowIaEP13output_windowIaE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 932 13)
(seq:1) (seq:1) (seq:1) (seq:1) 
2 of 2: (1721 301)

sync/offset hazards solving


time (after hazard solving) =   0.100 s

routing control inputs

routing

1 of 2 ( 4 932 13 )
# uses: 222 +27 +2 +1 +3 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 (VH)+1 +1 (VRH0)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)(AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)(rlx +4)(AMH)(rlx +1)(AMH)(rlx +8)(AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)(VH)+1 (VRH0)+1 +1 +1 +1 +1 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++1 ++++++++++++++++++1 ++++++++++++++++++1 ++++++++++++++++++1 +++++++++1 ++++1 +++1 +++1 ++1 ++1 (VCH)-1 1 1 1 1 1 1 +1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)(VRH)-1 1 1 1 1 1 1 1 (VCH)+1 (VCH)-1 1 1 1 1 2 1 +1 ++1 (VDH0)-1 1 1 1 1 1 (VDH0)-1 2 1 (VDH0)(rlx +2)(VDH0)(rlx +3)(VDH0)(VRH)-1 1 1 1 1 1 1 1 (VCH)-1 1 1 1 1 (VCH)+1 (VDL0)-1 1 1 1 1 1 1 1 1 (VDL0)(VDH)-1 1 1 1 1 (VDL0)(VDL)-2 8 1 (VDL0)(rlx +5)(VDL0)+1 +1 (check) (VCH)(rlx +1)(VCH)


2 of 2 ( 1721 301 )
# splits : 4
# uses: 536 +108 +6 +1 +10 +10 +10 +8 +64 +16 +16 +16 +24 +16 +96 +3 +1 +1 +1 +1 +1 +1 +3 +1 +1 +1 +48 +32 +1 +1 +48 +16 +1 +72 +8 +8 +36 +4 +4 +8 +9 +9 +16 +1 +8 +1 +16 +16 +2 +10 +10 +/ +/ +25 +10 +/ +/ +10 +/ +10 +10 +20 +10 +110 / +11 +/ +/ +10 +10 +10 +20 +10 (VRH0)(VDL0)+110 / +11 (VCH)+10 +10 +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +10 +10 +10 +10 +10 +10 +10 +10 +10 (VRH0)(VH)(VDH0)(VDL0)(VCH)+10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +20 +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +10 (VRH0)+110 / +11 +/ +/ +10 +/ +10 +10 +10 +10 +110 / +11 +/ +/ +10 +10 +10 +10 +10 (VDH0)(VRH0)-1 4 2 8 1 1 (VRH0)-1 2 1 2 2 (VRH0)(VDH0)(VDL0)-1 2 2 2 2 2 2 1 2 (VDL0)(VCH)(VRH)(VDH)-1 2 2 1 2 (VDL0)+110 / +11 (VCH)+10 +10 +10 +10 +/ +10 +10 +/ +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +/ +10 +10 +10 +10 +/ +/ +10 +/ +/ +10 +/ +/ +/ +10 +10 (VRH0)+10 (VDH0)(VRH0)-1 1 1 1 (VRH0)(rlx +1)(VRH0)(rlx +1)(VRH0)(VDH0)-2 4 4 (VDH0)(VDH0)(rlx +2)(VDH0)(VCH)+10 +/ +/ +/ +10 +/ +/ +/ +/ +3 +332 +1 +27 (VCH)(VL)+27 (VDH)+1 +1 +1 +1 +1 +1 +24 +16 +1 +24 +16 +1 +24 +12 +18 +18 +9 +27 +27 +9 +9 +9 +1 +1 +1 +1 +2 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +2 (VRH0)+1 (VCH)+1 +2 +1 +2 +1 +1 (VCH)+1 +2 +1 +1 +1 (VRH0)+1 (VCH)+1 +2 +1 +1 +1 (VRH0)-1 4 2 8 1 2 (VRH0)-1 4 2 8 2 (VRH0)(VDH0)+1 (VCH)+1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +3 +1 (VDH0)(VRH0)(VCH)+1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +2 +1 +1 +1 +2 +2 +2 +3 +1 +1 +1 +1 +1 +1 +1 +1 (VDH0)-2 4 2 (VDH0)(VRH0)-2 4 1 1 (VDH0)(VCH)+1 +1 +1 +1 +1 +1 +1 +7 +36 +36 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +7 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +1 +2 ++++++++++4 +3 +1 +1 +1 +1 +1 +++++++++1 +7 +1 +1 +3 +1 +4 +4 +7 +4 +4 +4 +7 +3 +1 +3 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++(check) (VDL0)(VCH)(RS)(RS)(CS)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 24 complex patterns (11 loads 10 stores 3 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 5

amnesia user time   =   91.01 s  /    91.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
amnesia system time =    0.87 s  /     0.87 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
amnesia real time   =   92.14 s  /    92.13 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--mist1 -v -k110 --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #932 in "/home/siyuangao/CCF2023-NameInvalid/src/aie_kernels/filter_mac.cpp", line 39: (loop #3) :
critical cycle of length 66 : b87 -> b330 -> b97 -> b468 -> b79 -> b489 -> b490 -> b92 -> b294 -> b80 -> b81 -> b340 -> b82 -> b83 -> b306 -> b84 -> b85 -> b96 -> b99 -> b318 -> b89 -> b88 -> b324 -> b91 -> b90 -> b98 -> b87
minimum length due to resources: 39
scheduling HW do-loop #932     	-> # cycles: 88 
  -> HW do-loop #932 in "/tools/Xilinx/new/Vitis/2022.2/aietools/include/adf/window/window.h", line 735: (loop #3) : 88 cycles
scheduling macro #1721     	-> # cycles: 84 
scheduling macro #301     	-> # cycles: 81 

Total number of cycles = 253

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.13 s  /     0.12 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist1 system time =    0.00 s  /     0.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist1 real time   =    0.14 s  /     0.13 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--showcolor -v -b --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __ct_16.3995 to R
upgraded carrier of signal _cst.4930 to CLH
upgraded carrier of signal _cst.4932 to CLH
upgraded carrier of signal __ct_1048576.4934 to CLH
Reading operand couplings: 72 couplings
collect coupled operands: ..........................................................................................................................................................................................................................
  270 couplings found
collect RMW pairs: BM C CB CS LC LE LR LS M MD0 P R S SP W mcCarry
register: BM {AML AMH}
	rmw pairs: 60
	coalescing      : ............................................................
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: AML[0] AMH[0] AML[1] AMH[1] AML[2] AMH[2] AML[3]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: CB
	rmw pairs: 0
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: CS
	rmw pairs: 0
	assigning fields: 0 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 24
	coalescing      : ........................
                          1 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 6 7 0 1 2 3
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 9 12 13 14 4 0 1 2
	postbalancing   : none
	rematerialising : + 1 dr_move

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields: VL[4] VH[4] VL[5] VL[0]xx VH[0] VL[1]xx VH[1] VL[2] VH[2] VL[3] VL[7] VH[6] VL[6]
	extra splits during assignment: 4
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: {AMH AML} CB CH CL CS M(!) P R(!) S(!) {VH VL}(!)
	updating reassigned offsets in sfg

collect coupled operands: ................................................................................................................................................................................................................................
  180 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 16 32 48 64 80 96 112 128 144 160 176 192 208 224 240 256 272 288 304 320 336 352 368 384 400 416 432 448 464 480 496 512 528 544 560 576 592 608 624 640

solving cycles: none

5 ra_moves inserted
1 dr_move rematerialised

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE__ra.lib

showcolor user time   =    0.46 s  /     0.44 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
showcolor system time =    0.00 s  /     0.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
showcolor real time   =    0.54 s  /     0.46 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

HW do-loop #932 in "/home/siyuangao/CCF2023-NameInvalid/src/aie_kernels/filter_mac.cpp", line 39: (loop #3) :
critical cycle of length 27 : b76 -> b77 -> b492 -> b494 -> b97 -> b468 -> b79 -> b489 -> b92 -> b294 -> b81 -> b340 -> b83 -> b306 -> b85 -> b96 -> b99 -> b318 -> b89 -> b324 -> b90 -> b76
minimum length due to resources: 39
scheduling HW do-loop #932
(algo 2)	-> # cycles: ..53 
(modulo)	-> # cycles: 39b 40b 41b 42b 43b 44b 45b 46 ok (required budget ratio: 680)
NOTICE: Better modulo schedules may be found by increasing backtrack budget ratio via +Omsbr=<val> option or chess_modulo_scheduling_budget_ratio(<val>) loop directive, with <val> larger than 2000.  
(resume algo)	  -> after folding: 46  (folded over 1 iterations)
  -> HW do-loop #932 in "/tools/Xilinx/new/Vitis/2022.2/aietools/include/adf/window/window.h", line 735: (loop #3) : 46 cycles
NOTICE: loop #932 contains folded negative edges
NOTICE: postamble created
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #1723     	-> # cycles: ........
NOTE: automatically decreased the number of used priority functions to 6 to reduce runtime
		-> # cycles: ...99 
scheduling macro #301     	-> # cycles: .....48 

Total number of cycles = 193

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.mic'' ...

mist2 user time   =   12.65 s  /    12.65 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist2 system time =    0.07 s  /     0.07 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist2 real time   =   12.78 s  /    12.78 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 24_0.gvt
Reading Dwarf register-list from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.13 s  /     0.12 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
tale system time =    0.00 s  /     0.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
tale real time   =    0.24 s  /     0.23 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

chess-backend 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 24_0-F_main_.sfg
Collecting static variable register operations...


**** Bundling `F_main' ****
Applying long jump data

   macro #80 (4 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #480 (7 opn)
      matching... (7 p) (19 P)
      covering... (5 its) (cost 3541.075)

   macro #76 (2 opn)
      matching... (1 p) (2 P)
      covering... (1 its) (cost 1180.021)

   macro #1277 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1180.020)

   macro #1235 (38 opn)
      matching... (39 p) (158 P)
      covering... (25 its) (cost 19034.381)

   macro #69 (3 opn)
      matching... (1 p) (3 P)
      covering... (1 its) (cost 1190.021)

   macro #65 (3 opn)
      matching... (1 p) (3 P)
      covering... (1 its) (cost 1190.021)

   macro #151 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1190.021)

   macro #55 (3 opn)
      matching... (1 p) (3 P)
      covering... (1 its) (cost 1190.021)

   macro #51 (3 opn)
      matching... (1 p) (3 P)
      covering... (1 its) (cost 1190.021)

   macro #1187 (5 opn)
      matching... (5 p) (7 P)
      covering... (3 its) (cost 2359.064)

   macro #824 (111 opn)
      matching... (125 p) (206 P)
      covering... (1 its) (no cover found, retrying less greedy)
      matching... (151 p) (328 P)
      covering... (172 its) (cost 52654.197)


Total cost = 89408.815

cosel user time   =    0.15 s  /     0.14 s 	24_0-F_main_
cosel system time =    0.06 s  /     0.01 s 	24_0-F_main_
cosel real time   =    0.21 s  /     0.14 s 	24_0-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_0-F_main_.flc
Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_main' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 4: (51 55 46 58 45 66 1235 70 151 23 14 65 52 69 56)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) (seq:4) 
2 of 4: (24 9 10 1277 1278)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
3 of 4: (4 72 76 480 32 1187 73 77)

4 of 4: (824 80)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.070 s

routing control inputs

routing

1 of 4 ( 14 45 51 55 151 65 69 1235 23 )
# uses: 47 +1 +1 +1 +3 +3 +1 +1 +1 +4 (R0:t)-1 1 1 1 +3 +1 +1 +1 +1 +1 +1 +4 +3 +1 +1 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +4 +2 +1 +++1 +++1 +1 +1 (R:t)-1 1 3 1 1 4 1 1 4 1 1 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 4 1 1 1 1 1 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 1 1 1 1 1 1 4 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 1 1 1 1 1 1 4 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 1 1 1 1 1 1 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 1 1 1 1 1 1 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 (check) (R)


2 of 4 ( 4 1187 9 1278 1277 24 72 76 480 32 )
# uses: 18 +1 +1 +1 +4 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 (P:t)-1 1 1 1 1 1 1 1 1 +1 +1 +1 (check) 
# floating moves to bind: 1



3 of 4 ( 10 )
# uses: 10 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


4 of 4 ( 824 80 )
# uses: 54 +1 +1 +1 +9 +1 +3 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (P:t)-1 1 1 +1 (P:t)-1 1 1 +1 +1 +1 (LR:t)-1 1 1 1 +3 +1 +1 +1 +1 +1 +3 +1 +1 +1 +1 +8 +1 +8 +6 +6 +3 +1 +1 +3 +1 +3 +1 +3 +1 +1 +1 +2 +1 +2 +1 +3 +1 +3 +1 +8 +8 +1 +1 +3 (check) (P)(M)(R)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.16 s  /     0.16 s 	24_0-F_main_
amnesia system time =    0.00 s  /     0.00 s 	24_0-F_main_
amnesia real time   =    0.18 s  /     0.18 s 	24_0-F_main_

--mist1 -v -k110 --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 1 
scheduling macro #55     	-> # cycles: 4 
scheduling macro #151     	-> # cycles: 6 
scheduling macro #65     	-> # cycles: 7 
scheduling macro #69     	-> # cycles: 4 
scheduling macro #1235     	-> # cycles: 14 
scheduling macro #1187     	-> # cycles: 14 
scheduling macro #1277     	-> # cycles: 6 
scheduling macro #76     	-> # cycles: 9 
scheduling macro #480     	-> # cycles: 20 
scheduling macro #824     	-> # cycles: 38 
scheduling macro #80     	-> # cycles: 11 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.06 s  /     0.06 s 	24_0-F_main_
mist1 system time =    0.00 s  /     0.00 s 	24_0-F_main_
mist1 real time   =    0.06 s  /     0.06 s 	24_0-F_main_

--showcolor -v -b --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal _cst.2475,__rt.2611 to R
collect coupled operands: ......................................................................................................
  13 couplings found
collect RMW pairs: C CB LR M P R SP mcCarry
register: C {CL CH}
	rmw pairs: 0
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CH[4] CL[4] CH[5]
	postbalancing   : none
	rematerialising : 0 moves

register: CB
	rmw pairs: 0
	assigning fields: 0 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0 1 2 3
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 13
	coalescing      : .............
                          1 rmw fanout splits
	solving hazards : ++
	  -> 4 splits
	assigning fields: 6 7 0 1 2 3 4 5
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	solving hazards : +
	  -> 1 splits
	assigning fields: 12 13 14 10 11 8 9 15 4x 1 2 3 5 6 7 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : ++ 2 ra_moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CB CH CL M P R
	updating reassigned offsets in sfg

collect coupled operands: ............................................................................................................
  0 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0

solving cycles: none

4 ra_moves inserted

Writing LIB (with interprocedural optimisation data) to: 24_0-F_main__ra.lib

showcolor user time   =    0.08 s  /     0.08 s 	24_0-F_main_
showcolor system time =    0.00 s  /     0.00 s 	24_0-F_main_
showcolor real time   =    0.15 s  /     0.08 s 	24_0-F_main_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 1 
scheduling macro #55     	-> # cycles: 4 
scheduling macro #151     	-> # cycles: 6 
scheduling macro #65     	-> # cycles: 7 
scheduling macro #69     	-> # cycles: 4 
scheduling macro #1235     	-> # cycles: 13 
scheduling macro #1187     	-> # cycles: 14 
scheduling macro #1278     	-> # cycles: 1 
scheduling macro #1280     	-> # cycles: 8 
scheduling macro #76     	-> # cycles: 1 
scheduling macro #1282     	-> # cycles: 5 
scheduling macro #480     	-> # cycles: 15 
scheduling macro #824     	-> # cycles: 39 
scheduling macro #80     	-> # cycles: 15 

Total number of cycles = 133

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``24_0-F_main_.mic'' ...

mist2 user time   =    0.34 s  /     0.34 s 	24_0-F_main_
mist2 system time =    0.00 s  /     0.00 s 	24_0-F_main_
mist2 real time   =    0.34 s  /     0.34 s 	24_0-F_main_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 24_0.gvt
Reading Dwarf register-list from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_0-F_main_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.01 s  /     0.01 s 	24_0-F_main_
tale system time =    0.00 s  /     0.00 s 	24_0-F_main_
tale real time   =    0.15 s  /     0.13 s 	24_0-F_main_

bridge -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 24_0.objlist -o../24_0.o -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading relocator definitions in file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading '24_0.objlist' ...
    Adding '24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.o' with source reference offset 0
    Adding '24_0-F_main_.o' with source reference offset 0
    Adding '24_0.gvt.o' with source reference offset 0
Reading objectfile '24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.o' with Dwarf info...
Reading objectfile '24_0-F_main_.o' with Dwarf info...
Reading objectfile '24_0.gvt.o' with Dwarf info...
Library search path: .
Library search path: 
Loading aliases information from file '24_0.aliases'
Creating object file '../24_0.o'...
    Adding '24_0.gvt.o'...
    Adding '24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.o'...
    Adding '24_0-F_main_.o'...
Writing object file '../24_0.o' (1) ...

bridge user time   =    0.12 s  /     0.03 s 	../24_0.o
bridge system time =    0.03 s  /     0.00 s 	../24_0.o
bridge real time   =    0.31 s  /     0.18 s 	../24_0.o

darts -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/24_0.o me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib:/tools/Xilinx/new/Vitis/2022.2/aietools/include:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/aie_kernels:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include:/home/siyuangao/CCF2023-NameInvalid/data:/home/siyuangao/CCF2023-NameInvalid/src:/tools/Xilinx/new/Vitis/2022.2/aietools/include:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/24_0.o''
Writing results to ``../Release/24_0.o.lst''

darts user time   =    0.42 s  /     0.30 s 	../Release/24_0.o
darts system time =    0.03 s  /     0.01 s 	../Release/24_0.o
darts real time   =    0.53 s  /     0.37 s 	../Release/24_0.o

Linking "../Release/24_0"
bridge -o../Release/24_0 ../Release/24_0.o -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c24_0.bcf -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading configuration in file '24_0.bcf'...
Reading relocator definitions in file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading objectfile '../Release/24_0.o' with Dwarf info...
Library search path: .
Library search path: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...
Collecting symbols from object files...
Collecting absolute symbols...
Collecting stack range symbols...
Mapping _after chains...
Mapping after chain ...
    '_main_init' (258) at address 0x0
    '_main' (632) at address 0x110
Mapping and reserving symbols with fixed addresses...
    'buf0' (6144, DMb) at address 0x34000
    'buf0d' (6144, DMb) at address 0x36000
    'buf1' (2048, DMb) at address 0x3c000
    'buf1d' (2048, DMb) at address 0x38000
    '_ZL11sync_buffer' (32) at address 0x30000
    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0
    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1
    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0
    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1
    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1
    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0
    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1
    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0
    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1
    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1
Mapping _after chains...
Mapping and reserving overlays...
Overlaying pseudo-static stack-frame sections...
Mapping defined and space (bss) symbols...
Mapping read-only symbols...
Creating call-tree...
Mapping constructor and destructor sections...
Looking for duplicate symbols...
Creating call-tree...
Reserving text, data and space symbols found in 0 _mapping statements ...
Mapping and reserving global memory...
Reserving 8 text and data symbol(s) and 0 space symbol(s)...
    '_Z10filter_macP12input_windowIaEP13output_windowIaE' (1836, PM)
    'ZERO' (32, DMb)
    'ONES' (skipped)
    '_fini' (190, PM)
    '_ZL7atexits' (32, DM_bankA)
    '_ZL10atexit_cnt' (4, DM_bankA)
    '__cxa_atexit' (skipped)
    '__cxa_finalize' (148, PM)
Applying relocators found in objectfiles...
    '../Release/24_0.o' (10378)
    '../Release/chesswork/.ear.work.28gwWKw' (6)
    '../Release/chesswork/.ear.work.3LdFAlu' (26)
    '../Release/chesswork/.ear.work.4becnVu' (89)
    '../Release/chesswork/.ear.work.9jB8qVt' (86)
Creating physical data...
Creating executable file '../Release/24_0'...
Skipping memory 'MSMEM'
Skipping memory 'MSMEM_nb_sc'
Skipping memory 'SSMEM'
Skipping memory 'SSMEM_nb_sc'
Skipping memory 'SSMEM_tlast'
Skipping memory 'WSSMEM_tlast'
Creating memory-map

bridge user time   =    1.08 s  /     0.24 s 	../Release/24_0
bridge system time =    0.30 s  /     0.01 s 	../Release/24_0
bridge real time   =   27.34 s  /     0.62 s 	../Release/24_0

darts -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/24_0 me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib:/tools/Xilinx/new/Vitis/2022.2/aietools/include:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/aie_kernels:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include:/home/siyuangao/CCF2023-NameInvalid/data:/home/siyuangao/CCF2023-NameInvalid/src:/tools/Xilinx/new/Vitis/2022.2/aietools/include:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/24_0''
Writing results to ``../Release/24_0.lst''
Writing results to ``../Release/24_0.srv''

darts user time   =    0.42 s  /     0.32 s 	../Release/24_0
darts system time =    0.04 s  /     0.00 s 	../Release/24_0
darts real time   =    0.81 s  /     0.66 s 	../Release/24_0

Compilation finished successfully (0 errors, 16 warnings) (142.67 s)
set -o pipefail; (coreverify -obj 24_0 -s 2000 -pm 16384) 2>&1 |& tee -a 24_0/24_0.log 24_0/timestamped_log/24_0-2023-06-08-01-41-25.log
/tools/Xilinx/new/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 24_0 -s 2000 -pm 16384
(readelf --debug-dump=decodedline 24_0/Release/24_0 >> 24_0/Release/24_0.txt)
make[1]: Leaving directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/aie'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f work/aie/24_0.elfgen.Makefile;

DEBUG:ElfGen:### Done with ELF GENERATOR pass (154.33 secs)
DEBUG:PLAnalysis:### Entering PL ANALYSIS pass
DEBUG:PLAnalysis:### Completing PL ANALYSIS pass
DEBUG:CControlProgramMaker:### Entering CONTROL PROGRAM MAKER pass
DEBUG: CControlProgramMaker: adfApiLogLevel = 2
DEBUG:CControlProgramMaker:### Done with CONTROL PROGRAM MAKER pass
DEBUG:CompilePLBlocks:### Entering Compile PL Blocks pass
DEBUG:CompilePLBlocks:### Compiling PL Block ps_i3: 
DEBUG:CompilePLBlocks:Opened file : work/ps/c_rts/systemC/generated-source/genwrapper_for_ps_i3.cpp
INFO: [aiecompiler 77-404] Executing Cmd: make -C work/ps/c_rts/systemC -f Makefile all
make[1]: Entering directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/c_rts/systemC'
(rm -rf generated-objects/*)
(export LD_LIBRARY_PATH=/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o:/tools/Xilinx/new/Vitis/2022.2/tps/lnx64/python-3.8.3/lib:/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o/Ubuntu:/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o:/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o:/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64/:/tools/Xilinx/new/Vitis/2022.2/tps/lnx64/python-3.8.3/lib:/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o/Ubuntu:/tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o:/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64/:/opt/xilinx/xrt/lib:/home/opt/xilinx/xrt/lib:/home/opt/xilinx/xrt/lib:/tools/Xilinx/new/Vitis/2022.2/aietools/bin/../lnx64/tools/dot/lib:/tools/Xilinx/new/Vitis/2022.2/aietools/bin/../lnx64/tools/dot/lib;"/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++" -fPIC -fpermissive -c -std=c++17 -D__AIEARCH__=10 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -DSC_INCLUDE_DYNAMIC_PROCESSES -D__AIESIM__ -D__PS_INIT_AIE__ -DXAIE_DEBUG -Og -flto -D main\(...\)=ps_main\(...\) -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/include/drivers/aiengine -I/tools/Xilinx/new/Vitis_HLS/2022.2/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/8.3.0 -I/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/8.3.0/backward -I/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/8.3.0/x86_64-pc-linux-gnu -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/osci_systemc/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/tps/boost_1_72_0 -I. -I. -I/tools/Xilinx/new/Vitis/2022.2/aietools/include/xtlm/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/include/common_cpp/common_cpp_v1_0/include -I ../../../../  -I /tools/Xilinx/new/Vitis/2022.2/aietools/include  -I /home/siyuangao/CCF2023-NameInvalid/src  -I /home/siyuangao/CCF2023-NameInvalid/data -o "generated-objects/genwrapper_for_ps_i3.o" generated-source/genwrapper_for_ps_i3.cpp) 
(/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++ -o "generated-objects/ps_i3.so" generated-objects/genwrapper_for_ps_i3.o -Wl,--as-needed -shared -lxaiengine -lxioutils -ladf_api -lsystemc -lxtlm -flto -L /tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/osci_systemc/lib/lnx64)
make[1]: Leaving directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/c_rts/systemC'
DEBUG:CompilePLBlocks:### Done with Compile PL Blocks pass (4.78 secs)
DEBUG:AIECDOGenerator:### Entering AIE CDO Generator pass
DEBUG:AIECDOGenerator:Opened file : work/ps/cdo/generated-source/cdo_main.cpp
DEBUG:AIECDOGenerator:Opened file : work/ps/cdo/generated-source/gen_cdo.cpp
DEBUG:AIECDOGenerator:Opened file : work/ps/cdo/generated-source/gen_cdo.h
DEBUG:AIECDOGenerator:Opened file : work/ps/cdo/generateAIEConfig
DEBUG:AIECDOGenerator:Opened file : work/ps/cdo/Makefile
INFO: [aiecompiler 77-404] Executing Cmd: make -C work/ps/cdo -f Makefile all
make[1]: Entering directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo'
(rm -rf generated-objects/*  *.bin)
(/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++ -fPIC -c -std=c++17 -I /tools/Xilinx/new/Vivado/2022.2/include  -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -D__AIESIM__ -D__CDO__ -D__PS_INIT_AIE__ -Og -flto -I /tools/Xilinx/new/Vitis/2022.2/aietools/include -I /tools/Xilinx/new/Vitis/2022.2/aietools/include/adf -I /tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/6.2.0 -I /tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/6.2.0/backward -I /tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/6.2.0/x86_64-pc-linux-gnu -I /tools/Xilinx/new/Vitis/2022.2/aietools/include/common_cpp/common_cpp_v1_0/include -I /tools/Xilinx/new/Vitis/2022.2/aietools/include/drivers/aiengine -I . -I . -I ../../../  -I /tools/Xilinx/new/Vitis/2022.2/aietools/include  -I /home/siyuangao/CCF2023-NameInvalid/src  -I /home/siyuangao/CCF2023-NameInvalid/data -o "generated-objects/gen_cdo.o" "generated-source/gen_cdo.cpp")
(/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++ -fPIC -c -std=c++17 -I . -I /tools/Xilinx/new/Vitis/2022.2/aietools/include -o "generated-objects/cdo_main.o" "generated-source/cdo_main.cpp")
(/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++ -o "generated-objects/cdo_main.out" generated-objects/gen_cdo.o generated-objects/cdo_main.o -Wl,--allow-shlib-undefined -L /tools/Xilinx/new/Vitis/2022.2/aietools/lib/lnx64.o -lcdo_driver -lxioutils -lxaiengine -ladf_api -Wl,-R/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64 )
(./generateAIEConfig)
Initializing AIE driver...
Initializing ADF API...
XAIEFAL: INFO: Resource group Avail is created.
XAIEFAL: INFO: Resource group Static is created.
XAIEFAL: INFO: Resource group Generic is created.
Generating: /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo/aie_cdo_reset.bin
Generating: /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo/aie_cdo_clock_gating.bin
Generating: /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo/aie_cdo_mem_clear.bin
Generating: /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo/aie_cdo_error_handling.bin
Generating: /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo/aie_cdo_elfs.bin
Loading elfs of graph mygraph...
Generating: /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo/aie_cdo_init.bin
Initializing graph mygraph...
Resetting cores of graph mygraph...
Configuring DMAs of graph mygraph...
Configuring PL-Interface for graph mygraph...
Generating: /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo/aie_cdo_enable.bin
Enabling core(s) of graph mygraph...
Generating: /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo/aie_cdo_debug.bin
Putting core(s) of graph mygraph on halt state for debugging...
make[1]: Leaving directory '/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/work/ps/cdo'
DEBUG:AIECDOGenerator:### Done with AIE CDO Generator pass
DEBUG:ControlProgramData:### Entering Control Program Data Generation pass
DEBUG:ControlProgramData:### Completing Control Program Data Generation pass
DEBUG:BuildCFGraph:### Entering Build CFGraph pass
INFO: [aiecompiler 77-5857] Start building AIE IP
INFO: [aiecompiler 77-5855] Number of AIE IP ports are : 2
INFO: [aiecompiler 77-5848] Added port on AIE IP: S00_AXIS  -->  plio:platform.src[0]
INFO: [aiecompiler 77-5848] Added port on AIE IP: M00_AXIS  -->  plio:platform.sink[0]
INFO: [aiecompiler 77-5850] Done building AIE IP
DEBUG:BuildCFGraph:### CF Graph is built
DEBUG:ReportGenerator:Entering Compiler Report Generator pass 
DEBUG:ReportGenerator:####Writing Placement For Nodes 
DEBUG:ReportGenerator:Done with AIE Tools Report Generator pass 
DEBUG:Packager:### Entering Packager pass
DEBUG:AIEngineUDMData:###Start:Writing UDM Netlist To File work/temp/graph_aie_netlist.aiexn
DEBUG:AIEngineUDMData:###Finish:Writing UDM Netlist To File work/temp/graph_aie_netlist.aiexn
DEBUG:AIEngineUDMData:###Start:Writing UDM Constraints To File work/temp/graph_aie_constraints.aiecst
DEBUG:AIEngineUDMData:###Finish:Writing UDM Constraints To File work/temp/graph_aie_constraints.aiecst
INFO: [aiecompiler 77-1083] Adding hardware components under: work/temp/hw.o 
INFO: [aiecompiler 77-1085] Adding software components under: work/temp/sw.o 
INFO: [aiecompiler 77-5380] Adding config components under: work/temp/cfg.o
INFO: [aiecompiler 77-1086] Generating hand-off archive: libadf.a
/tools/Xilinx/new/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/ar: creating libadf.a
DEBUG:Packager:### Done with Packager pass (9.32 secs)
(WARNING:0, CRITICAL-WARNING:0, ERROR:0)
Compilation Complete
INFO: [aiecompiler 77-5805] Run completed. Additional information can be found in:
	Guidance: work/reports/guidance.html

INFO: [aiecompiler 77-5806] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.
	vitis_analyzer work/graph.aiecompile_summary
