============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 09 2020  12:39:00 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (33 ps) Setup Check with Pin lamps_reg[8]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     146                  
     Required Time:=    2854                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1321                  
             Slack:=      33                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5972__4733/Y  -       B->Y  R     NOR2X1         2  7.1   279   277    2282    (-,-) 
  g5968/Y        -       A->Y  F     INVX1          3 10.3   202   197    2479    (-,-) 
  g5947__9315/Y  -       A1->Y R     OAI21X1        1  4.8   206   165    2644    (-,-) 
  g5933__6417/Y  -       B0->Y F     OAI21X1        1  4.6   197   177    2821    (-,-) 
  lamps_reg[8]/D -       -     F     DFFSRHQX1      1    -     -     0    2821    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (33 ps) Setup Check with Pin lamps_reg[12]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     146                  
     Required Time:=    2854                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1321                  
             Slack:=      33                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y   -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5972__4733/Y   -       B->Y  R     NOR2X1         2  7.1   279   277    2282    (-,-) 
  g5968/Y         -       A->Y  F     INVX1          3 10.3   202   197    2479    (-,-) 
  g5925__5115/Y   -       A1->Y R     OAI21X1        1  4.8   206   165    2644    (-,-) 
  g5919__1666/Y   -       B0->Y F     OAI21X1        1  4.6   197   177    2821    (-,-) 
  lamps_reg[12]/D -       -     F     DFFSRHQX1      1    -     -     0    2821    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (39 ps) Setup Check with Pin lamps_reg[0]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     145                  
     Required Time:=    2855                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1316                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5972__4733/Y  -       B->Y  R     NOR2X1         2  7.1   279   277    2282    (-,-) 
  g5968/Y        -       A->Y  F     INVX1          3 10.3   202   197    2479    (-,-) 
  g5951__8246/Y  -       A1->Y R     OAI21X1        1  4.8   190   165    2644    (-,-) 
  g5928__7410/Y  -       B0->Y F     OAI21X1        1  4.6   196   172    2816    (-,-) 
  lamps_reg[0]/D -       -     F     DFFSRHQX1      1    -     -     0    2816    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (50 ps) Setup Check with Pin lamps_reg[6]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     144                  
     Required Time:=    2856                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1306                  
             Slack:=      50                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick          -       -      F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y   F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y   F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5974__9315/Y  -       B->Y   F     OR2X2          8 24.1   226   365    2370    (-,-) 
  g5969/Y        -       A->Y   R     INVX1          1  4.5   101   123    2493    (-,-) 
  g5927__4733/Y  -       A1N->Y R     OAI2BB1X1      1  4.8   107   168    2661    (-,-) 
  g5920__2346/Y  -       B0->Y  F     OAI21X1        1  4.6   193   144    2806    (-,-) 
  lamps_reg[6]/D -       -      F     DFFSRHQX1      1    -     -     0    2806    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (134 ps) Setup Check with Pin lamps_reg[10]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     146                  
     Required Time:=    2854                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1220                  
             Slack:=     134                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y   -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5974__9315/Y   -       B->Y  F     OR2X2          8 24.1   226   365    2370    (-,-) 
  g5952__9945/Y   -       A1->Y R     OAI21X1        1  4.8   206   173    2543    (-,-) 
  g5931__6260/Y   -       B0->Y F     OAI21X1        1  4.6   197   177    2720    (-,-) 
  lamps_reg[10]/D -       -     F     DFFSRHQX1      1    -     -     0    2720    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (134 ps) Setup Check with Pin lamps_reg[14]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     146                  
     Required Time:=    2854                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1220                  
             Slack:=     134                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y   -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5974__9315/Y   -       B->Y  F     OR2X2          8 24.1   226   365    2370    (-,-) 
  g5926__7482/Y   -       A1->Y R     OAI21X1        1  4.8   206   173    2543    (-,-) 
  g5912__6161/Y   -       B0->Y F     OAI21X1        1  4.6   197   177    2720    (-,-) 
  lamps_reg[14]/D -       -     F     DFFSRHQX1      1    -     -     0    2720    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (137 ps) Setup Check with Pin lamps_reg[13]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     146                  
     Required Time:=    2854                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1218                  
             Slack:=     137                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y   -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5974__9315/Y   -       B->Y  F     OR2X2          8 24.1   226   365    2370    (-,-) 
  g5940__4319/Y   -       A1->Y R     OAI21X1        1  4.8   199   173    2543    (-,-) 
  g5922__5107/Y   -       B0->Y F     OAI21X1        1  4.6   196   174    2718    (-,-) 
  lamps_reg[13]/D -       -     F     DFFSRHQX1      1    -     -     0    2718    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (139 ps) Setup Check with Pin lamps_reg[5]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     145                  
     Required Time:=    2855                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1216                  
             Slack:=     139                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5974__9315/Y  -       B->Y  F     OR2X2          8 24.1   226   365    2370    (-,-) 
  g5942__5107/Y  -       A1->Y R     OAI21X1        1  4.8   193   173    2543    (-,-) 
  g5935__5526/Y  -       B0->Y F     OAI21X1        1  4.6   196   172    2716    (-,-) 
  lamps_reg[5]/D -       -     F     DFFSRHQX1      1    -     -     0    2716    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (139 ps) Setup Check with Pin lamps_reg[2]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     145                  
     Required Time:=    2855                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1216                  
             Slack:=     139                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5974__9315/Y  -       B->Y  F     OR2X2          8 24.1   226   365    2370    (-,-) 
  g5949__5477/Y  -       A1->Y R     OAI21X1        1  4.8   193   173    2543    (-,-) 
  g5929__4319/Y  -       B0->Y F     OAI21X1        1  4.6   196   172    2716    (-,-) 
  lamps_reg[2]/D -       -     F     DFFSRHQX1      1    -     -     0    2716    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (139 ps) Setup Check with Pin lamps_reg[9]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     145                  
     Required Time:=    2855                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1216                  
             Slack:=     139                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5974__9315/Y  -       B->Y  F     OR2X2          8 24.1   226   365    2370    (-,-) 
  g5943__6260/Y  -       A1->Y R     OAI21X1        1  4.8   193   173    2543    (-,-) 
  g5934__8428/Y  -       B0->Y F     OAI21X1        1  4.6   196   172    2716    (-,-) 
  lamps_reg[9]/D -       -     F     DFFSRHQX1      1    -     -     0    2716    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (139 ps) Setup Check with Pin lamps_reg[1]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     145                  
     Required Time:=    2855                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1216                  
             Slack:=     139                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5974__9315/Y  -       B->Y  F     OR2X2          8 24.1   226   365    2370    (-,-) 
  g5948__8428/Y  -       A1->Y R     OAI21X1        1  4.8   193   173    2543    (-,-) 
  g5938__3680/Y  -       B0->Y F     OAI21X1        1  4.6   196   172    2716    (-,-) 
  lamps_reg[1]/D -       -     F     DFFSRHQX1      1    -     -     0    2716    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (200 ps) Setup Check with Pin lamps_reg[4]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     144                  
     Required Time:=    2856                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-    1156                  
             Slack:=     200                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick          -       -      F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y   F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y   F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5972__4733/Y  -       B->Y   R     NOR2X1         2  7.1   279   277    2282    (-,-) 
  g5924__1881/Y  -       A1N->Y R     OAI2BB1X1      1  4.8   107   230    2512    (-,-) 
  g5914__4733/Y  -       B0->Y  F     OAI21X1        1  4.6   193   144    2656    (-,-) 
  lamps_reg[4]/D -       -      F     DFFSRHQX1      1    -     -     0    2656    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (408 ps) Setup Check with Pin lamps_reg[3]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     146                  
     Required Time:=    2854                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     946                  
             Slack:=     408                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5963__7410/Y  -       A1->Y R     OAI21X1        1  4.8   231   256    2261    (-,-) 
  g5950__2802/Y  -       B0->Y F     OAI21X1        1  4.6   199   185    2446    (-,-) 
  lamps_reg[3]/D -       -     F     DFFSRHQX1      1    -     -     0    2446    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (408 ps) Setup Check with Pin lamps_reg[11]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     146                  
     Required Time:=    2854                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     946                  
             Slack:=     408                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y   -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5962__1666/Y   -       A1->Y R     OAI21X1        1  4.8   231   256    2261    (-,-) 
  g5945__1617/Y   -       B0->Y F     OAI21X1        1  4.6   199   185    2446    (-,-) 
  lamps_reg[11]/D -       -     F     DFFSRHQX1      1    -     -     0    2446    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (417 ps) Setup Check with Pin lamps_reg[7]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) lamps_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     141                  
     Required Time:=    2859                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     942                  
             Slack:=     417                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5991__8246/Y  -       B->Y  F     OR2XL          5 15.6   477   346    2005    (-,-) 
  g5965__3680/Y  -       A1->Y R     OAI21X1        1  4.8   231   256    2261    (-,-) 
  g5932__6161/Y  -       B0->Y F     OAI2BB1X1      1  4.6   183   182    2442    (-,-) 
  lamps_reg[7]/D -       -     F     DFFSRHQX1      1    -     -     0    2442    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (474 ps) Setup Check with Pin lamps_reg[15]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) lamps_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     213                  
     Required Time:=    2787                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     813                  
             Slack:=     474                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g6001__4319/Y   -       B->Y  R     NOR2X1         2  7.1   242   163    1822    (-,-) 
  g5992/Y         -       A->Y  F     INVX1          7 21.4   368   274    2096    (-,-) 
  g5917__9315/Y   -       A1->Y R     OAI21X1        1  4.6   209   217    2313    (-,-) 
  lamps_reg[15]/D -       -     R     DFFSRHQX1      1    -     -     0    2313    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (591 ps) Setup Check with Pin State_reg[0]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) State_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     310                  
     Required Time:=    2690                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     600                  
             Slack:=     591                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5982__1881/Y  -       B->Y  F     OR2X1          6 18.9   327   280    1938    (-,-) 
  g5977/Y        -       A->Y  R     INVX1          1  4.5   122   161    2099    (-,-) 
  State_reg[0]/D -       -     R     SDFFSRX1       1    -     -     0    2100    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (655 ps) Setup Check with Pin Mode_reg/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) Mode_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     122                  
     Required Time:=    2878                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     723                  
             Slack:=     655                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5982__1881/Y  -       B->Y  F     OR2X1          6 18.9   327   280    1938    (-,-) 
  g5953__5122/Y  -       B->Y  R     XNOR2X1        1  4.6    96   284    2223    (-,-) 
  Mode_reg/D     -       -     R     DFFSHQX1       1    -     -     0    2223    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (685 ps) Setup Check with Pin State_reg[2]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) State_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     377                  
     Required Time:=    2623                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     438                  
             Slack:=     685                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5982__1881/Y   -       B->Y  F     OR2X1          6 18.9   327   280    1938    (-,-) 
  State_reg[2]/SE -       -     F     SDFFSRX1       6    -     -     0    1938    (-,-) 
#----------------------------------------------------------------------------------------



Path 20: MET (685 ps) Setup Check with Pin State_reg[1]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) State_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     377                  
     Required Time:=    2623                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     438                  
             Slack:=     685                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5982__1881/Y   -       B->Y  F     OR2X1          6 18.9   327   280    1938    (-,-) 
  State_reg[1]/SE -       -     F     SDFFSRX1       6    -     -     0    1938    (-,-) 
#----------------------------------------------------------------------------------------



Path 21: MET (705 ps) Setup Check with Pin current_led_reg[4]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) current_led_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     138                  
     Required Time:=    2862                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     657                  
             Slack:=     705                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  flick                -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6022/Y              -       A->Y  R     INVX1          5 15.7   240   120    1620    (-,-) 
  g5916__5477/Y        -       C0->Y F     OAI211X1       1  5.0   321   255    1875    (-,-) 
  g5908__1881/Y        -       B->Y  R     XNOR2X1        1  4.5    95   282    2157    (-,-) 
  current_led_reg[4]/D -       -     R     DFFRX1         1    -     -     0    2157    (-,-) 
#---------------------------------------------------------------------------------------------



Path 22: MET (748 ps) Setup Check with Pin State_reg[3]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) State_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     119                  
     Required Time:=    2881                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     632                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y  -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5982__1881/Y  -       B->Y  F     OR2X1          6 18.9   327   280    1938    (-,-) 
  g5957__2346/Y  -       B->Y  F     AND2X1         1  4.6    92   194    2132    (-,-) 
  State_reg[3]/D -       -     F     DFFSRHQX1      1    -     -     0    2132    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (754 ps) Setup Check with Pin State_reg[0]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) State_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     308                  
     Required Time:=    2692                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     438                  
             Slack:=     754                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  flick           -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6013__9315/Y   -       B->Y  F     OR2X2          4 12.2   130   159    1659    (-,-) 
  g5982__1881/Y   -       B->Y  F     OR2X1          6 18.9   327   280    1938    (-,-) 
  State_reg[0]/SI -       -     F     SDFFSRX1       6    -     -     0    1938    (-,-) 
#----------------------------------------------------------------------------------------



Path 24: MET (779 ps) Setup Check with Pin current_led_reg[2]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (F) current_led_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-      94                  
     Required Time:=    2906                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     627                  
             Slack:=     779                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  flick                -       -     R     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6022/Y              -       A->Y  F     INVX1          5 15.8   270   138    1638    (-,-) 
  g5936__5115/Y        -       B1->Y R     AOI222X1       1  4.8   322   280    1918    (-,-) 
  g5913__2346/Y        -       B0->Y F     OAI2BB1X1      1  4.5   189   209    2127    (-,-) 
  current_led_reg[2]/D -       -     F     DFFRX1         1    -     -     0    2127    (-,-) 
#---------------------------------------------------------------------------------------------



Path 25: MET (798 ps) Setup Check with Pin current_led_reg[3]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) current_led_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     171                  
     Required Time:=    2829                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     531                  
             Slack:=     798                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  flick                -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6022/Y              -       A->Y  R     INVX1          5 15.7   240   120    1620    (-,-) 
  g5918__2398/Y        -       A2->Y F     AOI31X1        1  4.8   306   253    1872    (-,-) 
  g5907__6131/Y        -       C0->Y R     OAI211X1       1  4.5   197   159    2031    (-,-) 
  current_led_reg[3]/D -       -     R     DFFRX1         1    -     -     0    2031    (-,-) 
#---------------------------------------------------------------------------------------------



Path 26: MET (811 ps) Setup Check with Pin current_led_reg[1]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) current_led_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     138                  
     Required Time:=    2862                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     551                  
             Slack:=     811                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  flick                -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g6022/Y              -       A->Y  R     INVX1          5 15.7   240   120    1620    (-,-) 
  g5971__7482/Y        -       B->Y  F     NAND2X1        1  5.0   200   182    1802    (-,-) 
  g5954__2883/Y        -       B->Y  R     XNOR2X1        1  4.5    95   250    2051    (-,-) 
  current_led_reg[1]/D -       -     R     DFFRX1         1    -     -     0    2051    (-,-) 
#---------------------------------------------------------------------------------------------



Path 27: MET (1151 ps) Setup Check with Pin State_reg[1]/CK->D
          Group: clk
     Startpoint: (R) State_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) State_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     369                  
     Required Time:=    2631                  
      Launch Clock:-       0                  
         Data Path:-    1480                  
             Slack:=    1151                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  State_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  State_reg[0]/Q  -       CK->Q R     SDFFSRX1       6 18.0   285   385     385    (-,-) 
  g6006__9945/Y   -       A->Y  F     NOR2X1         2  8.1   176   188     574    (-,-) 
  g6002/Y         -       A->Y  R     INVX1          2  7.2   128   123     697    (-,-) 
  g5990__5477/Y   -       B->Y  F     NAND2X1        3  9.6   335   220     918    (-,-) 
  g5983/Y         -       A->Y  R     INVX1          2  7.2   157   183    1101    (-,-) 
  g5941__2398/Y   -       A1->Y F     AOI21X1        1  4.5   192   163    1264    (-,-) 
  g5921__2883/Y   -       B->Y  R     MXI2XL         1  4.5   289   216    1479    (-,-) 
  State_reg[1]/D  -       -     R     SDFFSRX1       1    -     -     0    1480    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (1182 ps) Setup Check with Pin current_led_reg[0]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) current_led_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     138                  
     Required Time:=    2862                  
      Launch Clock:-       0                  
       Input Delay:-    1500                  
         Data Path:-     180                  
             Slack:=    1182                  

Exceptions/Constraints:
  input_delay             1500            bound_flasher_gate.s_line_5 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  flick                -       -     F     (arrival)      6 17.8     0     0    1500    (-,-) 
  g5994__1705/Y        -       B->Y  R     XNOR2X1        1  4.5    95   180    1680    (-,-) 
  current_led_reg[0]/D -       -     R     DFFRX1         1    -     -     0    1680    (-,-) 
#---------------------------------------------------------------------------------------------



Path 29: MET (1241 ps) Setup Check with Pin State_reg[2]/CK->D
          Group: clk
     Startpoint: (R) State_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) State_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     369                  
     Required Time:=    2631                  
      Launch Clock:-       0                  
         Data Path:-    1390                  
             Slack:=    1241                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  State_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  State_reg[0]/Q  -       CK->Q R     SDFFSRX1       6 18.0   285   385     385    (-,-) 
  g6006__9945/Y   -       A->Y  F     NOR2X1         2  8.1   176   188     574    (-,-) 
  g6002/Y         -       A->Y  R     INVX1          2  7.2   128   123     697    (-,-) 
  g5990__5477/Y   -       B->Y  F     NAND2X1        3  9.6   335   220     918    (-,-) 
  g5967__2802/Y   -       A->Y  F     MX2X1          2  6.9   139   272    1189    (-,-) 
  g5937__6783/Y   -       B->Y  R     MXI2XL         1  4.5   289   200    1390    (-,-) 
  State_reg[2]/D  -       -     R     SDFFSRX1       1    -     -     0    1390    (-,-) 
#----------------------------------------------------------------------------------------



Path 30: MET (2204 ps) Setup Check with Pin State_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) State_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) State_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     373                  
     Required Time:=    2627                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=    2204                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  State_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  State_reg[0]/Q  -       CK->Q F     SDFFSRX1       6 18.0   312   423     423    (-,-) 
  State_reg[0]/SE -       -     F     SDFFSRX1       6    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------



Path 31: MET (2318 ps) Setup Check with Pin State_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) State_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) State_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     332                  
     Required Time:=    2668                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    2318                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  State_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  State_reg[2]/Q  -       CK->Q R     SDFFSRX1       4 13.0   212   349     349    (-,-) 
  State_reg[2]/SI -       -     R     SDFFSRX1       4    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (2326 ps) Setup Check with Pin State_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) State_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) State_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3000            0     
                                              
             Setup:-     329                  
     Required Time:=    2671                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    2326                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  State_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  State_reg[1]/Q  -       CK->Q R     SDFFSRX1       4 12.4   203   345     345    (-,-) 
  State_reg[1]/SI -       -     R     SDFFSRX1       4    -     -     0     345    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

