Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 22 20:05:14 2025
| Host         : DESKTOP-JOMNG4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       15          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_dm (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.623ns  (logic 5.250ns (45.166%)  route 6.374ns (54.834%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1                     0.000     0.000 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     2.125 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.005     3.130    ccq/M_R_Data[18]
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.105     3.235 r  ccq/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.235    ccq/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X82Y86         MUXF7 (Prop_muxf7_I0_O)      0.199     3.434 r  ccq/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.868     7.302    ccq/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.266     7.568 r  ccq/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.501     9.069    seg_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.555    11.623 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.623    seg[1]
    H22                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.492ns  (logic 5.253ns (45.711%)  route 6.239ns (54.289%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1                     0.000     0.000 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     2.125 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.005     3.130    ccq/M_R_Data[18]
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.105     3.235 r  ccq/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.235    ccq/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X82Y86         MUXF7 (Prop_muxf7_I0_O)      0.199     3.434 r  ccq/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.699     7.133    ccq/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.260     7.393 r  ccq/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.535     8.928    seg_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.564    11.492 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.492    seg[5]
    J22                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.476ns  (logic 5.059ns (44.085%)  route 6.417ns (55.915%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1                     0.000     0.000 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     2.125 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.005     3.130    ccq/M_R_Data[18]
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.105     3.235 r  ccq/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.235    ccq/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X82Y86         MUXF7 (Prop_muxf7_I0_O)      0.199     3.434 r  ccq/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.868     7.302    ccq/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.250     7.552 r  ccq/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.544     9.096    seg_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.380    11.476 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.476    seg[7]
    H19                                                               r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.449ns  (logic 5.076ns (44.335%)  route 6.373ns (55.665%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1                     0.000     0.000 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     2.125 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.005     3.130    ccq/M_R_Data[18]
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.105     3.235 r  ccq/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.235    ccq/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X82Y86         MUXF7 (Prop_muxf7_I0_O)      0.199     3.434 r  ccq/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.867     7.301    ccq/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.250     7.551 r  ccq/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.501     9.052    seg_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.397    11.449 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.449    seg[6]
    G20                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.270ns  (logic 5.230ns (46.404%)  route 6.040ns (53.596%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1                     0.000     0.000 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.942     3.067    ccq/M_R_Data[5]
    SLICE_X81Y86         LUT6 (Prop_lut6_I1_O)        0.105     3.172 r  ccq/seg_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     3.172    ccq/seg_OBUF[7]_inst_i_13_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_I1_O)      0.182     3.354 r  ccq/seg_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           3.724     7.078    ccq/sel0[1]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.262     7.340 r  ccq/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.374     8.714    seg_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.556    11.270 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.270    seg[4]
    K22                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.214ns  (logic 5.050ns (45.038%)  route 6.163ns (54.962%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1                     0.000     0.000 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.942     3.067    ccq/M_R_Data[5]
    SLICE_X81Y86         LUT6 (Prop_lut6_I1_O)        0.105     3.172 r  ccq/seg_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     3.172    ccq/seg_OBUF[7]_inst_i_13_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_I1_O)      0.182     3.354 r  ccq/seg_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           3.724     7.078    ccq/sel0[1]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.252     7.330 r  ccq/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.498     8.827    seg_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.386    11.214 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.214    seg[2]
    H20                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.154ns  (logic 5.068ns (45.442%)  route 6.085ns (54.558%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y34         RAMB18E1                     0.000     0.000 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X3Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     2.125 r  ccq/Data_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.005     3.130    ccq/M_R_Data[18]
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.105     3.235 r  ccq/seg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.235    ccq/seg_OBUF[7]_inst_i_8_n_0
    SLICE_X82Y86         MUXF7 (Prop_muxf7_I0_O)      0.199     3.434 r  ccq/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.699     7.133    ccq/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.250     7.383 r  ccq/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.381     8.764    seg_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389    11.154 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.154    seg[3]
    K21                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Which[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.187ns  (logic 2.961ns (41.194%)  route 4.226ns (58.806%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDCE                         0.000     0.000 r  scan/which_reg[1]/C
    SLICE_X80Y86         FDCE (Prop_fdce_C_Q)         0.563     0.563 r  scan/which_reg[1]/Q
                         net (fo=11, routed)          4.226     4.789    Which_OBUF[1]
    M21                  OBUF (Prop_obuf_I_O)         2.398     7.187 r  Which_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.187    Which[1]
    M21                                                               r  Which[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Which[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 3.062ns (43.196%)  route 4.027ns (56.804%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDCE                         0.000     0.000 r  scan/which_reg[2]/C
    SLICE_X80Y86         FDCE (Prop_fdce_C_Q)         0.528     0.528 r  scan/which_reg[2]/Q
                         net (fo=6, routed)           4.027     4.555    Which_OBUF[2]
    M22                  OBUF (Prop_obuf_I_O)         2.534     7.089 r  Which_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.089    Which[2]
    M22                                                               r  Which[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Which[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 2.973ns (42.560%)  route 4.013ns (57.440%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDCE                         0.000     0.000 r  scan/which_reg[0]/C
    SLICE_X80Y86         FDCE (Prop_fdce_C_Q)         0.563     0.563 r  scan/which_reg[0]/Q
                         net (fo=12, routed)          4.013     4.576    Which_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         2.410     6.986 r  Which_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.986    Which[0]
    N22                                                               r  Which[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE                         0.000     0.000 r  scan/count_reg[0]/C
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  scan/count_reg[0]/Q
                         net (fo=7, routed)           0.128     0.269    scan/count_reg_n_0_[0]
    SLICE_X80Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.314 r  scan/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    scan/p_0_in__0[1]
    SLICE_X80Y83         FDCE                                         r  scan/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.189ns (59.578%)  route 0.128ns (40.422%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE                         0.000     0.000 r  scan/count_reg[0]/C
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  scan/count_reg[0]/Q
                         net (fo=7, routed)           0.128     0.269    scan/count_reg_n_0_[0]
    SLICE_X80Y83         LUT3 (Prop_lut3_I0_O)        0.048     0.317 r  scan/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    scan/p_0_in__0[2]
    SLICE_X80Y83         FDCE                                         r  scan/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.448%)  route 0.132ns (41.552%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE                         0.000     0.000 r  scan/count_reg[0]/C
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  scan/count_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    scan/count_reg_n_0_[0]
    SLICE_X80Y83         LUT4 (Prop_lut4_I1_O)        0.045     0.318 r  scan/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    scan/p_0_in__0[3]
    SLICE_X80Y83         FDCE                                         r  scan/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.836%)  route 0.132ns (41.164%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE                         0.000     0.000 r  scan/count_reg[0]/C
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  scan/count_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    scan/count_reg_n_0_[0]
    SLICE_X80Y83         LUT5 (Prop_lut5_I1_O)        0.048     0.321 r  scan/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.321    scan/p_0_in__0[4]
    SLICE_X80Y83         FDCE                                         r  scan/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.209ns (63.159%)  route 0.122ns (36.841%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDCE                         0.000     0.000 r  scan/count_reg[5]/C
    SLICE_X80Y83         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[5]/Q
                         net (fo=2, routed)           0.122     0.286    scan/count_reg_n_0_[5]
    SLICE_X80Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  scan/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.331    scan/p_0_in__0[5]
    SLICE_X80Y83         FDCE                                         r  scan/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X80Y84         LUT3 (Prop_lut3_I1_O)        0.043     0.380 r  scan/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.380    scan/p_0_in__0[7]
    SLICE_X80Y84         FDCE                                         r  scan/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X80Y84         LUT5 (Prop_lut5_I2_O)        0.043     0.380 r  scan/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.380    scan/p_0_in__0[9]
    SLICE_X80Y84         FDCE                                         r  scan/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X80Y84         LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  scan/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.382    scan/p_0_in__0[6]
    SLICE_X80Y84         FDCE                                         r  scan/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X80Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  scan/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.382    scan/p_0_in__0[8]
    SLICE_X80Y84         FDCE                                         r  scan/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.534%)  route 0.197ns (51.466%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDCE                         0.000     0.000 r  scan/count_reg[0]/C
    SLICE_X81Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  scan/count_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    scan/count_reg_n_0_[0]
    SLICE_X81Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  scan/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    scan/p_0_in__0[0]
    SLICE_X81Y83         FDCE                                         r  scan/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





