{
  "module_name": "mt8516-clk.h",
  "hash_id": "1443911b535a54c190fb6136894420e2308a6934aefff89e4d11877619a38592",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt8516-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT8516_H\n#define _DT_BINDINGS_CLK_MT8516_H\n\n \n\n#define CLK_APMIXED_ARMPLL\t\t0\n#define CLK_APMIXED_MAINPLL\t\t1\n#define CLK_APMIXED_UNIVPLL\t\t2\n#define CLK_APMIXED_MMPLL\t\t3\n#define CLK_APMIXED_APLL1\t\t4\n#define CLK_APMIXED_APLL2\t\t5\n#define CLK_APMIXED_NR_CLK\t\t6\n\n \n\n#define CLK_IFR_MUX1_SEL\t\t0\n#define CLK_IFR_ETH_25M_SEL\t\t1\n#define CLK_IFR_I2C0_SEL\t\t2\n#define CLK_IFR_I2C1_SEL\t\t3\n#define CLK_IFR_I2C2_SEL\t\t4\n#define CLK_IFR_NR_CLK\t\t\t5\n\n \n\n#define CLK_TOP_CLK_NULL\t\t0\n#define CLK_TOP_I2S_INFRA_BCK\t\t1\n#define CLK_TOP_MEMPLL\t\t\t2\n#define CLK_TOP_DMPLL\t\t\t3\n#define CLK_TOP_MAINPLL_D2\t\t4\n#define CLK_TOP_MAINPLL_D4\t\t5\n#define CLK_TOP_MAINPLL_D8\t\t6\n#define CLK_TOP_MAINPLL_D16\t\t7\n#define CLK_TOP_MAINPLL_D11\t\t8\n#define CLK_TOP_MAINPLL_D22\t\t9\n#define CLK_TOP_MAINPLL_D3\t\t10\n#define CLK_TOP_MAINPLL_D6\t\t11\n#define CLK_TOP_MAINPLL_D12\t\t12\n#define CLK_TOP_MAINPLL_D5\t\t13\n#define CLK_TOP_MAINPLL_D10\t\t14\n#define CLK_TOP_MAINPLL_D20\t\t15\n#define CLK_TOP_MAINPLL_D40\t\t16\n#define CLK_TOP_MAINPLL_D7\t\t17\n#define CLK_TOP_MAINPLL_D14\t\t18\n#define CLK_TOP_UNIVPLL_D2\t\t19\n#define CLK_TOP_UNIVPLL_D4\t\t20\n#define CLK_TOP_UNIVPLL_D8\t\t21\n#define CLK_TOP_UNIVPLL_D16\t\t22\n#define CLK_TOP_UNIVPLL_D3\t\t23\n#define CLK_TOP_UNIVPLL_D6\t\t24\n#define CLK_TOP_UNIVPLL_D12\t\t25\n#define CLK_TOP_UNIVPLL_D24\t\t26\n#define CLK_TOP_UNIVPLL_D5\t\t27\n#define CLK_TOP_UNIVPLL_D20\t\t28\n#define CLK_TOP_MMPLL380M\t\t29\n#define CLK_TOP_MMPLL_D2\t\t30\n#define CLK_TOP_MMPLL_200M\t\t31\n#define CLK_TOP_USB_PHY48M\t\t32\n#define CLK_TOP_APLL1\t\t\t33\n#define CLK_TOP_APLL1_D2\t\t34\n#define CLK_TOP_APLL1_D4\t\t35\n#define CLK_TOP_APLL1_D8\t\t36\n#define CLK_TOP_APLL2\t\t\t37\n#define CLK_TOP_APLL2_D2\t\t38\n#define CLK_TOP_APLL2_D4\t\t39\n#define CLK_TOP_APLL2_D8\t\t40\n#define CLK_TOP_CLK26M\t\t\t41\n#define CLK_TOP_CLK26M_D2\t\t42\n#define CLK_TOP_AHB_INFRA_D2\t\t43\n#define CLK_TOP_NFI1X\t\t\t44\n#define CLK_TOP_ETH_D2\t\t\t45\n#define CLK_TOP_THEM\t\t\t46\n#define CLK_TOP_APDMA\t\t\t47\n#define CLK_TOP_I2C0\t\t\t48\n#define CLK_TOP_I2C1\t\t\t49\n#define CLK_TOP_AUXADC1\t\t\t50\n#define CLK_TOP_NFI\t\t\t51\n#define CLK_TOP_NFIECC\t\t\t52\n#define CLK_TOP_DEBUGSYS\t\t53\n#define CLK_TOP_PWM\t\t\t54\n#define CLK_TOP_UART0\t\t\t55\n#define CLK_TOP_UART1\t\t\t56\n#define CLK_TOP_BTIF\t\t\t57\n#define CLK_TOP_USB\t\t\t58\n#define CLK_TOP_FLASHIF_26M\t\t59\n#define CLK_TOP_AUXADC2\t\t\t60\n#define CLK_TOP_I2C2\t\t\t61\n#define CLK_TOP_MSDC0\t\t\t62\n#define CLK_TOP_MSDC1\t\t\t63\n#define CLK_TOP_NFI2X\t\t\t64\n#define CLK_TOP_PMICWRAP_AP\t\t65\n#define CLK_TOP_SEJ\t\t\t66\n#define CLK_TOP_MEMSLP_DLYER\t\t67\n#define CLK_TOP_SPI\t\t\t68\n#define CLK_TOP_APXGPT\t\t\t69\n#define CLK_TOP_AUDIO\t\t\t70\n#define CLK_TOP_PMICWRAP_MD\t\t71\n#define CLK_TOP_PMICWRAP_CONN\t\t72\n#define CLK_TOP_PMICWRAP_26M\t\t73\n#define CLK_TOP_AUX_ADC\t\t\t74\n#define CLK_TOP_AUX_TP\t\t\t75\n#define CLK_TOP_MSDC2\t\t\t76\n#define CLK_TOP_RBIST\t\t\t77\n#define CLK_TOP_NFI_BUS\t\t\t78\n#define CLK_TOP_GCE\t\t\t79\n#define CLK_TOP_TRNG\t\t\t80\n#define CLK_TOP_SEJ_13M\t\t\t81\n#define CLK_TOP_AES\t\t\t82\n#define CLK_TOP_PWM_B\t\t\t83\n#define CLK_TOP_PWM1_FB\t\t\t84\n#define CLK_TOP_PWM2_FB\t\t\t85\n#define CLK_TOP_PWM3_FB\t\t\t86\n#define CLK_TOP_PWM4_FB\t\t\t87\n#define CLK_TOP_PWM5_FB\t\t\t88\n#define CLK_TOP_USB_1P\t\t\t89\n#define CLK_TOP_FLASHIF_FREERUN\t\t90\n#define CLK_TOP_66M_ETH\t\t\t91\n#define CLK_TOP_133M_ETH\t\t92\n#define CLK_TOP_FETH_25M\t\t93\n#define CLK_TOP_FETH_50M\t\t94\n#define CLK_TOP_FLASHIF_AXI\t\t95\n#define CLK_TOP_USBIF\t\t\t96\n#define CLK_TOP_UART2\t\t\t97\n#define CLK_TOP_BSI\t\t\t98\n#define CLK_TOP_RG_SPINOR\t\t99\n#define CLK_TOP_RG_MSDC2\t\t100\n#define CLK_TOP_RG_ETH\t\t\t101\n#define CLK_TOP_RG_AUD1\t\t\t102\n#define CLK_TOP_RG_AUD2\t\t\t103\n#define CLK_TOP_RG_AUD_ENGEN1\t\t104\n#define CLK_TOP_RG_AUD_ENGEN2\t\t105\n#define CLK_TOP_RG_I2C\t\t\t106\n#define CLK_TOP_RG_PWM_INFRA\t\t107\n#define CLK_TOP_RG_AUD_SPDIF_IN\t\t108\n#define CLK_TOP_RG_UART2\t\t109\n#define CLK_TOP_RG_BSI\t\t\t110\n#define CLK_TOP_RG_DBG_ATCLK\t\t111\n#define CLK_TOP_RG_NFIECC\t\t112\n#define CLK_TOP_RG_APLL1_D2_EN\t\t113\n#define CLK_TOP_RG_APLL1_D4_EN\t\t114\n#define CLK_TOP_RG_APLL1_D8_EN\t\t115\n#define CLK_TOP_RG_APLL2_D2_EN\t\t116\n#define CLK_TOP_RG_APLL2_D4_EN\t\t117\n#define CLK_TOP_RG_APLL2_D8_EN\t\t118\n#define CLK_TOP_APLL12_DIV0\t\t119\n#define CLK_TOP_APLL12_DIV1\t\t120\n#define CLK_TOP_APLL12_DIV2\t\t121\n#define CLK_TOP_APLL12_DIV3\t\t122\n#define CLK_TOP_APLL12_DIV4\t\t123\n#define CLK_TOP_APLL12_DIV4B\t\t124\n#define CLK_TOP_APLL12_DIV5\t\t125\n#define CLK_TOP_APLL12_DIV5B\t\t126\n#define CLK_TOP_APLL12_DIV6\t\t127\n#define CLK_TOP_UART0_SEL\t\t128\n#define CLK_TOP_EMI_DDRPHY_SEL\t\t129\n#define CLK_TOP_AHB_INFRA_SEL\t\t130\n#define CLK_TOP_MSDC0_SEL\t\t131\n#define CLK_TOP_UART1_SEL\t\t132\n#define CLK_TOP_MSDC1_SEL\t\t133\n#define CLK_TOP_PMICSPI_SEL\t\t134\n#define CLK_TOP_QAXI_AUD26M_SEL\t\t135\n#define CLK_TOP_AUD_INTBUS_SEL\t\t136\n#define CLK_TOP_NFI2X_PAD_SEL\t\t137\n#define CLK_TOP_NFI1X_PAD_SEL\t\t138\n#define CLK_TOP_DDRPHYCFG_SEL\t\t139\n#define CLK_TOP_USB_78M_SEL\t\t140\n#define CLK_TOP_SPINOR_SEL\t\t141\n#define CLK_TOP_MSDC2_SEL\t\t142\n#define CLK_TOP_ETH_SEL\t\t\t143\n#define CLK_TOP_AUD1_SEL\t\t144\n#define CLK_TOP_AUD2_SEL\t\t145\n#define CLK_TOP_AUD_ENGEN1_SEL\t\t146\n#define CLK_TOP_AUD_ENGEN2_SEL\t\t147\n#define CLK_TOP_I2C_SEL\t\t\t148\n#define CLK_TOP_AUD_I2S0_M_SEL\t\t149\n#define CLK_TOP_AUD_I2S1_M_SEL\t\t150\n#define CLK_TOP_AUD_I2S2_M_SEL\t\t151\n#define CLK_TOP_AUD_I2S3_M_SEL\t\t152\n#define CLK_TOP_AUD_I2S4_M_SEL\t\t153\n#define CLK_TOP_AUD_I2S5_M_SEL\t\t154\n#define CLK_TOP_AUD_SPDIF_B_SEL\t\t155\n#define CLK_TOP_PWM_SEL\t\t\t156\n#define CLK_TOP_SPI_SEL\t\t\t157\n#define CLK_TOP_AUD_SPDIFIN_SEL\t\t158\n#define CLK_TOP_UART2_SEL\t\t159\n#define CLK_TOP_BSI_SEL\t\t\t160\n#define CLK_TOP_DBG_ATCLK_SEL\t\t161\n#define CLK_TOP_CSW_NFIECC_SEL\t\t162\n#define CLK_TOP_NFIECC_SEL\t\t163\n#define CLK_TOP_APLL12_CK_DIV0\t\t164\n#define CLK_TOP_APLL12_CK_DIV1\t\t165\n#define CLK_TOP_APLL12_CK_DIV2\t\t166\n#define CLK_TOP_APLL12_CK_DIV3\t\t167\n#define CLK_TOP_APLL12_CK_DIV4\t\t168\n#define CLK_TOP_APLL12_CK_DIV4B\t\t169\n#define CLK_TOP_APLL12_CK_DIV5\t\t170\n#define CLK_TOP_APLL12_CK_DIV5B\t\t171\n#define CLK_TOP_APLL12_CK_DIV6\t\t172\n#define CLK_TOP_USB_78M\t\t\t173\n#define CLK_TOP_MSDC0_INFRA\t\t174\n#define CLK_TOP_MSDC1_INFRA\t\t175\n#define CLK_TOP_MSDC2_INFRA\t\t176\n#define CLK_TOP_NR_CLK\t\t\t177\n\n \n\n#define CLK_AUD_AFE\t\t\t0\n#define CLK_AUD_I2S\t\t\t1\n#define CLK_AUD_22M\t\t\t2\n#define CLK_AUD_24M\t\t\t3\n#define CLK_AUD_INTDIR\t\t\t4\n#define CLK_AUD_APLL2_TUNER\t\t5\n#define CLK_AUD_APLL_TUNER\t\t6\n#define CLK_AUD_HDMI\t\t\t7\n#define CLK_AUD_SPDF\t\t\t8\n#define CLK_AUD_ADC\t\t\t9\n#define CLK_AUD_DAC\t\t\t10\n#define CLK_AUD_DAC_PREDIS\t\t11\n#define CLK_AUD_TML\t\t\t12\n#define CLK_AUD_NR_CLK\t\t\t13\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}