{"vcs1":{"timestamp_begin":1677991764.749318367, "rt":0.41, "ut":0.16, "st":0.09}}
{"vcselab":{"timestamp_begin":1677991765.221140911, "rt":0.42, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1677991765.687661103, "rt":0.21, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677991764.446395359}
{"VCS_COMP_START_TIME": 1677991764.446395359}
{"VCS_COMP_END_TIME": 1677991765.963363152}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338464}}
{"stitch_vcselab": {"peak_mem": 238960}}
