<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p42" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_42{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_42{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_42{left:110px;bottom:1080px;letter-spacing:-0.04px;}
#t4_42{left:166px;bottom:1080px;letter-spacing:-0.04px;word-spacing:2.74px;}
#t5_42{left:110px;bottom:1030px;letter-spacing:-0.19px;word-spacing:4.05px;}
#t6_42{left:110px;bottom:1009px;letter-spacing:-0.17px;word-spacing:1.3px;}
#t7_42{left:110px;bottom:988px;letter-spacing:-0.15px;word-spacing:1.69px;}
#t8_42{left:110px;bottom:968px;letter-spacing:-0.18px;word-spacing:2.08px;}
#t9_42{left:110px;bottom:947px;letter-spacing:-0.14px;word-spacing:0.48px;}
#ta_42{left:263px;bottom:947px;letter-spacing:-0.17px;}
#tb_42{left:286px;bottom:947px;letter-spacing:-0.18px;word-spacing:0.56px;}
#tc_42{left:110px;bottom:926px;letter-spacing:-0.19px;word-spacing:1.49px;}
#td_42{left:110px;bottom:890px;letter-spacing:-0.15px;word-spacing:1.06px;}
#te_42{left:110px;bottom:870px;letter-spacing:-0.24px;word-spacing:1.58px;}
#tf_42{left:152px;bottom:825px;letter-spacing:0.07px;word-spacing:2.81px;}
#tg_42{left:152px;bottom:807px;letter-spacing:0.02px;word-spacing:1.92px;}
#th_42{left:152px;bottom:789px;letter-spacing:0.01px;word-spacing:1.81px;}
#ti_42{left:177px;bottom:770px;letter-spacing:0.02px;word-spacing:3.04px;}
#tj_42{left:152px;bottom:752px;letter-spacing:0.04px;word-spacing:1.76px;}
#tk_42{left:152px;bottom:734px;letter-spacing:-0.04px;}
#tl_42{left:242px;bottom:734px;letter-spacing:0.03px;word-spacing:2.8px;}
#tm_42{left:152px;bottom:716px;word-spacing:1.82px;}
#tn_42{left:177px;bottom:697px;letter-spacing:0.03px;word-spacing:1.52px;}
#to_42{left:152px;bottom:679px;letter-spacing:0.04px;word-spacing:3.06px;}
#tp_42{left:152px;bottom:661px;letter-spacing:-0.01px;word-spacing:2.5px;}
#tq_42{left:152px;bottom:642px;word-spacing:1.82px;}
#tr_42{left:151px;bottom:615px;letter-spacing:0.09px;}
#ts_42{left:375px;bottom:615px;letter-spacing:0.09px;word-spacing:2.51px;}
#tt_42{left:474px;bottom:615px;letter-spacing:0.09px;word-spacing:2.51px;}
#tu_42{left:533px;bottom:615px;letter-spacing:0.09px;}
#tv_42{left:557px;bottom:615px;letter-spacing:0.09px;}
#tw_42{left:644px;bottom:615px;letter-spacing:5.69px;}
#tx_42{left:783px;bottom:615px;}
#ty_42{left:227px;bottom:591px;letter-spacing:-0.16px;}
#tz_42{left:426px;bottom:591px;letter-spacing:-0.14px;}
#t10_42{left:496px;bottom:591px;letter-spacing:-0.15px;}
#t11_42{left:593px;bottom:591px;letter-spacing:-0.16px;}
#t12_42{left:699px;bottom:591px;letter-spacing:0.02px;}
#t13_42{left:259px;bottom:570px;letter-spacing:-0.17px;}
#t14_42{left:433px;bottom:570px;}
#t15_42{left:512px;bottom:570px;}
#t16_42{left:597px;bottom:570px;}
#t17_42{left:716px;bottom:570px;}
#t18_42{left:228px;bottom:549px;letter-spacing:-0.14px;}
#t19_42{left:422px;bottom:549px;letter-spacing:-0.16px;}
#t1a_42{left:496px;bottom:549px;letter-spacing:-0.17px;}
#t1b_42{left:586px;bottom:549px;letter-spacing:-0.15px;}
#t1c_42{left:696px;bottom:549px;letter-spacing:-0.4px;}
#t1d_42{left:154px;bottom:479px;letter-spacing:0.09px;}
#t1e_42{left:274px;bottom:479px;letter-spacing:0.09px;word-spacing:2.51px;}
#t1f_42{left:373px;bottom:479px;letter-spacing:0.09px;word-spacing:2.51px;}
#t1g_42{left:472px;bottom:479px;letter-spacing:0.09px;word-spacing:2.51px;}
#t1h_42{left:531px;bottom:479px;letter-spacing:0.09px;}
#t1i_42{left:555px;bottom:479px;letter-spacing:0.09px;}
#t1j_42{left:642px;bottom:479px;letter-spacing:5.69px;}
#t1k_42{left:780px;bottom:479px;}
#t1l_42{left:177px;bottom:455px;letter-spacing:-0.16px;}
#t1m_42{left:325px;bottom:455px;letter-spacing:-0.14px;}
#t1n_42{left:424px;bottom:455px;letter-spacing:-0.14px;}
#t1o_42{left:494px;bottom:455px;letter-spacing:-0.15px;}
#t1p_42{left:567px;bottom:455px;letter-spacing:-0.16px;}
#t1q_42{left:696px;bottom:455px;letter-spacing:0.02px;}
#t1r_42{left:213px;bottom:434px;}
#t1s_42{left:332px;bottom:434px;}
#t1t_42{left:431px;bottom:434px;}
#t1u_42{left:510px;bottom:434px;}
#t1v_42{left:595px;bottom:434px;}
#t1w_42{left:713px;bottom:434px;}
#t1x_42{left:179px;bottom:413px;letter-spacing:-0.14px;}
#t1y_42{left:326px;bottom:413px;letter-spacing:-0.14px;}
#t1z_42{left:419px;bottom:413px;letter-spacing:-0.16px;}
#t20_42{left:494px;bottom:413px;letter-spacing:-0.17px;}
#t21_42{left:564px;bottom:413px;letter-spacing:-0.14px;}
#t22_42{left:689px;bottom:413px;letter-spacing:-0.23px;}
#t23_42{left:110px;bottom:361px;letter-spacing:-0.18px;word-spacing:1.17px;}
#t24_42{left:110px;bottom:340px;letter-spacing:-0.16px;word-spacing:1.17px;}
#t25_42{left:803px;bottom:340px;letter-spacing:-0.15px;}
#t26_42{left:110px;bottom:319px;letter-spacing:-0.18px;word-spacing:1.29px;}
#t27_42{left:687px;bottom:319px;letter-spacing:-1px;}
#t28_42{left:702px;bottom:319px;letter-spacing:-0.19px;word-spacing:1.85px;}
#t29_42{left:110px;bottom:298px;letter-spacing:-0.21px;word-spacing:1.55px;}
#t2a_42{left:232px;bottom:298px;letter-spacing:-0.15px;}
#t2b_42{left:260px;bottom:298px;letter-spacing:-0.36px;word-spacing:1.78px;}
#t2c_42{left:110px;bottom:263px;letter-spacing:-0.24px;word-spacing:0.05px;}
#t2d_42{left:530px;bottom:263px;letter-spacing:-1px;}
#t2e_42{left:545px;bottom:263px;letter-spacing:-0.25px;word-spacing:0.48px;}
#t2f_42{left:110px;bottom:242px;letter-spacing:-0.13px;word-spacing:1.32px;}
#t2g_42{left:443px;bottom:242px;letter-spacing:-1px;}
#t2h_42{left:458px;bottom:242px;letter-spacing:-0.19px;word-spacing:1.63px;}
#t2i_42{left:110px;bottom:221px;letter-spacing:-0.13px;word-spacing:1.46px;}
#t2j_42{left:407px;bottom:221px;letter-spacing:-1px;}
#t2k_42{left:422px;bottom:221px;letter-spacing:-0.18px;word-spacing:1.78px;}
#t2l_42{left:110px;bottom:200px;letter-spacing:-0.16px;word-spacing:0.87px;}
#t2m_42{left:110px;bottom:180px;letter-spacing:-0.15px;}
#t2n_42{left:138px;bottom:180px;letter-spacing:-0.36px;word-spacing:1.78px;}
#t2o_42{left:110px;bottom:144px;letter-spacing:-0.15px;word-spacing:1.8px;}
#t2p_42{left:110px;bottom:123px;letter-spacing:-0.15px;word-spacing:3.32px;}
#t2q_42{left:366px;bottom:123px;letter-spacing:-0.16px;word-spacing:3.35px;}

.s1_42{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_42{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_42{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s4_42{font-size:17px;font-family:CMTT10_27z;color:#000;}
.s5_42{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s6_42{font-size:12px;font-family:CMR8_278;color:#000;}
.s7_42{font-size:17px;font-family:CMTI10_27t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts42" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMR8_278;
	src: url("fonts/CMR8_278.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg42Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg42" style="-webkit-user-select: none;"><object width="935" height="1210" data="42/42.svg" type="image/svg+xml" id="pdf42" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_42" class="t s1_42">24 </span><span id="t2_42" class="t s2_42">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_42" class="t s3_42">2.6 </span><span id="t4_42" class="t s3_42">Load and Store Instructions </span>
<span id="t5_42" class="t s1_42">RV32I is a load-store architecture, where only load and store instructions access memory and </span>
<span id="t6_42" class="t s1_42">arithmetic instructions only operate on CPU registers. RV32I provides a 32-bit address space that </span>
<span id="t7_42" class="t s1_42" data-mappings='[[34,"fi"]]'>is byte-addressed. The EEI will deﬁne what portions of the address space are legal to access with </span>
<span id="t8_42" class="t s1_42">which instructions (e.g., some addresses might be read only, or support word access only). Loads </span>
<span id="t9_42" class="t s1_42">with a destination of </span><span id="ta_42" class="t s4_42">x0 </span><span id="tb_42" class="t s1_42" data-mappings='[[58,"ff"]]'>must still raise any exceptions and cause any other side eﬀects even though </span>
<span id="tc_42" class="t s1_42">the load value is discarded. </span>
<span id="td_42" class="t s1_42" data-mappings='[[15,"fi"]]'>The EEI will deﬁne whether the memory system is little-endian or big-endian. In RISC-V, endian- </span>
<span id="te_42" class="t s1_42">ness is byte-address invariant. </span>
<span id="tf_42" class="t s5_42">In a system for which endianness is byte-address invariant, the following property holds: if a </span>
<span id="tg_42" class="t s5_42">byte is stored to memory at some address in some endianness, then a byte-sized load from that </span>
<span id="th_42" class="t s5_42">address in any endianness returns the stored value. </span>
<span id="ti_42" class="t s5_42" data-mappings='[[22,"fi"],[71,"fi"]]'>In a little-endian conﬁguration, multibyte stores write the least-signiﬁcant register byte at </span>
<span id="tj_42" class="t s5_42">the lowest memory byte address, followed by the other register bytes in ascending order of their </span>
<span id="tk_42" class="t s5_42" data-mappings='[[5,"fi"]]'>signiﬁcance. </span><span id="tl_42" class="t s5_42">Loads similarly transfer the contents of the lesser memory byte addresses to the </span>
<span id="tm_42" class="t s5_42" data-mappings='[[10,"fi"]]'>less-signiﬁcant register bytes. </span>
<span id="tn_42" class="t s5_42" data-mappings='[[19,"fi"],[67,"fi"]]'>In a big-endian conﬁguration, multibyte stores write the most-signiﬁcant register byte at the </span>
<span id="to_42" class="t s5_42">lowest memory byte address, followed by the other register bytes in descending order of their </span>
<span id="tp_42" class="t s5_42" data-mappings='[[5,"fi"]]'>signiﬁcance. Loads similarly transfer the contents of the greater memory byte addresses to the </span>
<span id="tq_42" class="t s5_42" data-mappings='[[10,"fi"]]'>less-signiﬁcant register bytes. </span>
<span id="tr_42" class="t s6_42">31 </span><span id="ts_42" class="t s6_42">20 19 </span><span id="tt_42" class="t s6_42">15 14 </span><span id="tu_42" class="t s6_42">12 </span><span id="tv_42" class="t s6_42">11 </span><span id="tw_42" class="t s6_42">76 </span><span id="tx_42" class="t s6_42">0 </span>
<span id="ty_42" class="t s1_42">imm[11:0] </span><span id="tz_42" class="t s1_42">rs1 </span><span id="t10_42" class="t s1_42">funct3 </span><span id="t11_42" class="t s1_42">rd </span><span id="t12_42" class="t s1_42">opcode </span>
<span id="t13_42" class="t s1_42">12 </span><span id="t14_42" class="t s1_42">5 </span><span id="t15_42" class="t s1_42">3 </span><span id="t16_42" class="t s1_42">5 </span><span id="t17_42" class="t s1_42">7 </span>
<span id="t18_42" class="t s1_42" data-mappings='[[1,"ff"]]'>oﬀset[11:0] </span><span id="t19_42" class="t s1_42">base </span><span id="t1a_42" class="t s1_42">width </span><span id="t1b_42" class="t s1_42">dest </span><span id="t1c_42" class="t s1_42">LOAD </span>
<span id="t1d_42" class="t s6_42">31 </span><span id="t1e_42" class="t s6_42">25 24 </span><span id="t1f_42" class="t s6_42">20 19 </span><span id="t1g_42" class="t s6_42">15 14 </span><span id="t1h_42" class="t s6_42">12 </span><span id="t1i_42" class="t s6_42">11 </span><span id="t1j_42" class="t s6_42">76 </span><span id="t1k_42" class="t s6_42">0 </span>
<span id="t1l_42" class="t s1_42">imm[11:5] </span><span id="t1m_42" class="t s1_42">rs2 </span><span id="t1n_42" class="t s1_42">rs1 </span><span id="t1o_42" class="t s1_42">funct3 </span><span id="t1p_42" class="t s1_42">imm[4:0] </span><span id="t1q_42" class="t s1_42">opcode </span>
<span id="t1r_42" class="t s1_42">7 </span><span id="t1s_42" class="t s1_42">5 </span><span id="t1t_42" class="t s1_42">5 </span><span id="t1u_42" class="t s1_42">3 </span><span id="t1v_42" class="t s1_42">5 </span><span id="t1w_42" class="t s1_42">7 </span>
<span id="t1x_42" class="t s1_42" data-mappings='[[1,"ff"]]'>oﬀset[11:5] </span><span id="t1y_42" class="t s1_42">src </span><span id="t1z_42" class="t s1_42">base </span><span id="t20_42" class="t s1_42">width </span><span id="t21_42" class="t s1_42" data-mappings='[[1,"ff"]]'>oﬀset[4:0] </span><span id="t22_42" class="t s1_42">STORE </span>
<span id="t23_42" class="t s1_42">Load and store instructions transfer a value between the registers and memory. Loads are encoded </span>
<span id="t24_42" class="t s1_42" data-mappings='[[49,"ff"]]'>in the I-type format and stores are S-type. The eﬀective address is obtained by adding register </span><span id="t25_42" class="t s7_42">rs1 </span>
<span id="t26_42" class="t s1_42" data-mappings='[[29,"ff"]]'>to the sign-extended 12-bit oﬀset. Loads copy a value from memory to register </span><span id="t27_42" class="t s7_42">rd</span><span id="t28_42" class="t s1_42">. Stores copy the </span>
<span id="t29_42" class="t s1_42">value in register </span><span id="t2a_42" class="t s7_42">rs2 </span><span id="t2b_42" class="t s1_42">to memory. </span>
<span id="t2c_42" class="t s1_42">The LW instruction loads a 32-bit value from memory into </span><span id="t2d_42" class="t s7_42">rd</span><span id="t2e_42" class="t s1_42">. LH loads a 16-bit value from memory, </span>
<span id="t2f_42" class="t s1_42">then sign-extends to 32-bits before storing in </span><span id="t2g_42" class="t s7_42">rd</span><span id="t2h_42" class="t s1_42">. LHU loads a 16-bit value from memory but then </span>
<span id="t2i_42" class="t s1_42">zero extends to 32-bits before storing in </span><span id="t2j_42" class="t s7_42">rd</span><span id="t2k_42" class="t s1_42" data-mappings='[[19,"fi"]]'>. LB and LBU are deﬁned analogously for 8-bit values. </span>
<span id="t2l_42" class="t s1_42">The SW, SH, and SB instructions store 32-bit, 16-bit, and 8-bit values from the low bits of register </span>
<span id="t2m_42" class="t s7_42">rs2 </span><span id="t2n_42" class="t s1_42">to memory. </span>
<span id="t2o_42" class="t s1_42" data-mappings='[[43,"ff"]]'>Regardless of EEI, loads and stores whose eﬀective addresses are naturally aligned shall not raise </span>
<span id="t2p_42" class="t s1_42">an address-misaligned exception. </span><span id="t2q_42" class="t s1_42" data-mappings='[[28,"ff"]]'>Loads and stores where the eﬀective address is not naturally </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
