
---------- Begin Simulation Statistics ----------
host_inst_rate                                 182913                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404832                       # Number of bytes of host memory used
host_seconds                                   109.34                       # Real time elapsed on the host
host_tick_rate                              443122533                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.048452                       # Number of seconds simulated
sim_ticks                                 48451962500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7237134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 43682.543345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 39627.783925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6175367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    46380683000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.146711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1061767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            467955                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  23531414000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593811                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75216.564312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 68913.094890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                836406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   30722431343                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.328112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              408453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           160049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  17118288423                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51265.612023                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.632603                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           85072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4361268146                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8481993                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 52443.249543                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48265.232064                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7011773                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     77103114343                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.173334                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1470220                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             628004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  40649702423                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099294                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997489                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.428909                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8481993                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 52443.249543                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48265.232064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7011773                       # number of overall hits
system.cpu.dcache.overall_miss_latency    77103114343                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.173334                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1470220                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            628004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  40649702423                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592799                       # number of replacements
system.cpu.dcache.sampled_refs                 593823                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.428909                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7501530                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501296688000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13020630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 51311.306902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 48041.335453                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13019949                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       34943000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  681                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     30218000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        71000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20633.833597                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       355000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13020630                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 51311.306902                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 48041.335453                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13019949                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        34943000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   681                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     30218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.708530                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            362.767125                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13020630                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 51311.306902                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 48041.335453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13019949                       # number of overall hits
system.cpu.icache.overall_miss_latency       34943000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  681                       # number of overall misses
system.cpu.icache.overall_mshr_hits                50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     30218000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                362.767125                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13019949                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           546547570000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 49903.292822                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     20222960093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                405243                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            92000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 76785.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            4                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.636364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          7                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          537500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.636364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     7                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72209.351706                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  67961.032379                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         324118                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            19519993000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.454753                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       270325                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     69078                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       13676750000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.338542                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  201244                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    67867.703530                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 52321.287198                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16857862483                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12996241491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.943994                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594454                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72209.864167                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   67961.339323                       # average overall mshr miss latency
system.l2.demand_hits                          324122                       # number of demand (read+write) hits
system.l2.demand_miss_latency             19520637000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.454757                       # miss rate for demand accesses
system.l2.demand_misses                        270332                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      69078                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        13677287500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.338548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   201251                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.368898                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.310803                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6044.019959                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5092.193330                       # Average occupied blocks per context
system.l2.overall_accesses                     594454                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72209.864167                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  55895.437701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         324122                       # number of overall hits
system.l2.overall_miss_latency            19520637000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.454757                       # miss rate for overall accesses
system.l2.overall_misses                       270332                       # number of overall misses
system.l2.overall_mshr_hits                     69078                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       33900247593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.020254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  606494                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.799352                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        323932                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       319083                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       947307                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           453674                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       174550                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         590104                       # number of replacements
system.l2.sampled_refs                         606488                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11136.213289                       # Cycle average of tags in use
system.l2.total_refs                           572521                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   547556690000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 77156929                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         102949                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       150841                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12226                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       201031                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         212943                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             20                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       709013                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16813675                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.597121                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.849047                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14742908     87.68%     87.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       267823      1.59%     89.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       271439      1.61%     90.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       287884      1.71%     92.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       220250      1.31%     93.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       138867      0.83%     94.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       110433      0.66%     95.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65058      0.39%     95.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       709013      4.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16813675                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12223                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8384961                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.974699                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.974699                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6753259                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11889                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29726402                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5997413                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3995985                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1386144                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        67017                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6817405                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6786938                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30467                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6126441                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6095998                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30443                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        690964                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            690940                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            212943                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3000499                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7101110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       278112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30017697                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        803632                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010784                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3000499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       102969                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.520115                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18199819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.649340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.157816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14099230     77.47%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          68385      0.38%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         110193      0.61%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         102759      0.56%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         112277      0.62%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          82449      0.45%     80.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         143384      0.79%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         150144      0.82%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3330998     18.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18199819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1547176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159605                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41458                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.710511                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6933455                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           690964                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6661701                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11496280                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.848014                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5649218                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.582179                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11529670                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        17895                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3669387                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7308042                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2856130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       892383                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18506686                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6242491                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1780591                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14030457                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        51912                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2140                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1386144                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       106417                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2491429                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1972                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2875                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3710070                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       337379                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2875                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9424                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         8471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.506406                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.506406                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       844852      5.34%      5.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      5.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4498307     28.45%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3197681     20.22%     54.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6547199     41.41%     95.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       714840      4.52%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15811050                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       160073                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010124                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           19      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          868      0.54%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        64667     40.40%     40.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     40.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     40.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        92454     57.76%     98.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2065      1.29%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18199819                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.868748                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.525759                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11828143     64.99%     64.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2171579     11.93%     76.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1782643      9.79%     86.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1095445      6.02%     92.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       576221      3.17%     95.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       300468      1.65%     97.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       220019      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       141896      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        83405      0.46%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18199819                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.800681                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18465228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15811050                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8464142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1206092                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7365484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3000525                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3000499                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              26                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       362161                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        99542                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7308042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       892383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               19746995                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5666605                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        90883                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6497685                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1025231                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        21856                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42043479                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26802506                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25150808                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3547342                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1386144                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1102042                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15957334                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2924130                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 37203                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
