// SPDX-License-Identifier: (GPL-2.0+ or MIT)
// Copyright (C) 2021-2022 Samuel Holland <samuel@sholland.org>

#include "sun20i-d1s.dtsi"
#include "sunxi-d1-t113.dtsi"

/ {
	soc {
		ledc: led-controller@2008000 {
			compatible = "allwinner,sun20i-d1-ledc",
				     "allwinner,sun50i-a100-ledc";
			reg = <0x2008000 0x400>;
			interrupts = <SOC_PERIPHERAL_IRQ(20) IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_LEDC>, <&ccu CLK_LEDC>;
			clock-names = "bus", "mod";
			resets = <&ccu RST_BUS_LEDC>;
			dmas = <&dma 42>;
			dma-names = "tx";
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		lradc: keys@2009800 {
			compatible = "allwinner,sun20i-d1-lradc",
				     "allwinner,sun50i-r329-lradc";
			reg = <0x2009800 0x400>;
			interrupts = <SOC_PERIPHERAL_IRQ(61) IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_LRADC>;
			resets = <&ccu RST_BUS_LRADC>;
			vref-supply = <&reg_aldo>;
			status = "disabled";
		};

		codec: audio-codec@2030000 {
			compatible = "allwinner,sun20i-d1-codec", "simple-mfd", "syscon";
			reg = <0x2030000 0x1000>;
			interrupts = <SOC_PERIPHERAL_IRQ(25) IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_AUDIO>,
				 <&ccu CLK_AUDIO_ADC>,
				 <&ccu CLK_AUDIO_DAC>,
				 <&dcxo>,
				 <&rtc CLK_OSC32K>;
			clock-names = "bus", "adc", "dac", "hosc", "losc";
			resets = <&ccu RST_BUS_AUDIO>;
			dmas = <&dma 7>, <&dma 7>;
			dma-names = "rx", "tx";
			avcc-supply = <&reg_aldo>;
			hpvcc-supply = <&reg_hpldo>;
			#address-cells = <1>;
			#size-cells = <1>;
			#sound-dai-cells = <0>;

			regulators@2030348 {
				compatible = "allwinner,sun20i-d1-analog-ldos";
				reg = <0x2030348 0x4>;
				nvmem-cells = <&bg_trim>;
				nvmem-cell-names = "bg_trim";

				reg_aldo: aldo {
					regulator-min-microvolt = <1800000>;
					regulator-max-microvolt = <1800000>;
					regulator-always-on;
					vdd33-supply = <&reg_vcc_3v3>;
				};

				reg_hpldo: hpldo {
					regulator-min-microvolt = <1800000>;
					regulator-max-microvolt = <1800000>;
					hpldoin-supply = <&reg_vcc_3v3>;
				};
			};
		};

		i2s0: i2s@2032000 {
			compatible = "allwinner,sun20i-d1-i2s",
				     "allwinner,sun50i-r329-i2s";
			reg = <0x2032000 0x1000>;
			interrupts = <SOC_PERIPHERAL_IRQ(26) IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2S0>,
				 <&ccu CLK_I2S0>;
			clock-names = "apb", "mod";
			resets = <&ccu RST_BUS_I2S0>;
			dmas = <&dma 3>, <&dma 3>;
			dma-names = "rx", "tx";
			status = "disabled";
			#sound-dai-cells = <0>;
		};
	};
};

&hdmi {
	hvcc-supply = <&reg_ldoa>;
};

&pio {
	/omit-if-no-ref/
	dmic_pb11_d0_pin: dmic-pb11-d0-pin {
		pins = "PB11";
		function = "dmic";
	};

	/omit-if-no-ref/
	dmic_pe17_clk_pin: dmic-pe17-clk-pin {
		pins = "PE17";
		function = "dmic";
	};

	/omit-if-no-ref/
	i2c0_pb10_pins: i2c0-pb10-pins {
		pins = "PB10", "PB11";
		function = "i2c0";
	};

	/omit-if-no-ref/
	i2c2_pb0_pins: i2c2-pb0-pins {
		pins = "PB0", "PB1";
		function = "i2c2";
	};

	/omit-if-no-ref/
	ledc_pc0_pin: ledc-pc0-pin {
		pins = "PC0";
		function = "ledc";
	};

	/omit-if-no-ref/
	uart0_pb8_pins: uart0-pb8-pins {
		pins = "PB8", "PB9";
		function = "uart0";
	};
};

&syscon {
	regulators@3000150 {
		compatible = "allwinner,sun20i-d1-system-ldos";
		reg = <0x3000150 0x4>;

		reg_ldoa: ldoa {
			regulator-always-on;
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			ldo-in-supply = <&reg_vcc_3v3>;
		};

		reg_ldob: ldob {
		};
	};
};
