C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt"   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\synlog\report\Project_1_fpga_mapper.xml"  -flow mapping  -multisrs  -oedif  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.edf"   -autoconstraint  -freq 1.000   "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\synwork\Project_1_prem.srd"  -sap  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.sap"  -otap  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.tap"  -omap  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.map"  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.sap"  -ologparam  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\syntmp\Project_1.plg"  -osyn  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.srm"  -prjdir  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\"  -prjname  Project_1_syn  -log  "C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\synlog\Project_1_fpga_mapper.srr" 
rc:0 success:1 runtime:1
file:C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.edf|io:o|time:1753117820|size:7262|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\synwork\Project_1_prem.srd|io:i|time:1753117819|size:1576|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.sap|io:o|time:1753117819|size:121|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.tap|io:o|time:0|size:0|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.map|io:o|time:1753117820|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1751211035|size:224837|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.sap|io:o|time:1753117819|size:121|exec:0
file:"C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\syntmp\Project_1.plg"|io:o|time:0|size:0|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\Project_1.srm|io:o|time:1753117820|size:6876|exec:0
file:C:\Users\danya\Desktop\IceFPGAWork\Project 1\Project_1\Project_1_Implmnt\synlog\Project_1_fpga_mapper.srr|io:o|time:1753117820|size:7330|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1751211033|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1751211034|size:32355840|exec:1
