

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Tue Dec  5 19:32:17 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        fft_test.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.456 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+--------+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |     max    |    min   |     max    |   min  |     max    |   Type  |
    +---------+------------+----------+------------+--------+------------+---------+
    |   278615|  3358244895| 2.786 ms | 33.582 sec |  278615|  3358244895|   none  |
    +---------+------------+----------+------------+--------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+--------+--------+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_bit_reverse_fu_190  |bit_reverse  |   278529|   294913| 2.785 ms | 2.949 ms |  278529|  294913|   none  |
        +------------------------+-------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+---------+------------+---------------+-----------+-----------+----------+----------+
        |                   |   Latency (cycles)   |   Iteration   |  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |     max    |    Latency    |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+------------+---------------+-----------+-----------+----------+----------+
        |- stage_loop       |       84|  3357949980| 6 ~ 239853570 |          -|          -|        14|    no    |
        | + butterfly_loop  |        4|   239853568|   4 ~ 29279   |          -|          -| 1 ~ 8192 |    no    |
        |  ++ dft_loop      |        0|       29275|             25|          -|          -| 0 ~ 1171 |    no    |
        +-------------------+---------+------------+---------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    332|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     16|    1367|   2803|    -|
|Memory           |       64|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    436|    -|
|Register         |        -|      -|     689|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       64|     16|    2056|   3571|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       22|      7|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_bit_reverse_fu_190    |bit_reverse           |        0|      0|  129|  185|    0|
    |dut_faddfsub_32nsdEe_U3   |dut_faddfsub_32nsdEe  |        0|      2|  205|  390|    0|
    |dut_faddfsub_32nsdEe_U4   |dut_faddfsub_32nsdEe  |        0|      2|  205|  390|    0|
    |dut_fmul_32ns_32neOg_U5   |dut_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |dut_fmul_32ns_32neOg_U6   |dut_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |dut_fmul_32ns_32neOg_U7   |dut_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |dut_fmul_32ns_32neOg_U8   |dut_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |dut_fptrunc_64ns_fYi_U9   |dut_fptrunc_64ns_fYi  |        0|      0|  128|  277|    0|
    |dut_fptrunc_64ns_fYi_U10  |dut_fptrunc_64ns_fYi  |        0|      0|  128|  277|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     16| 1367| 2803|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cosa_lookup_table_U  |fft_cosa_lookup_tbkb  |       32|  0|   0|    0|  8192|   64|     1|       524288|
    |sina_lookup_table_U  |fft_sina_lookup_tcud  |       32|  0|   0|    0|  8192|   64|     1|       524288|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |       64|  0|   0|    0| 16384|  128|     2|      1048576|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_406_p2           |     +    |      0|  0|  39|          32|          32|
    |i_lower_fu_389_p2       |     +    |      0|  0|  39|          32|          32|
    |j_fu_299_p2             |     +    |      0|  0|  19|          14|           1|
    |k_fu_411_p2             |     +    |      0|  0|  39|          32|          32|
    |stage_fu_367_p2         |     +    |      0|  0|  13|           4|           1|
    |sub_ln1825_1_fu_339_p2  |     -    |      0|  0|  39|           1|          32|
    |sub_ln1825_fu_319_p2    |     -    |      0|  0|  39|           1|          32|
    |icmp_ln1786_fu_260_p2   |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln1796_fu_294_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1813_fu_383_p2   |   icmp   |      0|  0|  18|          18|           1|
    |step_fu_359_p3          |  select  |      0|  0|  32|           1|          32|
    |DFTpts_fu_266_p2        |    shl   |      0|  0|  33|           1|          15|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 332|         154|         226|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |X_I_address0       |   27|          5|   14|         70|
    |X_I_ce0            |   15|          3|    1|          3|
    |X_I_d0             |   21|          4|   32|        128|
    |X_I_we0            |   15|          3|    1|          3|
    |X_R_address0       |   27|          5|   14|         70|
    |X_R_ce0            |   15|          3|    1|          3|
    |X_R_d0             |   21|          4|   32|        128|
    |X_R_we0            |   15|          3|    1|          3|
    |ap_NS_fsm          |  145|         32|    1|         32|
    |grp_fu_198_opcode  |   15|          3|    2|          6|
    |grp_fu_198_p0      |   15|          3|   32|         96|
    |grp_fu_198_p1      |   15|          3|   32|         96|
    |grp_fu_202_opcode  |   15|          3|    2|          6|
    |grp_fu_202_p0      |   15|          3|   32|         96|
    |grp_fu_202_p1      |   15|          3|   32|         96|
    |i_0_reg_181        |    9|          2|   32|         64|
    |i_reg_158          |    9|          2|   14|         28|
    |k_0_reg_169        |    9|          2|   32|         64|
    |stage_0_reg_146    |    9|          2|    4|          8|
    |step_0_reg_134     |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  436|         90|  343|       1064|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |X_I_addr_1_reg_508                   |  14|   0|   14|          0|
    |X_I_addr_reg_498                     |  14|   0|   14|          0|
    |X_R_addr_1_reg_503                   |  14|   0|   14|          0|
    |X_R_addr_reg_493                     |  14|   0|   14|          0|
    |ap_CS_fsm                            |  31|   0|   31|          0|
    |c_reg_478                            |  32|   0|   32|          0|
    |grp_bit_reverse_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_181                          |  32|   0|   32|          0|
    |i_1_reg_513                          |  32|   0|   32|          0|
    |i_cast_reg_435                       |  14|   0|   32|         18|
    |i_reg_158                            |  14|   0|   14|          0|
    |j_reg_443                            |  14|   0|   14|          0|
    |k_0_reg_169                          |  32|   0|   32|          0|
    |numBF_reg_430                        |  14|   0|   32|         18|
    |reg_230                              |  32|   0|   32|          0|
    |reg_237                              |  32|   0|   32|          0|
    |reg_244                              |  32|   0|   32|          0|
    |reg_250                              |  32|   0|   32|          0|
    |s_reg_484                            |  32|   0|   32|          0|
    |stage_0_reg_146                      |   4|   0|    4|          0|
    |step_0_reg_134                       |  32|   0|   32|          0|
    |tmp_1_reg_528                        |  32|   0|   32|          0|
    |tmp_2_reg_533                        |  32|   0|   32|          0|
    |tmp_3_reg_538                        |  32|   0|   32|          0|
    |tmp_4_reg_543                        |  32|   0|   32|          0|
    |tmp_5_reg_548                        |  32|   0|   32|          0|
    |tmp_reg_523                          |  32|   0|   32|          0|
    |trunc_ln_reg_425                     |  14|   0|   14|          0|
    |zext_ln1788_reg_420                  |  15|   0|   32|         17|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 689|   0|  742|         53|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      fft     | return value |
|X_R_address0  | out |   14|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   14|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 4 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse([16384 x float]* %X_R, [16384 x float]* %X_I)" [fft.cpp:1780]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse([16384 x float]* %X_R, [16384 x float]* %X_I)" [fft.cpp:1780]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [fft.cpp:1786]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%step_0 = phi i32 [ 8192, %0 ], [ %step, %stage_loop_end ]"   --->   Operation 35 'phi' 'step_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%stage_0 = phi i4 [ 1, %0 ], [ %stage, %stage_loop_end ]"   --->   Operation 36 'phi' 'stage_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1786 = zext i4 %stage_0 to i15" [fft.cpp:1786]   --->   Operation 37 'zext' 'zext_ln1786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln1786 = icmp eq i4 %stage_0, -1" [fft.cpp:1786]   --->   Operation 38 'icmp' 'icmp_ln1786' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 39 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1786, label %4, label %stage_loop_begin" [fft.cpp:1786]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [fft.cpp:1786]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln1786)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [fft.cpp:1786]   --->   Operation 42 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln1786)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.39ns)   --->   "%DFTpts = shl i15 1, %zext_ln1786" [fft.cpp:1788]   --->   Operation 43 'shl' 'DFTpts' <Predicate = (!icmp_ln1786)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1788 = zext i15 %DFTpts to i32" [fft.cpp:1788]   --->   Operation 44 'zext' 'zext_ln1788' <Predicate = (!icmp_ln1786)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i15.i32.i32(i15 %DFTpts, i32 1, i32 14)" [fft.cpp:1789]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1786)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%numBF = zext i14 %trunc_ln to i32" [fft.cpp:1789]   --->   Operation 46 'zext' 'numBF' <Predicate = (!icmp_ln1786)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "br label %2" [fft.cpp:1796]   --->   Operation 47 'br' <Predicate = (!icmp_ln1786)> <Delay = 1.76>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [fft.cpp:1827]   --->   Operation 48 'ret' <Predicate = (icmp_ln1786)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.77>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%i = phi i14 [ 0, %stage_loop_begin ], [ %j, %butterfly_loop_end ]"   --->   Operation 49 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ 0, %stage_loop_begin ], [ %k, %butterfly_loop_end ]"   --->   Operation 50 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i_cast = zext i14 %i to i32" [fft.cpp:1796]   --->   Operation 51 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8192, i64 0)"   --->   Operation 52 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.20ns)   --->   "%icmp_ln1796 = icmp eq i14 %i, %trunc_ln" [fft.cpp:1796]   --->   Operation 53 'icmp' 'icmp_ln1796' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.81ns)   --->   "%j = add i14 %i, 1" [fft.cpp:1796]   --->   Operation 54 'add' 'j' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1796, label %stage_loop_end, label %butterfly_loop_begin" [fft.cpp:1796]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1797 = sext i32 %k_0 to i64" [fft.cpp:1797]   --->   Operation 56 'sext' 'sext_ln1797' <Predicate = (!icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%cosa_lookup_table_ad = getelementptr inbounds [8192 x double]* @cosa_lookup_table, i64 0, i64 %sext_ln1797" [fft.cpp:1797]   --->   Operation 57 'getelementptr' 'cosa_lookup_table_ad' <Predicate = (!icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%cosa_lookup_table_lo = load double* %cosa_lookup_table_ad, align 8" [fft.cpp:1797]   --->   Operation 58 'load' 'cosa_lookup_table_lo' <Predicate = (!icmp_ln1796)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8192> <ROM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sina_lookup_table_ad = getelementptr inbounds [8192 x double]* @sina_lookup_table, i64 0, i64 %sext_ln1797" [fft.cpp:1798]   --->   Operation 59 'getelementptr' 'sina_lookup_table_ad' <Predicate = (!icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%sina_lookup_table_lo = load double* %sina_lookup_table_ad, align 8" [fft.cpp:1798]   --->   Operation 60 'load' 'sina_lookup_table_lo' <Predicate = (!icmp_ln1796)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8192> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %step_0, i32 31)" [fft.cpp:1825]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = (icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%sub_ln1825 = sub i32 0, %step_0" [fft.cpp:1825]   --->   Operation 62 'sub' 'sub_ln1825' <Predicate = (icmp_ln1796)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln1825_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln1825, i32 1, i32 31)" [fft.cpp:1825]   --->   Operation 63 'partselect' 'lshr_ln1825_1' <Predicate = (icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1825 = zext i31 %lshr_ln1825_1 to i32" [fft.cpp:1825]   --->   Operation 64 'zext' 'zext_ln1825' <Predicate = (icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.52ns)   --->   "%sub_ln1825_1 = sub i32 0, %zext_ln1825" [fft.cpp:1825]   --->   Operation 65 'sub' 'sub_ln1825_1' <Predicate = (icmp_ln1796)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln1825_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %step_0, i32 1, i32 31)" [fft.cpp:1825]   --->   Operation 66 'partselect' 'lshr_ln1825_2' <Predicate = (icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1825_1 = zext i31 %lshr_ln1825_2 to i32" [fft.cpp:1825]   --->   Operation 67 'zext' 'zext_ln1825_1' <Predicate = (icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.69ns)   --->   "%step = select i1 %tmp_10, i32 %sub_ln1825_1, i32 %zext_ln1825_1" [fft.cpp:1825]   --->   Operation 68 'select' 'step' <Predicate = (icmp_ln1796)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_8)" [fft.cpp:1826]   --->   Operation 69 'specregionend' 'empty_11' <Predicate = (icmp_ln1796)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.73ns)   --->   "%stage = add i4 %stage_0, 1" [fft.cpp:1786]   --->   Operation 70 'add' 'stage' <Predicate = (icmp_ln1796)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [fft.cpp:1786]   --->   Operation 71 'br' <Predicate = (icmp_ln1796)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.45>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%cosa_lookup_table_lo = load double* %cosa_lookup_table_ad, align 8" [fft.cpp:1797]   --->   Operation 72 'load' 'cosa_lookup_table_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8192> <ROM>
ST_5 : Operation 73 [2/2] (5.20ns)   --->   "%c = fptrunc double %cosa_lookup_table_lo to float" [fft.cpp:1797]   --->   Operation 73 'fptrunc' 'c' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%sina_lookup_table_lo = load double* %sina_lookup_table_ad, align 8" [fft.cpp:1798]   --->   Operation 74 'load' 'sina_lookup_table_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8192> <ROM>
ST_5 : Operation 75 [2/2] (5.20ns)   --->   "%s = fptrunc double %sina_lookup_table_lo to float" [fft.cpp:1798]   --->   Operation 75 'fptrunc' 's' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.20>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [fft.cpp:1796]   --->   Operation 76 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [fft.cpp:1796]   --->   Operation 77 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/2] (5.20ns)   --->   "%c = fptrunc double %cosa_lookup_table_lo to float" [fft.cpp:1797]   --->   Operation 78 'fptrunc' 'c' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 79 [1/2] (5.20ns)   --->   "%s = fptrunc double %sina_lookup_table_lo to float" [fft.cpp:1798]   --->   Operation 79 'fptrunc' 's' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.76ns)   --->   "br label %3" [fft.cpp:1813]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i_cast, %butterfly_loop_begin ], [ %i_1, %dft_loop ]"   --->   Operation 81 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_11 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %i_0, i32 14, i32 31)" [fft.cpp:1813]   --->   Operation 82 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.43ns)   --->   "%icmp_ln1813 = icmp slt i18 %tmp_11, 1" [fft.cpp:1813]   --->   Operation 83 'icmp' 'icmp_ln1813' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1813, label %dft_loop, label %butterfly_loop_end" [fft.cpp:1813]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.55ns)   --->   "%i_lower = add nsw i32 %i_0, %numBF" [fft.cpp:1815]   --->   Operation 85 'add' 'i_lower' <Predicate = (icmp_ln1813)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1816 = sext i32 %i_lower to i64" [fft.cpp:1816]   --->   Operation 86 'sext' 'sext_ln1816' <Predicate = (icmp_ln1813)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [16384 x float]* %X_R, i64 0, i64 %sext_ln1816" [fft.cpp:1816]   --->   Operation 87 'getelementptr' 'X_R_addr' <Predicate = (icmp_ln1813)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [fft.cpp:1816]   --->   Operation 88 'load' 'X_R_load' <Predicate = (icmp_ln1813)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [16384 x float]* %X_I, i64 0, i64 %sext_ln1816" [fft.cpp:1816]   --->   Operation 89 'getelementptr' 'X_I_addr' <Predicate = (icmp_ln1813)> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [fft.cpp:1816]   --->   Operation 90 'load' 'X_I_load' <Predicate = (icmp_ln1813)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1818 = sext i32 %i_0 to i64" [fft.cpp:1818]   --->   Operation 91 'sext' 'sext_ln1818' <Predicate = (icmp_ln1813)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr [16384 x float]* %X_R, i64 0, i64 %sext_ln1818" [fft.cpp:1818]   --->   Operation 92 'getelementptr' 'X_R_addr_1' <Predicate = (icmp_ln1813)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr [16384 x float]* %X_I, i64 0, i64 %sext_ln1818" [fft.cpp:1819]   --->   Operation 93 'getelementptr' 'X_I_addr_1' <Predicate = (icmp_ln1813)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 %zext_ln1788, %i_0" [fft.cpp:1813]   --->   Operation 94 'add' 'i_1' <Predicate = (icmp_ln1813)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (2.55ns)   --->   "%k = add nsw i32 %step_0, %k_0" [fft.cpp:1823]   --->   Operation 95 'add' 'k' <Predicate = (!icmp_ln1813)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_9)" [fft.cpp:1824]   --->   Operation 96 'specregionend' 'empty_10' <Predicate = (!icmp_ln1813)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [fft.cpp:1796]   --->   Operation 97 'br' <Predicate = (!icmp_ln1813)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [fft.cpp:1816]   --->   Operation 98 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 99 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [fft.cpp:1816]   --->   Operation 99 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 100 [4/4] (5.70ns)   --->   "%tmp = fmul float %X_R_load, %c" [fft.cpp:1816]   --->   Operation 100 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, %s" [fft.cpp:1816]   --->   Operation 101 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %X_I_load, %c" [fft.cpp:1817]   --->   Operation 102 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, %s" [fft.cpp:1817]   --->   Operation 103 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 104 [3/4] (5.70ns)   --->   "%tmp = fmul float %X_R_load, %c" [fft.cpp:1816]   --->   Operation 104 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, %s" [fft.cpp:1816]   --->   Operation 105 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %X_I_load, %c" [fft.cpp:1817]   --->   Operation 106 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, %s" [fft.cpp:1817]   --->   Operation 107 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 108 [2/4] (5.70ns)   --->   "%tmp = fmul float %X_R_load, %c" [fft.cpp:1816]   --->   Operation 108 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, %s" [fft.cpp:1816]   --->   Operation 109 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %X_I_load, %c" [fft.cpp:1817]   --->   Operation 110 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, %s" [fft.cpp:1817]   --->   Operation 111 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 112 [1/4] (5.70ns)   --->   "%tmp = fmul float %X_R_load, %c" [fft.cpp:1816]   --->   Operation 112 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, %s" [fft.cpp:1816]   --->   Operation 113 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %X_I_load, %c" [fft.cpp:1817]   --->   Operation 114 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, %s" [fft.cpp:1817]   --->   Operation 115 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 116 [5/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [fft.cpp:1816]   --->   Operation 116 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [5/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [fft.cpp:1817]   --->   Operation 117 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 118 [4/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [fft.cpp:1816]   --->   Operation 118 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [4/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [fft.cpp:1817]   --->   Operation 119 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 120 [3/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [fft.cpp:1816]   --->   Operation 120 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [3/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [fft.cpp:1817]   --->   Operation 121 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 122 [2/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [fft.cpp:1816]   --->   Operation 122 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [2/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [fft.cpp:1817]   --->   Operation 123 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [2/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [fft.cpp:1818]   --->   Operation 124 'load' 'X_R_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_16 : Operation 125 [2/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [fft.cpp:1819]   --->   Operation 125 'load' 'X_I_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 126 [1/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [fft.cpp:1816]   --->   Operation 126 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [1/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [fft.cpp:1817]   --->   Operation 127 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [fft.cpp:1818]   --->   Operation 128 'load' 'X_R_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_17 : Operation 129 [1/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [fft.cpp:1819]   --->   Operation 129 'load' 'X_I_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 130 [5/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [fft.cpp:1818]   --->   Operation 130 'fsub' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [5/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [fft.cpp:1819]   --->   Operation 131 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 132 [4/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [fft.cpp:1818]   --->   Operation 132 'fsub' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [4/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [fft.cpp:1819]   --->   Operation 133 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 134 [3/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [fft.cpp:1818]   --->   Operation 134 'fsub' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 135 [3/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [fft.cpp:1819]   --->   Operation 135 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 136 [2/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [fft.cpp:1818]   --->   Operation 136 'fsub' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [2/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [fft.cpp:1819]   --->   Operation 137 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 138 [1/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [fft.cpp:1818]   --->   Operation 138 'fsub' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [1/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [fft.cpp:1819]   --->   Operation 139 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 140 [1/1] (3.25ns)   --->   "store float %tmp_4, float* %X_R_addr, align 4" [fft.cpp:1818]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_23 : Operation 141 [1/1] (3.25ns)   --->   "store float %tmp_5, float* %X_I_addr, align 4" [fft.cpp:1819]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 142 [2/2] (3.25ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [fft.cpp:1820]   --->   Operation 142 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_24 : Operation 143 [2/2] (3.25ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [fft.cpp:1821]   --->   Operation 143 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 144 [1/2] (3.25ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [fft.cpp:1820]   --->   Operation 144 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_25 : Operation 145 [1/2] (3.25ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [fft.cpp:1821]   --->   Operation 145 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 146 [5/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_2, %temp_R" [fft.cpp:1820]   --->   Operation 146 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 147 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_2, %temp_I" [fft.cpp:1821]   --->   Operation 147 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 148 [4/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_2, %temp_R" [fft.cpp:1820]   --->   Operation 148 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 149 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_2, %temp_I" [fft.cpp:1821]   --->   Operation 149 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 150 [3/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_2, %temp_R" [fft.cpp:1820]   --->   Operation 150 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 151 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_2, %temp_I" [fft.cpp:1821]   --->   Operation 151 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 152 [2/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_2, %temp_R" [fft.cpp:1820]   --->   Operation 152 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 153 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_2, %temp_I" [fft.cpp:1821]   --->   Operation 153 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 154 [1/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_2, %temp_R" [fft.cpp:1820]   --->   Operation 154 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 155 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_2, %temp_I" [fft.cpp:1821]   --->   Operation 155 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [fft.cpp:1813]   --->   Operation 156 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [fft.cpp:1813]   --->   Operation 157 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1171, i32 585, [1 x i8]* @p_str5) nounwind" [fft.cpp:1814]   --->   Operation 158 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 159 [1/1] (3.25ns)   --->   "store float %tmp_6, float* %X_R_addr_1, align 4" [fft.cpp:1820]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_31 : Operation 160 [1/1] (3.25ns)   --->   "store float %tmp_7, float* %X_I_addr_1, align 4" [fft.cpp:1821]   --->   Operation 160 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_s)" [fft.cpp:1822]   --->   Operation 161 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "br label %3" [fft.cpp:1813]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ cosa_lookup_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sina_lookup_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln1780              (call             ) [ 00000000000000000000000000000000]
br_ln1786                (br               ) [ 00111111111111111111111111111111]
step_0                   (phi              ) [ 00011111111111111111111111111111]
stage_0                  (phi              ) [ 00011111111111111111111111111111]
zext_ln1786              (zext             ) [ 00000000000000000000000000000000]
icmp_ln1786              (icmp             ) [ 00011111111111111111111111111111]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000000000000]
br_ln1786                (br               ) [ 00000000000000000000000000000000]
specloopname_ln1786      (specloopname     ) [ 00000000000000000000000000000000]
tmp_8                    (specregionbegin  ) [ 00001111111111111111111111111111]
DFTpts                   (shl              ) [ 00000000000000000000000000000000]
zext_ln1788              (zext             ) [ 00001111111111111111111111111111]
trunc_ln                 (partselect       ) [ 00001111111111111111111111111111]
numBF                    (zext             ) [ 00001111111111111111111111111111]
br_ln1796                (br               ) [ 00011111111111111111111111111111]
ret_ln1827               (ret              ) [ 00000000000000000000000000000000]
i                        (phi              ) [ 00001000000000000000000000000000]
k_0                      (phi              ) [ 00001111111111111111111111111111]
i_cast                   (zext             ) [ 00000111111111111111111111111111]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000000000000]
icmp_ln1796              (icmp             ) [ 00011111111111111111111111111111]
j                        (add              ) [ 00011111111111111111111111111111]
br_ln1796                (br               ) [ 00000000000000000000000000000000]
sext_ln1797              (sext             ) [ 00000000000000000000000000000000]
cosa_lookup_table_ad     (getelementptr    ) [ 00000100000000000000000000000000]
sina_lookup_table_ad     (getelementptr    ) [ 00000100000000000000000000000000]
tmp_10                   (bitselect        ) [ 00000000000000000000000000000000]
sub_ln1825               (sub              ) [ 00000000000000000000000000000000]
lshr_ln1825_1            (partselect       ) [ 00000000000000000000000000000000]
zext_ln1825              (zext             ) [ 00000000000000000000000000000000]
sub_ln1825_1             (sub              ) [ 00000000000000000000000000000000]
lshr_ln1825_2            (partselect       ) [ 00000000000000000000000000000000]
zext_ln1825_1            (zext             ) [ 00000000000000000000000000000000]
step                     (select           ) [ 00111111111111111111111111111111]
empty_11                 (specregionend    ) [ 00000000000000000000000000000000]
stage                    (add              ) [ 00111111111111111111111111111111]
br_ln1786                (br               ) [ 00111111111111111111111111111111]
cosa_lookup_table_lo     (load             ) [ 00000010000000000000000000000000]
sina_lookup_table_lo     (load             ) [ 00000010000000000000000000000000]
specloopname_ln1796      (specloopname     ) [ 00000000000000000000000000000000]
tmp_9                    (specregionbegin  ) [ 00000001111111111111111111111111]
c                        (fptrunc          ) [ 00000001111111111111111111111111]
s                        (fptrunc          ) [ 00000001111111111111111111111111]
br_ln1813                (br               ) [ 00011111111111111111111111111111]
i_0                      (phi              ) [ 00000001000000000000000000000000]
tmp_11                   (partselect       ) [ 00000000000000000000000000000000]
icmp_ln1813              (icmp             ) [ 00011111111111111111111111111111]
br_ln1813                (br               ) [ 00000000000000000000000000000000]
i_lower                  (add              ) [ 00000000000000000000000000000000]
sext_ln1816              (sext             ) [ 00000000000000000000000000000000]
X_R_addr                 (getelementptr    ) [ 00000000111111111111111100000000]
X_I_addr                 (getelementptr    ) [ 00000000111111111111111100000000]
sext_ln1818              (sext             ) [ 00000000000000000000000000000000]
X_R_addr_1               (getelementptr    ) [ 00000000111111111111111111111111]
X_I_addr_1               (getelementptr    ) [ 00000000111111111111111111111111]
i_1                      (add              ) [ 00011111111111111111111111111111]
k                        (add              ) [ 00011111111111111111111111111111]
empty_10                 (specregionend    ) [ 00000000000000000000000000000000]
br_ln1796                (br               ) [ 00011111111111111111111111111111]
X_R_load                 (load             ) [ 00000000011110000000000000000000]
X_I_load                 (load             ) [ 00000000011110000000000000000000]
tmp                      (fmul             ) [ 00000000000001111100000000000000]
tmp_1                    (fmul             ) [ 00000000000001111100000000000000]
tmp_2                    (fmul             ) [ 00000000000001111100000000000000]
tmp_3                    (fmul             ) [ 00000000000001111100000000000000]
temp_R                   (fsub             ) [ 00000000000000000011111111111110]
temp_I                   (fadd             ) [ 00000000000000000011111111111110]
X_R_load_1               (load             ) [ 00000000000000000011111000000000]
X_I_load_1               (load             ) [ 00000000000000000011111000000000]
tmp_4                    (fsub             ) [ 00000000000000000000000100000000]
tmp_5                    (fsub             ) [ 00000000000000000000000100000000]
store_ln1818             (store            ) [ 00000000000000000000000000000000]
store_ln1819             (store            ) [ 00000000000000000000000000000000]
X_R_load_2               (load             ) [ 00000000000000000000000000111110]
X_I_load_2               (load             ) [ 00000000000000000000000000111110]
tmp_6                    (fadd             ) [ 00000000000000000000000000000001]
tmp_7                    (fadd             ) [ 00000000000000000000000000000001]
specloopname_ln1813      (specloopname     ) [ 00000000000000000000000000000000]
tmp_s                    (specregionbegin  ) [ 00000000000000000000000000000000]
speclooptripcount_ln1814 (speclooptripcount) [ 00000000000000000000000000000000]
store_ln1820             (store            ) [ 00000000000000000000000000000000]
store_ln1821             (store            ) [ 00000000000000000000000000000000]
empty                    (specregionend    ) [ 00000000000000000000000000000000]
br_ln1813                (br               ) [ 00011111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cosa_lookup_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosa_lookup_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sina_lookup_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sina_lookup_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="cosa_lookup_table_ad_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosa_lookup_table_ad/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="13" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cosa_lookup_table_lo/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sina_lookup_table_ad_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sina_lookup_table_ad/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="13" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sina_lookup_table_lo/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="X_R_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_load/7 X_R_load_1/16 store_ln1818/23 X_R_load_2/24 store_ln1820/31 "/>
</bind>
</comp>

<comp id="107" class="1004" name="X_I_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_load/7 X_I_load_1/16 store_ln1819/23 X_I_load_2/24 store_ln1821/31 "/>
</bind>
</comp>

<comp id="120" class="1004" name="X_R_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="X_I_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/7 "/>
</bind>
</comp>

<comp id="134" class="1005" name="step_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="step_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="step_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="step_0/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="stage_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="stage_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="4" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stage_0/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="1"/>
<pin id="160" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="14" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="k_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="k_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="3"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_bit_reverse_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1780/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_R/13 tmp_4/18 tmp_6/26 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_I/13 tmp_5/18 tmp_7/26 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="3"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="3"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="3"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="3"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="s/5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load X_R_load_1 X_R_load_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load X_I_load_1 X_I_load_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R tmp_6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I tmp_7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln1786_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1786/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln1786_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1786/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="DFTpts_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln1788_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1788/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="0" index="1" bw="15" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="5" slack="0"/>
<pin id="281" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="numBF_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numBF/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln1796_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="0"/>
<pin id="296" dir="0" index="1" bw="14" slack="1"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1796/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="j_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln1797_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1797/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_10_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sub_ln1825_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1825/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="lshr_ln1825_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="0" index="3" bw="6" slack="0"/>
<pin id="330" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1825_1/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln1825_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1825/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln1825_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="31" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1825_1/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="lshr_ln1825_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1825_2/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln1825_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="31" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1825_1/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="step_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="step/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="stage_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stage/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_11_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="18" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln1813_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="18" slack="0"/>
<pin id="385" dir="0" index="1" bw="18" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1813/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_lower_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="14" slack="4"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1816_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1816/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln1818_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1818/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="i_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="4"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="k_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="4"/>
<pin id="413" dir="0" index="1" bw="32" slack="3"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="420" class="1005" name="zext_ln1788_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="4"/>
<pin id="422" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1788 "/>
</bind>
</comp>

<comp id="425" class="1005" name="trunc_ln_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="1"/>
<pin id="427" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="430" class="1005" name="numBF_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="4"/>
<pin id="432" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="numBF "/>
</bind>
</comp>

<comp id="435" class="1005" name="i_cast_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="3"/>
<pin id="437" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="443" class="1005" name="j_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="14" slack="0"/>
<pin id="445" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="448" class="1005" name="cosa_lookup_table_ad_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="13" slack="1"/>
<pin id="450" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cosa_lookup_table_ad "/>
</bind>
</comp>

<comp id="453" class="1005" name="sina_lookup_table_ad_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="13" slack="1"/>
<pin id="455" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sina_lookup_table_ad "/>
</bind>
</comp>

<comp id="458" class="1005" name="step_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="463" class="1005" name="stage_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage "/>
</bind>
</comp>

<comp id="468" class="1005" name="cosa_lookup_table_lo_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cosa_lookup_table_lo "/>
</bind>
</comp>

<comp id="473" class="1005" name="sina_lookup_table_lo_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="1"/>
<pin id="475" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sina_lookup_table_lo "/>
</bind>
</comp>

<comp id="478" class="1005" name="c_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="3"/>
<pin id="480" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="484" class="1005" name="s_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="3"/>
<pin id="486" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="493" class="1005" name="X_R_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="14" slack="1"/>
<pin id="495" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="X_I_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="1"/>
<pin id="500" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="X_R_addr_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="14" slack="9"/>
<pin id="505" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="X_I_addr_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="14" slack="9"/>
<pin id="510" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="i_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="k_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_4_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_5_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="225"><net_src comp="75" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="88" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="101" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="240"><net_src comp="114" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="247"><net_src comp="198" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="253"><net_src comp="202" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="259"><net_src comp="150" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="150" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="256" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="266" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="162" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="162" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="162" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="173" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="134" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="134" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="338"><net_src comp="325" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="134" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="345" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="311" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="339" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="146" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="12" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="184" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="32" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="387"><net_src comp="373" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="184" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="403"><net_src comp="184" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="410"><net_src comp="184" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="134" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="169" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="272" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="428"><net_src comp="276" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="433"><net_src comp="286" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="438"><net_src comp="290" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="446"><net_src comp="299" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="451"><net_src comp="68" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="456"><net_src comp="81" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="461"><net_src comp="359" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="466"><net_src comp="367" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="471"><net_src comp="75" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="476"><net_src comp="88" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="481"><net_src comp="222" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="487"><net_src comp="226" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="496"><net_src comp="94" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="501"><net_src comp="107" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="506"><net_src comp="120" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="511"><net_src comp="127" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="516"><net_src comp="406" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="521"><net_src comp="411" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="526"><net_src comp="206" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="531"><net_src comp="210" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="536"><net_src comp="214" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="541"><net_src comp="218" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="546"><net_src comp="198" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="551"><net_src comp="202" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {1 2 23 31 }
	Port: X_I | {1 2 23 31 }
	Port: cosa_lookup_table | {}
	Port: sina_lookup_table | {}
 - Input state : 
	Port: fft : X_R | {1 2 7 8 16 17 24 25 }
	Port: fft : X_I | {1 2 7 8 16 17 24 25 }
	Port: fft : cosa_lookup_table | {4 5 }
	Port: fft : sina_lookup_table | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
		zext_ln1786 : 1
		icmp_ln1786 : 1
		br_ln1786 : 2
		DFTpts : 2
		zext_ln1788 : 3
		trunc_ln : 3
		numBF : 4
	State 4
		i_cast : 1
		icmp_ln1796 : 1
		j : 1
		br_ln1796 : 2
		sext_ln1797 : 1
		cosa_lookup_table_ad : 2
		cosa_lookup_table_lo : 3
		sina_lookup_table_ad : 2
		sina_lookup_table_lo : 3
		lshr_ln1825_1 : 1
		zext_ln1825 : 2
		sub_ln1825_1 : 3
		zext_ln1825_1 : 1
		step : 4
	State 5
		c : 1
		s : 1
	State 6
	State 7
		tmp_11 : 1
		icmp_ln1813 : 2
		br_ln1813 : 3
		i_lower : 1
		sext_ln1816 : 2
		X_R_addr : 3
		X_R_load : 4
		X_I_addr : 3
		X_I_load : 4
		sext_ln1818 : 1
		X_R_addr_1 : 2
		X_I_addr_1 : 2
		i_1 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |       grp_fu_206       |    3    |    0    |   143   |   321   |
|   fmul   |       grp_fu_210       |    3    |    0    |   143   |   321   |
|          |       grp_fu_214       |    3    |    0    |   143   |   321   |
|          |       grp_fu_218       |    3    |    0    |   143   |   321   |
|----------|------------------------|---------|---------|---------|---------|
|   fadd   |       grp_fu_198       |    2    |    0    |   205   |   390   |
|          |       grp_fu_202       |    2    |    0    |   205   |   390   |
|----------|------------------------|---------|---------|---------|---------|
|  fptrunc |       grp_fu_222       |    0    |    0    |   128   |   277   |
|          |       grp_fu_226       |    0    |    0    |   128   |   277   |
|----------|------------------------|---------|---------|---------|---------|
|   call   | grp_bit_reverse_fu_190 |    0    |   5.49  |   233   |   125   |
|----------|------------------------|---------|---------|---------|---------|
|          |        j_fu_299        |    0    |    0    |    0    |    19   |
|          |      stage_fu_367      |    0    |    0    |    0    |    13   |
|    add   |     i_lower_fu_389     |    0    |    0    |    0    |    39   |
|          |       i_1_fu_406       |    0    |    0    |    0    |    39   |
|          |        k_fu_411        |    0    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|---------|
|    sub   |    sub_ln1825_fu_319   |    0    |    0    |    0    |    39   |
|          |   sub_ln1825_1_fu_339  |    0    |    0    |    0    |    38   |
|----------|------------------------|---------|---------|---------|---------|
|          |   icmp_ln1786_fu_260   |    0    |    0    |    0    |    9    |
|   icmp   |   icmp_ln1796_fu_294   |    0    |    0    |    0    |    13   |
|          |   icmp_ln1813_fu_383   |    0    |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|---------|
|  select  |       step_fu_359      |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|    shl   |      DFTpts_fu_266     |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |   zext_ln1786_fu_256   |    0    |    0    |    0    |    0    |
|          |   zext_ln1788_fu_272   |    0    |    0    |    0    |    0    |
|   zext   |      numBF_fu_286      |    0    |    0    |    0    |    0    |
|          |      i_cast_fu_290     |    0    |    0    |    0    |    0    |
|          |   zext_ln1825_fu_335   |    0    |    0    |    0    |    0    |
|          |  zext_ln1825_1_fu_355  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |     trunc_ln_fu_276    |    0    |    0    |    0    |    0    |
|partselect|  lshr_ln1825_1_fu_325  |    0    |    0    |    0    |    0    |
|          |  lshr_ln1825_2_fu_345  |    0    |    0    |    0    |    0    |
|          |      tmp_11_fu_373     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |   sext_ln1797_fu_305   |    0    |    0    |    0    |    0    |
|   sext   |   sext_ln1816_fu_394   |    0    |    0    |    0    |    0    |
|          |   sext_ln1818_fu_400   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
| bitselect|      tmp_10_fu_311     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    16   |   5.49  |   1471  |   3052  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     X_I_addr_1_reg_508     |   14   |
|      X_I_addr_reg_498      |   14   |
|     X_R_addr_1_reg_503     |   14   |
|      X_R_addr_reg_493      |   14   |
|          c_reg_478         |   32   |
|cosa_lookup_table_ad_reg_448|   13   |
|cosa_lookup_table_lo_reg_468|   64   |
|         i_0_reg_181        |   32   |
|         i_1_reg_513        |   32   |
|       i_cast_reg_435       |   32   |
|          i_reg_158         |   14   |
|          j_reg_443         |   14   |
|         k_0_reg_169        |   32   |
|          k_reg_518         |   32   |
|        numBF_reg_430       |   32   |
|           reg_230          |   32   |
|           reg_237          |   32   |
|           reg_244          |   32   |
|           reg_250          |   32   |
|          s_reg_484         |   32   |
|sina_lookup_table_ad_reg_453|   13   |
|sina_lookup_table_lo_reg_473|   64   |
|       stage_0_reg_146      |    4   |
|        stage_reg_463       |    4   |
|       step_0_reg_134       |   32   |
|        step_reg_458        |   32   |
|        tmp_1_reg_528       |   32   |
|        tmp_2_reg_533       |   32   |
|        tmp_3_reg_538       |   32   |
|        tmp_4_reg_543       |   32   |
|        tmp_5_reg_548       |   32   |
|         tmp_reg_523        |   32   |
|      trunc_ln_reg_425      |   14   |
|     zext_ln1788_reg_420    |   32   |
+----------------------------+--------+
|            Total           |   932  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |  13  |   26   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_101 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_101 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_114 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_114 |  p1  |   2  |  32  |   64   ||    9    |
|   step_0_reg_134  |  p0  |   2  |  32  |   64   ||    9    |
|  stage_0_reg_146  |  p0  |   2  |   4  |    8   ||    9    |
|    k_0_reg_169    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_198    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_198    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_202    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_202    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_222    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_226    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   912  || 26.6265 ||   147   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    5   |  1471  |  3052  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   147  |
|  Register |    -   |    -   |   932  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   32   |  2403  |  3199  |
+-----------+--------+--------+--------+--------+
