;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	DAT #412, #210
	MOV 7, <20
	MOV 7, <20
	SUB #12, @25
	SUB #12, @25
	SUB #12, @25
	DAT #412, #210
	DAT #412, #210
	SUB <0, @2
	DAT #412, #210
	SUB <0, @2
	SUB @121, 106
	SUB #2, @7
	SUB @121, 106
	SUB @121, 106
	MOV 412, 210
	SUB #40, @200
	CMP @121, 103
	JMP -1, @-20
	SUB #2, @-7
	SUB #40, @200
	SLT -907, <-120
	SLT @81, @71
	SLT @81, @71
	SUB <0, @2
	SPL 300, 90
	ADD #-12, @10
	CMP -207, <-120
	DJN -1, @-20
	SUB 10, @10
	CMP @0, @2
	ADD 270, 60
	ADD 270, 60
	SLT 10, 30
	ADD #-12, @10
	MOV -7, <-20
	ADD 210, 30
	SPL 0, <-2
	ADD 210, 30
	ADD #270, <1
	SPL 0, <-2
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-2
	ADD 210, 60
