// This is an ABRO FSM. 
// It outputs 1 when 1 is received for signals a and b irrespetive of their order, either simultaneously or non-simultaneously.
module abro( 
input clk,
input reset,
input  a,
input  b,
output z );
parameter IDLE = 0,
SA = 1,
SB = 2,
SAB = 3;
reg [1:0] cur_state,next_state;

    always_comb begin
        case (cur_state)
        IDLE: next_state = a ? SA : SB;
        SA: next_state = b ? SAB : SA;
        SB: next_state = b ? SAB : SB;
        SAB: next_state = a ? SA : SB;
        endcase
    end

    always @(posedge clk) begin
        if (reset) cur_state <= IDLE;
        else cur_state <= next_state;
    end

    assign z = (cur_state == SAB);

endmodule
