Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 86dbc2fa7b9a4700b58d50b1f7a1269a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CORDIC_tb_behav xil_defaultlib.CORDIC_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.CORDIC [cordic_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic_tb
Built simulation snapshot CORDIC_tb_behav
