
MultiADCs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e68  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  08009f78  08009f78  00019f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4e8  0800a4e8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800a4e8  0800a4e8  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a4e8  0800a4e8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4e8  0800a4e8  0001a4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4ec  0800a4ec  0001a4ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a4f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002414  200001e8  0800a6d4  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200025fc  0800a6d4  000225fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7c1  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d95  00000000  00000000  0002d9ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  00030768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca8  00000000  00000000  00031540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a100  00000000  00000000  000321e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000127ed  00000000  00000000  0004c2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bdf6  00000000  00000000  0005ead5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ea8cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ccc  00000000  00000000  000ea91c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009f60 	.word	0x08009f60

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08009f60 	.word	0x08009f60

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010da:	463b      	mov	r3, r7
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010e4:	4b2e      	ldr	r3, [pc, #184]	; (80011a0 <MX_ADC1_Init+0xd0>)
 80010e6:	4a2f      	ldr	r2, [pc, #188]	; (80011a4 <MX_ADC1_Init+0xd4>)
 80010e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80010ea:	4b2d      	ldr	r3, [pc, #180]	; (80011a0 <MX_ADC1_Init+0xd0>)
 80010ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010f2:	4b2b      	ldr	r3, [pc, #172]	; (80011a0 <MX_ADC1_Init+0xd0>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010f8:	4b29      	ldr	r3, [pc, #164]	; (80011a0 <MX_ADC1_Init+0xd0>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010fe:	4b28      	ldr	r3, [pc, #160]	; (80011a0 <MX_ADC1_Init+0xd0>)
 8001100:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001104:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001106:	4b26      	ldr	r3, [pc, #152]	; (80011a0 <MX_ADC1_Init+0xd0>)
 8001108:	2200      	movs	r2, #0
 800110a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 800110c:	4b24      	ldr	r3, [pc, #144]	; (80011a0 <MX_ADC1_Init+0xd0>)
 800110e:	2203      	movs	r2, #3
 8001110:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001112:	4823      	ldr	r0, [pc, #140]	; (80011a0 <MX_ADC1_Init+0xd0>)
 8001114:	f001 ff94 	bl	8003040 <HAL_ADC_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0x52>
  {
    Error_Handler();
 800111e:	f000 fd2e 	bl	8001b7e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8001122:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 8001126:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001128:	f107 030c 	add.w	r3, r7, #12
 800112c:	4619      	mov	r1, r3
 800112e:	481c      	ldr	r0, [pc, #112]	; (80011a0 <MX_ADC1_Init+0xd0>)
 8001130:	f002 fd48 	bl	8003bc4 <HAL_ADCEx_MultiModeConfigChannel>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800113a:	f000 fd20 	bl	8001b7e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800113e:	2300      	movs	r3, #0
 8001140:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001142:	2301      	movs	r3, #1
 8001144:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001146:	2307      	movs	r3, #7
 8001148:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800114a:	463b      	mov	r3, r7
 800114c:	4619      	mov	r1, r3
 800114e:	4814      	ldr	r0, [pc, #80]	; (80011a0 <MX_ADC1_Init+0xd0>)
 8001150:	f002 f9d2 	bl	80034f8 <HAL_ADC_ConfigChannel>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800115a:	f000 fd10 	bl	8001b7e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800115e:	2304      	movs	r3, #4
 8001160:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001162:	2302      	movs	r3, #2
 8001164:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001166:	463b      	mov	r3, r7
 8001168:	4619      	mov	r1, r3
 800116a:	480d      	ldr	r0, [pc, #52]	; (80011a0 <MX_ADC1_Init+0xd0>)
 800116c:	f002 f9c4 	bl	80034f8 <HAL_ADC_ConfigChannel>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001176:	f000 fd02 	bl	8001b7e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800117a:	230b      	movs	r3, #11
 800117c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800117e:	2303      	movs	r3, #3
 8001180:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001182:	463b      	mov	r3, r7
 8001184:	4619      	mov	r1, r3
 8001186:	4806      	ldr	r0, [pc, #24]	; (80011a0 <MX_ADC1_Init+0xd0>)
 8001188:	f002 f9b6 	bl	80034f8 <HAL_ADC_ConfigChannel>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001192:	f000 fcf4 	bl	8001b7e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000204 	.word	0x20000204
 80011a4:	40012400 	.word	0x40012400

080011a8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011b8:	4b27      	ldr	r3, [pc, #156]	; (8001258 <MX_ADC2_Init+0xb0>)
 80011ba:	4a28      	ldr	r2, [pc, #160]	; (800125c <MX_ADC2_Init+0xb4>)
 80011bc:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011be:	4b26      	ldr	r3, [pc, #152]	; (8001258 <MX_ADC2_Init+0xb0>)
 80011c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011c4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80011c6:	4b24      	ldr	r3, [pc, #144]	; (8001258 <MX_ADC2_Init+0xb0>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011cc:	4b22      	ldr	r3, [pc, #136]	; (8001258 <MX_ADC2_Init+0xb0>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d2:	4b21      	ldr	r3, [pc, #132]	; (8001258 <MX_ADC2_Init+0xb0>)
 80011d4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80011d8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011da:	4b1f      	ldr	r3, [pc, #124]	; (8001258 <MX_ADC2_Init+0xb0>)
 80011dc:	2200      	movs	r2, #0
 80011de:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 3;
 80011e0:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <MX_ADC2_Init+0xb0>)
 80011e2:	2203      	movs	r2, #3
 80011e4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011e6:	481c      	ldr	r0, [pc, #112]	; (8001258 <MX_ADC2_Init+0xb0>)
 80011e8:	f001 ff2a 	bl	8003040 <HAL_ADC_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_ADC2_Init+0x4e>
  {
    Error_Handler();
 80011f2:	f000 fcc4 	bl	8001b7e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011fa:	2301      	movs	r3, #1
 80011fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80011fe:	2307      	movs	r3, #7
 8001200:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	4619      	mov	r1, r3
 8001206:	4814      	ldr	r0, [pc, #80]	; (8001258 <MX_ADC2_Init+0xb0>)
 8001208:	f002 f976 	bl	80034f8 <HAL_ADC_ConfigChannel>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001212:	f000 fcb4 	bl	8001b7e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001216:	2308      	movs	r3, #8
 8001218:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800121a:	2302      	movs	r3, #2
 800121c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	4619      	mov	r1, r3
 8001222:	480d      	ldr	r0, [pc, #52]	; (8001258 <MX_ADC2_Init+0xb0>)
 8001224:	f002 f968 	bl	80034f8 <HAL_ADC_ConfigChannel>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800122e:	f000 fca6 	bl	8001b7e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001232:	230a      	movs	r3, #10
 8001234:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001236:	2303      	movs	r3, #3
 8001238:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	4619      	mov	r1, r3
 800123e:	4806      	ldr	r0, [pc, #24]	; (8001258 <MX_ADC2_Init+0xb0>)
 8001240:	f002 f95a 	bl	80034f8 <HAL_ADC_ConfigChannel>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_ADC2_Init+0xa6>
  {
    Error_Handler();
 800124a:	f000 fc98 	bl	8001b7e <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000234 	.word	0x20000234
 800125c:	40012800 	.word	0x40012800

08001260 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08e      	sub	sp, #56	; 0x38
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a65      	ldr	r2, [pc, #404]	; (8001410 <HAL_ADC_MspInit+0x1b0>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d168      	bne.n	8001352 <HAL_ADC_MspInit+0xf2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001280:	4b64      	ldr	r3, [pc, #400]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a63      	ldr	r2, [pc, #396]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 8001286:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b61      	ldr	r3, [pc, #388]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001294:	627b      	str	r3, [r7, #36]	; 0x24
 8001296:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001298:	4b5e      	ldr	r3, [pc, #376]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a5d      	ldr	r2, [pc, #372]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 800129e:	f043 0310 	orr.w	r3, r3, #16
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b5b      	ldr	r3, [pc, #364]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0310 	and.w	r3, r3, #16
 80012ac:	623b      	str	r3, [r7, #32]
 80012ae:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b58      	ldr	r3, [pc, #352]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a57      	ldr	r2, [pc, #348]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 80012b6:	f043 0304 	orr.w	r3, r3, #4
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b55      	ldr	r3, [pc, #340]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	61fb      	str	r3, [r7, #28]
 80012c6:	69fb      	ldr	r3, [r7, #28]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012c8:	2303      	movs	r3, #3
 80012ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012cc:	2303      	movs	r3, #3
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d4:	4619      	mov	r1, r3
 80012d6:	4850      	ldr	r0, [pc, #320]	; (8001418 <HAL_ADC_MspInit+0x1b8>)
 80012d8:	f003 f872 	bl	80043c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80012dc:	2311      	movs	r3, #17
 80012de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e0:	2303      	movs	r3, #3
 80012e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012e8:	4619      	mov	r1, r3
 80012ea:	484c      	ldr	r0, [pc, #304]	; (800141c <HAL_ADC_MspInit+0x1bc>)
 80012ec:	f003 f868 	bl	80043c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012f0:	4b4b      	ldr	r3, [pc, #300]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 80012f2:	4a4c      	ldr	r2, [pc, #304]	; (8001424 <HAL_ADC_MspInit+0x1c4>)
 80012f4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012f6:	4b4a      	ldr	r3, [pc, #296]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012fc:	4b48      	ldr	r3, [pc, #288]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001302:	4b47      	ldr	r3, [pc, #284]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 8001304:	2280      	movs	r2, #128	; 0x80
 8001306:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001308:	4b45      	ldr	r3, [pc, #276]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 800130a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800130e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001310:	4b43      	ldr	r3, [pc, #268]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 8001312:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001316:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001318:	4b41      	ldr	r3, [pc, #260]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 800131a:	2220      	movs	r2, #32
 800131c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800131e:	4b40      	ldr	r3, [pc, #256]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 8001320:	2200      	movs	r2, #0
 8001322:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001324:	483e      	ldr	r0, [pc, #248]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 8001326:	f002 fdad 	bl	8003e84 <HAL_DMA_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001330:	f000 fc25 	bl	8001b7e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	4a3a      	ldr	r2, [pc, #232]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 8001338:	621a      	str	r2, [r3, #32]
 800133a:	4a39      	ldr	r2, [pc, #228]	; (8001420 <HAL_ADC_MspInit+0x1c0>)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001340:	2200      	movs	r2, #0
 8001342:	2100      	movs	r1, #0
 8001344:	2012      	movs	r0, #18
 8001346:	f002 fd66 	bl	8003e16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800134a:	2012      	movs	r0, #18
 800134c:	f002 fd7f 	bl	8003e4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001350:	e05a      	b.n	8001408 <HAL_ADC_MspInit+0x1a8>
  else if(adcHandle->Instance==ADC2)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a34      	ldr	r2, [pc, #208]	; (8001428 <HAL_ADC_MspInit+0x1c8>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d155      	bne.n	8001408 <HAL_ADC_MspInit+0x1a8>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800135c:	4b2d      	ldr	r3, [pc, #180]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	4a2c      	ldr	r2, [pc, #176]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 8001362:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001366:	6193      	str	r3, [r2, #24]
 8001368:	4b2a      	ldr	r3, [pc, #168]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001370:	61bb      	str	r3, [r7, #24]
 8001372:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001374:	4b27      	ldr	r3, [pc, #156]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a26      	ldr	r2, [pc, #152]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 800137a:	f043 0310 	orr.w	r3, r3, #16
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b24      	ldr	r3, [pc, #144]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0310 	and.w	r3, r3, #16
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138c:	4b21      	ldr	r3, [pc, #132]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a20      	ldr	r2, [pc, #128]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 8001392:	f043 0304 	orr.w	r3, r3, #4
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a4:	4b1b      	ldr	r3, [pc, #108]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a1a      	ldr	r2, [pc, #104]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 80013aa:	f043 0308 	orr.w	r3, r3, #8
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b18      	ldr	r3, [pc, #96]	; (8001414 <HAL_ADC_MspInit+0x1b4>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0308 	and.w	r3, r3, #8
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013bc:	2303      	movs	r3, #3
 80013be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013c0:	2303      	movs	r3, #3
 80013c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c8:	4619      	mov	r1, r3
 80013ca:	4813      	ldr	r0, [pc, #76]	; (8001418 <HAL_ADC_MspInit+0x1b8>)
 80013cc:	f002 fff8 	bl	80043c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013d0:	2302      	movs	r3, #2
 80013d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013d4:	2303      	movs	r3, #3
 80013d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013dc:	4619      	mov	r1, r3
 80013de:	480f      	ldr	r0, [pc, #60]	; (800141c <HAL_ADC_MspInit+0x1bc>)
 80013e0:	f002 ffee 	bl	80043c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013e4:	2301      	movs	r3, #1
 80013e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013e8:	2303      	movs	r3, #3
 80013ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013f0:	4619      	mov	r1, r3
 80013f2:	480e      	ldr	r0, [pc, #56]	; (800142c <HAL_ADC_MspInit+0x1cc>)
 80013f4:	f002 ffe4 	bl	80043c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80013f8:	2200      	movs	r2, #0
 80013fa:	2100      	movs	r1, #0
 80013fc:	2012      	movs	r0, #18
 80013fe:	f002 fd0a 	bl	8003e16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001402:	2012      	movs	r0, #18
 8001404:	f002 fd23 	bl	8003e4e <HAL_NVIC_EnableIRQ>
}
 8001408:	bf00      	nop
 800140a:	3738      	adds	r7, #56	; 0x38
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40012400 	.word	0x40012400
 8001414:	40021000 	.word	0x40021000
 8001418:	40011000 	.word	0x40011000
 800141c:	40010800 	.word	0x40010800
 8001420:	20000264 	.word	0x20000264
 8001424:	40020008 	.word	0x40020008
 8001428:	40012800 	.word	0x40012800
 800142c:	40010c00 	.word	0x40010c00

08001430 <ADC_Start>:
  }
}

/* USER CODE BEGIN 1 */
void ADC_Start(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK);
 8001434:	bf00      	nop
 8001436:	480e      	ldr	r0, [pc, #56]	; (8001470 <ADC_Start+0x40>)
 8001438:	f002 fa58 	bl	80038ec <HAL_ADCEx_Calibration_Start>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1f9      	bne.n	8001436 <ADC_Start+0x6>
	while(HAL_ADCEx_Calibration_Start(&hadc2) != HAL_OK);
 8001442:	bf00      	nop
 8001444:	480b      	ldr	r0, [pc, #44]	; (8001474 <ADC_Start+0x44>)
 8001446:	f002 fa51 	bl	80038ec <HAL_ADCEx_Calibration_Start>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d1f9      	bne.n	8001444 <ADC_Start+0x14>
	HAL_Delay(10);
 8001450:	200a      	movs	r0, #10
 8001452:	f001 fdd1 	bl	8002ff8 <HAL_Delay>
	HAL_ADC_Start(&hadc2);
 8001456:	4807      	ldr	r0, [pc, #28]	; (8001474 <ADC_Start+0x44>)
 8001458:	f001 feca 	bl	80031f0 <HAL_ADC_Start>
	HAL_ADCEx_MultiModeStart_DMA(&hadc1, getADC_Buffer(), (uint32_t)2 * CHANNELS);
 800145c:	f001 f906 	bl	800266c <getADC_Buffer>
 8001460:	4603      	mov	r3, r0
 8001462:	2206      	movs	r2, #6
 8001464:	4619      	mov	r1, r3
 8001466:	4802      	ldr	r0, [pc, #8]	; (8001470 <ADC_Start+0x40>)
 8001468:	f002 faec 	bl	8003a44 <HAL_ADCEx_MultiModeStart_DMA>
}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000204 	.word	0x20000204
 8001474:	20000234 	.word	0x20000234

08001478 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
	if(hadc)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d005      	beq.n	8001492 <HAL_ADC_ConvHalfCpltCallback+0x1a>
	{
		takeData(getADC_Buffer());
 8001486:	f001 f8f1 	bl	800266c <getADC_Buffer>
 800148a:	4603      	mov	r3, r0
 800148c:	4618      	mov	r0, r3
 800148e:	f000 fca5 	bl	8001ddc <takeData>
	}
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
	if(hadc)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d005      	beq.n	80014b4 <HAL_ADC_ConvCpltCallback+0x1a>
	{
		takeData(gethalfOfADC_Buffer());
 80014a8:	f001 f8ea 	bl	8002680 <gethalfOfADC_Buffer>
 80014ac:	4603      	mov	r3, r0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f000 fc94 	bl	8001ddc <takeData>
	}
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014c2:	4b0c      	ldr	r3, [pc, #48]	; (80014f4 <MX_DMA_Init+0x38>)
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	4a0b      	ldr	r2, [pc, #44]	; (80014f4 <MX_DMA_Init+0x38>)
 80014c8:	f043 0301 	orr.w	r3, r3, #1
 80014cc:	6153      	str	r3, [r2, #20]
 80014ce:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <MX_DMA_Init+0x38>)
 80014d0:	695b      	ldr	r3, [r3, #20]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	2100      	movs	r1, #0
 80014de:	200b      	movs	r0, #11
 80014e0:	f002 fc99 	bl	8003e16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014e4:	200b      	movs	r0, #11
 80014e6:	f002 fcb2 	bl	8003e4e <HAL_NVIC_EnableIRQ>

}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40021000 	.word	0x40021000

080014f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0310 	add.w	r3, r7, #16
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800150c:	4b24      	ldr	r3, [pc, #144]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	4a23      	ldr	r2, [pc, #140]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001512:	f043 0310 	orr.w	r3, r3, #16
 8001516:	6193      	str	r3, [r2, #24]
 8001518:	4b21      	ldr	r3, [pc, #132]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f003 0310 	and.w	r3, r3, #16
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001524:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4a1d      	ldr	r2, [pc, #116]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800152a:	f043 0320 	orr.w	r3, r3, #32
 800152e:	6193      	str	r3, [r2, #24]
 8001530:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0320 	and.w	r3, r3, #32
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153c:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a17      	ldr	r2, [pc, #92]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001542:	f043 0304 	orr.w	r3, r3, #4
 8001546:	6193      	str	r3, [r2, #24]
 8001548:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	607b      	str	r3, [r7, #4]
 8001552:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001556:	699b      	ldr	r3, [r3, #24]
 8001558:	4a11      	ldr	r2, [pc, #68]	; (80015a0 <MX_GPIO_Init+0xa8>)
 800155a:	f043 0308 	orr.w	r3, r3, #8
 800155e:	6193      	str	r3, [r2, #24]
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <MX_GPIO_Init+0xa8>)
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	f003 0308 	and.w	r3, r3, #8
 8001568:	603b      	str	r3, [r7, #0]
 800156a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800156c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001570:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001572:	4b0c      	ldr	r3, [pc, #48]	; (80015a4 <MX_GPIO_Init+0xac>)
 8001574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800157a:	f107 0310 	add.w	r3, r7, #16
 800157e:	4619      	mov	r1, r3
 8001580:	4809      	ldr	r0, [pc, #36]	; (80015a8 <MX_GPIO_Init+0xb0>)
 8001582:	f002 ff1d 	bl	80043c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001586:	2200      	movs	r2, #0
 8001588:	2100      	movs	r1, #0
 800158a:	2028      	movs	r0, #40	; 0x28
 800158c:	f002 fc43 	bl	8003e16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001590:	2028      	movs	r0, #40	; 0x28
 8001592:	f002 fc5c 	bl	8003e4e <HAL_NVIC_EnableIRQ>

}
 8001596:	bf00      	nop
 8001598:	3720      	adds	r7, #32
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000
 80015a4:	10110000 	.word	0x10110000
 80015a8:	40011000 	.word	0x40011000

080015ac <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <MX_I2C1_Init+0x54>)
 80015b2:	4a14      	ldr	r2, [pc, #80]	; (8001604 <MX_I2C1_Init+0x58>)
 80015b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015b6:	4b12      	ldr	r3, [pc, #72]	; (8001600 <MX_I2C1_Init+0x54>)
 80015b8:	4a13      	ldr	r2, [pc, #76]	; (8001608 <MX_I2C1_Init+0x5c>)
 80015ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015bc:	4b10      	ldr	r3, [pc, #64]	; (8001600 <MX_I2C1_Init+0x54>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <MX_I2C1_Init+0x54>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015c8:	4b0d      	ldr	r3, [pc, #52]	; (8001600 <MX_I2C1_Init+0x54>)
 80015ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015d0:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <MX_I2C1_Init+0x54>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <MX_I2C1_Init+0x54>)
 80015d8:	2200      	movs	r2, #0
 80015da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <MX_I2C1_Init+0x54>)
 80015de:	2200      	movs	r2, #0
 80015e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015e2:	4b07      	ldr	r3, [pc, #28]	; (8001600 <MX_I2C1_Init+0x54>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015e8:	4805      	ldr	r0, [pc, #20]	; (8001600 <MX_I2C1_Init+0x54>)
 80015ea:	f003 f8a7 	bl	800473c <HAL_I2C_Init>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015f4:	f000 fac3 	bl	8001b7e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  PCF8574_update();
 80015f8:	f000 f8ca 	bl	8001790 <PCF8574_update>
  /* USER CODE END I2C1_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200002a8 	.word	0x200002a8
 8001604:	40005400 	.word	0x40005400
 8001608:	000186a0 	.word	0x000186a0

0800160c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	; 0x28
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a1d      	ldr	r2, [pc, #116]	; (800169c <HAL_I2C_MspInit+0x90>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d132      	bne.n	8001692 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162c:	4b1c      	ldr	r3, [pc, #112]	; (80016a0 <HAL_I2C_MspInit+0x94>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	4a1b      	ldr	r2, [pc, #108]	; (80016a0 <HAL_I2C_MspInit+0x94>)
 8001632:	f043 0308 	orr.w	r3, r3, #8
 8001636:	6193      	str	r3, [r2, #24]
 8001638:	4b19      	ldr	r3, [pc, #100]	; (80016a0 <HAL_I2C_MspInit+0x94>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	f003 0308 	and.w	r3, r3, #8
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001644:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800164a:	2312      	movs	r3, #18
 800164c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800164e:	2303      	movs	r3, #3
 8001650:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4619      	mov	r1, r3
 8001658:	4812      	ldr	r0, [pc, #72]	; (80016a4 <HAL_I2C_MspInit+0x98>)
 800165a:	f002 feb1 	bl	80043c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800165e:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <HAL_I2C_MspInit+0x9c>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
 8001664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001666:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800166a:	627b      	str	r3, [r7, #36]	; 0x24
 800166c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800166e:	f043 0302 	orr.w	r3, r3, #2
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
 8001674:	4a0c      	ldr	r2, [pc, #48]	; (80016a8 <HAL_I2C_MspInit+0x9c>)
 8001676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001678:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800167a:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <HAL_I2C_MspInit+0x94>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	4a08      	ldr	r2, [pc, #32]	; (80016a0 <HAL_I2C_MspInit+0x94>)
 8001680:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001684:	61d3      	str	r3, [r2, #28]
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <HAL_I2C_MspInit+0x94>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001692:	bf00      	nop
 8001694:	3728      	adds	r7, #40	; 0x28
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40005400 	.word	0x40005400
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40010c00 	.word	0x40010c00
 80016a8:	40010000 	.word	0x40010000

080016ac <PCF8574_turnOn>:
  }
}

/* USER CODE BEGIN 1 */
void PCF8574_turnOn(uint8_t pin)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
	PCF8574_check(pin);
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 f85b 	bl	8001774 <PCF8574_check>
	pinState &= (~(1 << pin));
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	2201      	movs	r2, #1
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	b25b      	sxtb	r3, r3
 80016c8:	43db      	mvns	r3, r3
 80016ca:	b25a      	sxtb	r2, r3
 80016cc:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <PCF8574_turnOn+0x3c>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	b25b      	sxtb	r3, r3
 80016d2:	4013      	ands	r3, r2
 80016d4:	b25b      	sxtb	r3, r3
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	4b03      	ldr	r3, [pc, #12]	; (80016e8 <PCF8574_turnOn+0x3c>)
 80016da:	701a      	strb	r2, [r3, #0]
	PCF8574_update();
 80016dc:	f000 f858 	bl	8001790 <PCF8574_update>
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000000 	.word	0x20000000

080016ec <PCF8574_turnOff>:

void PCF8574_turnOff(uint8_t pin)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	71fb      	strb	r3, [r7, #7]
	PCF8574_check(pin);
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 f83b 	bl	8001774 <PCF8574_check>
	pinState |= (1 << pin);
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	2201      	movs	r2, #1
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	b25a      	sxtb	r2, r3
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <PCF8574_turnOff+0x38>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b25b      	sxtb	r3, r3
 800170e:	4313      	orrs	r3, r2
 8001710:	b25b      	sxtb	r3, r3
 8001712:	b2da      	uxtb	r2, r3
 8001714:	4b03      	ldr	r3, [pc, #12]	; (8001724 <PCF8574_turnOff+0x38>)
 8001716:	701a      	strb	r2, [r3, #0]
	PCF8574_update();
 8001718:	f000 f83a 	bl	8001790 <PCF8574_update>
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000000 	.word	0x20000000

08001728 <PCF8574_turnOffPins>:

void PCF8574_turnOffPins(uint8_t pins)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
	pinState |= pins;
 8001732:	4b06      	ldr	r3, [pc, #24]	; (800174c <PCF8574_turnOffPins+0x24>)
 8001734:	781a      	ldrb	r2, [r3, #0]
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	4313      	orrs	r3, r2
 800173a:	b2da      	uxtb	r2, r3
 800173c:	4b03      	ldr	r3, [pc, #12]	; (800174c <PCF8574_turnOffPins+0x24>)
 800173e:	701a      	strb	r2, [r3, #0]
	PCF8574_update();
 8001740:	f000 f826 	bl	8001790 <PCF8574_update>
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000000 	.word	0x20000000

08001750 <PCF8574_setState>:

void PCF8574_setState(uint8_t pins)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]
	pinState = ~pins;
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	43db      	mvns	r3, r3
 800175e:	b2da      	uxtb	r2, r3
 8001760:	4b03      	ldr	r3, [pc, #12]	; (8001770 <PCF8574_setState+0x20>)
 8001762:	701a      	strb	r2, [r3, #0]
	PCF8574_update();
 8001764:	f000 f814 	bl	8001790 <PCF8574_update>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000000 	.word	0x20000000

08001774 <PCF8574_check>:
	PCF8574_update();
}


void PCF8574_check(uint8_t pin)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
	if(pin >= 8)
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	2b07      	cmp	r3, #7
 8001782:	d901      	bls.n	8001788 <PCF8574_check+0x14>
	{
		Error_Handler();
 8001784:	f000 f9fb 	bl	8001b7e <Error_Handler>
	}
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <PCF8574_update>:

void PCF8574_update()
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(&hi2c1,PCF8574_ADDRESS,(uint8_t*)&pinState,sizeof(pinState),HAL_MAX_DELAY);
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2301      	movs	r3, #1
 800179e:	4a04      	ldr	r2, [pc, #16]	; (80017b0 <PCF8574_update+0x20>)
 80017a0:	2170      	movs	r1, #112	; 0x70
 80017a2:	4804      	ldr	r0, [pc, #16]	; (80017b4 <PCF8574_update+0x24>)
 80017a4:	f003 f90e 	bl	80049c4 <HAL_I2C_Master_Transmit>
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000000 	.word	0x20000000
 80017b4:	200002a8 	.word	0x200002a8

080017b8 <PCF8574_getState>:

uint8_t PCF8574_getState()
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
	return ~pinState;
 80017bc:	4b03      	ldr	r3, [pc, #12]	; (80017cc <PCF8574_getState+0x14>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	43db      	mvns	r3, r3
 80017c2:	b2db      	uxtb	r3, r3
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr
 80017cc:	20000000 	.word	0x20000000

080017d0 <getState>:

//0 - auto, 1 - manual
uint8_t state = 0;

uint8_t getState()
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
	return state;
 80017d4:	4b02      	ldr	r3, [pc, #8]	; (80017e0 <getState+0x10>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	2000031c 	.word	0x2000031c

080017e4 <setState>:

void setState(uint8_t val)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	71fb      	strb	r3, [r7, #7]
	if(val == 0 || val == 1)
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d002      	beq.n	80017fa <setState+0x16>
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d102      	bne.n	8001800 <setState+0x1c>
		state = val;
 80017fa:	4a04      	ldr	r2, [pc, #16]	; (800180c <setState+0x28>)
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	7013      	strb	r3, [r2, #0]
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	2000031c 	.word	0x2000031c

08001810 <searchCompensators>:

void searchCompensators()
{
 8001810:	b5b0      	push	{r4, r5, r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af02      	add	r7, sp, #8
	printf("\nStarting searching compensators\n");
 8001816:	483f      	ldr	r0, [pc, #252]	; (8001914 <searchCompensators+0x104>)
 8001818:	f005 fdd6 	bl	80073c8 <puts>
	for(int i = 0; i < 8; i++) PCF8574_turnOff(i);
 800181c:	2300      	movs	r3, #0
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	e007      	b.n	8001832 <searchCompensators+0x22>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff ff60 	bl	80016ec <PCF8574_turnOff>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3301      	adds	r3, #1
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b07      	cmp	r3, #7
 8001836:	ddf4      	ble.n	8001822 <searchCompensators+0x12>

	for(int i = 0; i < 8; i++)
 8001838:	2300      	movs	r3, #0
 800183a:	603b      	str	r3, [r7, #0]
 800183c:	e061      	b.n	8001902 <searchCompensators+0xf2>
	{
		printf("%d: ",i);
 800183e:	6839      	ldr	r1, [r7, #0]
 8001840:	4835      	ldr	r0, [pc, #212]	; (8001918 <searchCompensators+0x108>)
 8001842:	f005 fd27 	bl	8007294 <iprintf>
		PCF8574_turnOn(i);
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff ff2e 	bl	80016ac <PCF8574_turnOn>
		HAL_Delay(500);
 8001850:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001854:	f001 fbd0 	bl	8002ff8 <HAL_Delay>
		if(getS(0) > 20.0f)
 8001858:	2000      	movs	r0, #0
 800185a:	f000 fff7 	bl	800284c <getS>
 800185e:	4603      	mov	r3, r0
 8001860:	492e      	ldr	r1, [pc, #184]	; (800191c <searchCompensators+0x10c>)
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fc2a 	bl	80010bc <__aeabi_fcmpgt>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d034      	beq.n	80018d8 <searchCompensators+0xc8>
		{
			compensators[i] = getQ(0);
 800186e:	2000      	movs	r0, #0
 8001870:	f001 f804 	bl	800287c <getQ>
 8001874:	4602      	mov	r2, r0
 8001876:	492a      	ldr	r1, [pc, #168]	; (8001920 <searchCompensators+0x110>)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(compensators[i] > 0) printf("inductive    ");
 800187e:	4a28      	ldr	r2, [pc, #160]	; (8001920 <searchCompensators+0x110>)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001886:	f04f 0100 	mov.w	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff fc16 	bl	80010bc <__aeabi_fcmpgt>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <searchCompensators+0x8e>
 8001896:	4823      	ldr	r0, [pc, #140]	; (8001924 <searchCompensators+0x114>)
 8001898:	f005 fcfc 	bl	8007294 <iprintf>
 800189c:	e002      	b.n	80018a4 <searchCompensators+0x94>
			else printf("capacitive   ");
 800189e:	4822      	ldr	r0, [pc, #136]	; (8001928 <searchCompensators+0x118>)
 80018a0:	f005 fcf8 	bl	8007294 <iprintf>
			printf("Q:%.2f  P:%.2f\n", compensators[i], getP(0));
 80018a4:	4a1e      	ldr	r2, [pc, #120]	; (8001920 <searchCompensators+0x110>)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7fe fdbb 	bl	8000428 <__aeabi_f2d>
 80018b2:	4604      	mov	r4, r0
 80018b4:	460d      	mov	r5, r1
 80018b6:	2000      	movs	r0, #0
 80018b8:	f000 ff6e 	bl	8002798 <getP>
 80018bc:	4603      	mov	r3, r0
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fdb2 	bl	8000428 <__aeabi_f2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	e9cd 2300 	strd	r2, r3, [sp]
 80018cc:	4622      	mov	r2, r4
 80018ce:	462b      	mov	r3, r5
 80018d0:	4816      	ldr	r0, [pc, #88]	; (800192c <searchCompensators+0x11c>)
 80018d2:	f005 fcdf 	bl	8007294 <iprintf>
 80018d6:	e008      	b.n	80018ea <searchCompensators+0xda>
		}
		else
		{
			compensators[i] = 0.0f;
 80018d8:	4a11      	ldr	r2, [pc, #68]	; (8001920 <searchCompensators+0x110>)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	f04f 0100 	mov.w	r1, #0
 80018e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			printf("unconnected\n");
 80018e4:	4812      	ldr	r0, [pc, #72]	; (8001930 <searchCompensators+0x120>)
 80018e6:	f005 fd6f 	bl	80073c8 <puts>
		}
		turnOffInZero(i);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 fe3a 	bl	8002568 <turnOffInZero>
		HAL_Delay(300);
 80018f4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80018f8:	f001 fb7e 	bl	8002ff8 <HAL_Delay>
	for(int i = 0; i < 8; i++)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	3301      	adds	r3, #1
 8001900:	603b      	str	r3, [r7, #0]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	2b07      	cmp	r3, #7
 8001906:	dd9a      	ble.n	800183e <searchCompensators+0x2e>
	}
	sendCompensatorsData();
 8001908:	f000 f814 	bl	8001934 <sendCompensatorsData>
}
 800190c:	bf00      	nop
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bdb0      	pop	{r4, r5, r7, pc}
 8001914:	08009f78 	.word	0x08009f78
 8001918:	08009f9c 	.word	0x08009f9c
 800191c:	41a00000 	.word	0x41a00000
 8001920:	200002fc 	.word	0x200002fc
 8001924:	08009fa4 	.word	0x08009fa4
 8001928:	08009fb4 	.word	0x08009fb4
 800192c:	08009fc4 	.word	0x08009fc4
 8001930:	08009fd4 	.word	0x08009fd4

08001934 <sendCompensatorsData>:

void sendCompensatorsData()
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
	printf("@6#");
 800193a:	480f      	ldr	r0, [pc, #60]	; (8001978 <sendCompensatorsData+0x44>)
 800193c:	f005 fcaa 	bl	8007294 <iprintf>
	for(int i = 0; i < 8; i++)
 8001940:	2300      	movs	r3, #0
 8001942:	607b      	str	r3, [r7, #4]
 8001944:	e00e      	b.n	8001964 <sendCompensatorsData+0x30>
	{
		printf("%.2f;",compensators[i]);
 8001946:	4a0d      	ldr	r2, [pc, #52]	; (800197c <sendCompensatorsData+0x48>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194e:	4618      	mov	r0, r3
 8001950:	f7fe fd6a 	bl	8000428 <__aeabi_f2d>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4809      	ldr	r0, [pc, #36]	; (8001980 <sendCompensatorsData+0x4c>)
 800195a:	f005 fc9b 	bl	8007294 <iprintf>
	for(int i = 0; i < 8; i++)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3301      	adds	r3, #1
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b07      	cmp	r3, #7
 8001968:	dded      	ble.n	8001946 <sendCompensatorsData+0x12>
	}
	printf("\n");
 800196a:	200a      	movs	r0, #10
 800196c:	f005 fcaa 	bl	80072c4 <putchar>
}
 8001970:	bf00      	nop
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	08009fe0 	.word	0x08009fe0
 800197c:	200002fc 	.word	0x200002fc
 8001980:	08009fe4 	.word	0x08009fe4

08001984 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001988:	b090      	sub	sp, #64	; 0x40
 800198a:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800198c:	f001 fad2 	bl	8002f34 <HAL_Init>

  uint32_t lastGetTick;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001990:	f000 f88a 	bl	8001aa8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  powerParamInit();
 8001994:	f000 f8f8 	bl	8001b88 <powerParamInit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001998:	f7ff fdae 	bl	80014f8 <MX_GPIO_Init>
  MX_DMA_Init();
 800199c:	f7ff fd8e 	bl	80014bc <MX_DMA_Init>
  MX_USART2_UART_Init();
 80019a0:	f001 f990 	bl	8002cc4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80019a4:	f7ff fb94 	bl	80010d0 <MX_ADC1_Init>
  MX_ADC2_Init();
 80019a8:	f7ff fbfe 	bl	80011a8 <MX_ADC2_Init>
  MX_I2C1_Init();
 80019ac:	f7ff fdfe 	bl	80015ac <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80019b0:	f000 f8d1 	bl	8001b56 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  ADC_Start();
 80019b4:	f7ff fd3c 	bl	8001430 <ADC_Start>
  UART_Start();
 80019b8:	f001 fa22 	bl	8002e00 <UART_Start>
  HAL_Delay(1500);
 80019bc:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80019c0:	f001 fb1a 	bl	8002ff8 <HAL_Delay>
  CalibrateZero();
 80019c4:	f000 f954 	bl	8001c70 <CalibrateZero>
  CalcRMScorection();
 80019c8:	f000 f8fe 	bl	8001bc8 <CalcRMScorection>
  //searchCompensators();
  param = (Params*)malloc(sizeof(Params));
 80019cc:	2018      	movs	r0, #24
 80019ce:	f004 ff07 	bl	80067e0 <malloc>
 80019d2:	4603      	mov	r3, r0
 80019d4:	613b      	str	r3, [r7, #16]
  searchCompensators();
 80019d6:	f7ff ff1b 	bl	8001810 <searchCompensators>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 80019da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019de:	482f      	ldr	r0, [pc, #188]	; (8001a9c <main+0x118>)
 80019e0:	f002 fe72 	bl	80046c8 <HAL_GPIO_ReadPin>
	  {

	  }

	  handleRecivedData();
 80019e4:	f001 fa42 	bl	8002e6c <handleRecivedData>

	  if((HAL_GetTick()-lastGetTick)>=SHOWDATAPERIOD)
 80019e8:	f001 fafc 	bl	8002fe4 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019f6:	d3f0      	bcc.n	80019da <main+0x56>
	  {
		  getParams(param,0);
 80019f8:	2100      	movs	r1, #0
 80019fa:	6938      	ldr	r0, [r7, #16]
 80019fc:	f000 ff7e 	bl	80028fc <getParams>
		  printf("@1#%.2f;%.2f;%.2f;%.2f;%.2f;%.2f\n",param->V ,param->I, param->P, param->Q, param->S,param->S > 20 ? param->fi : 0.0f);
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fd0f 	bl	8000428 <__aeabi_f2d>
 8001a0a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd08 	bl	8000428 <__aeabi_f2d>
 8001a18:	4604      	mov	r4, r0
 8001a1a:	460d      	mov	r5, r1
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7fe fd01 	bl	8000428 <__aeabi_f2d>
 8001a26:	4680      	mov	r8, r0
 8001a28:	4689      	mov	r9, r1
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	691b      	ldr	r3, [r3, #16]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7fe fcfa 	bl	8000428 <__aeabi_f2d>
 8001a34:	4682      	mov	sl, r0
 8001a36:	468b      	mov	fp, r1
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7fe fcf3 	bl	8000428 <__aeabi_f2d>
 8001a42:	e9c7 0100 	strd	r0, r1, [r7]
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	4915      	ldr	r1, [pc, #84]	; (8001aa0 <main+0x11c>)
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff fb35 	bl	80010bc <__aeabi_fcmpgt>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d007      	beq.n	8001a68 <main+0xe4>
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	695b      	ldr	r3, [r3, #20]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7fe fce3 	bl	8000428 <__aeabi_f2d>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	e003      	b.n	8001a70 <main+0xec>
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	f04f 0300 	mov.w	r3, #0
 8001a70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001a74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a78:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001a7c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001a80:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001a84:	e9cd 4500 	strd	r4, r5, [sp]
 8001a88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a8c:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <main+0x120>)
 8001a8e:	f005 fc01 	bl	8007294 <iprintf>
		  lastGetTick=HAL_GetTick();
 8001a92:	f001 faa7 	bl	8002fe4 <HAL_GetTick>
 8001a96:	6178      	str	r0, [r7, #20]
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 8001a98:	e79f      	b.n	80019da <main+0x56>
 8001a9a:	bf00      	nop
 8001a9c:	40011000 	.word	0x40011000
 8001aa0:	41a00000 	.word	0x41a00000
 8001aa4:	08009fec 	.word	0x08009fec

08001aa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b094      	sub	sp, #80	; 0x50
 8001aac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ab2:	2228      	movs	r2, #40	; 0x28
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f004 fea8 	bl	800680c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001adc:	2301      	movs	r3, #1
 8001ade:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ae0:	2310      	movs	r3, #16
 8001ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001aec:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001af0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001af2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001af6:	4618      	mov	r0, r3
 8001af8:	f003 fa6a 	bl	8004fd0 <HAL_RCC_OscConfig>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001b02:	f000 f83c 	bl	8001b7e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b06:	230f      	movs	r3, #15
 8001b08:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b16:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	2102      	movs	r1, #2
 8001b22:	4618      	mov	r0, r3
 8001b24:	f003 fcd6 	bl	80054d4 <HAL_RCC_ClockConfig>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001b2e:	f000 f826 	bl	8001b7e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b32:	2302      	movs	r3, #2
 8001b34:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001b36:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001b3a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f003 fe60 	bl	8005804 <HAL_RCCEx_PeriphCLKConfig>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001b4a:	f000 f818 	bl	8001b7e <Error_Handler>
  }
}
 8001b4e:	bf00      	nop
 8001b50:	3750      	adds	r7, #80	; 0x50
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	af00      	add	r7, sp, #0
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	2010      	movs	r0, #16
 8001b60:	f002 f959 	bl	8003e16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001b64:	2010      	movs	r0, #16
 8001b66:	f002 f972 	bl	8003e4e <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	2026      	movs	r0, #38	; 0x26
 8001b70:	f002 f951 	bl	8003e16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b74:	2026      	movs	r0, #38	; 0x26
 8001b76:	f002 f96a 	bl	8003e4e <HAL_NVIC_EnableIRQ>
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b82:	b672      	cpsid	i
}
 8001b84:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b86:	e7fe      	b.n	8001b86 <Error_Handler+0x8>

08001b88 <powerParamInit>:
uint8_t crossingIndex = 0;
uint16_t crossingPoint[8];
uint8_t pinToTurnOff = 0;

void powerParamInit()
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
	indexCircBuffer = 0;
 8001b8c:	4b09      	ldr	r3, [pc, #36]	; (8001bb4 <powerParamInit+0x2c>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	801a      	strh	r2, [r3, #0]
	oversamplingIndex = 0;
 8001b92:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <powerParamInit+0x30>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]
	correctionRMS = 1;
 8001b98:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <powerParamInit+0x34>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	701a      	strb	r2, [r3, #0]
	calibCounter = 0;
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <powerParamInit+0x38>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	801a      	strh	r2, [r3, #0]
	disableSetting = 0;
 8001ba4:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <powerParamInit+0x3c>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	2000233c 	.word	0x2000233c
 8001bb8:	2000233e 	.word	0x2000233e
 8001bbc:	20002380 	.word	0x20002380
 8001bc0:	20002382 	.word	0x20002382
 8001bc4:	20002520 	.word	0x20002520

08001bc8 <CalcRMScorection>:

void CalcRMScorection()
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
		while(indexCircBuffer!= 0);
 8001bce:	bf00      	nop
 8001bd0:	4b23      	ldr	r3, [pc, #140]	; (8001c60 <CalcRMScorection+0x98>)
 8001bd2:	881b      	ldrh	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1fb      	bne.n	8001bd0 <CalcRMScorection+0x8>
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd8:	b672      	cpsid	i
}
 8001bda:	bf00      	nop
		__disable_irq();
		uint32_t timeOfBufforing = time[BUFFERSIZE-1]- time[0];
 8001bdc:	4b21      	ldr	r3, [pc, #132]	; (8001c64 <CalcRMScorection+0x9c>)
 8001bde:	f8d3 27fc 	ldr.w	r2, [r3, #2044]	; 0x7fc
 8001be2:	4b20      	ldr	r3, [pc, #128]	; (8001c64 <CalcRMScorection+0x9c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	60fb      	str	r3, [r7, #12]
		uint32_t halfPhase = 1000000/EXPECTEDFREQ/2;
 8001bea:	f242 7310 	movw	r3, #10000	; 0x2710
 8001bee:	60bb      	str	r3, [r7, #8]
		uint16_t halfPeriods = timeOfBufforing/halfPhase;
 8001bf0:	68fa      	ldr	r2, [r7, #12]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf8:	80fb      	strh	r3, [r7, #6]
		Tinterval = halfPhase*halfPeriods;
 8001bfa:	88fb      	ldrh	r3, [r7, #6]
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	fb02 f303 	mul.w	r3, r2, r3
 8001c02:	461a      	mov	r2, r3
 8001c04:	4b18      	ldr	r3, [pc, #96]	; (8001c68 <CalcRMScorection+0xa0>)
 8001c06:	601a      	str	r2, [r3, #0]
		while(time[BUFFERSIZE-1-correctionRMS] > time[0] + Tinterval) correctionRMS++;
 8001c08:	e005      	b.n	8001c16 <CalcRMScorection+0x4e>
 8001c0a:	4b18      	ldr	r3, [pc, #96]	; (8001c6c <CalcRMScorection+0xa4>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4b16      	ldr	r3, [pc, #88]	; (8001c6c <CalcRMScorection+0xa4>)
 8001c14:	701a      	strb	r2, [r3, #0]
 8001c16:	4b15      	ldr	r3, [pc, #84]	; (8001c6c <CalcRMScorection+0xa4>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	f5c3 73ff 	rsb	r3, r3, #510	; 0x1fe
 8001c1e:	3301      	adds	r3, #1
 8001c20:	4a10      	ldr	r2, [pc, #64]	; (8001c64 <CalcRMScorection+0x9c>)
 8001c22:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c26:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <CalcRMScorection+0x9c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	490f      	ldr	r1, [pc, #60]	; (8001c68 <CalcRMScorection+0xa0>)
 8001c2c:	6809      	ldr	r1, [r1, #0]
 8001c2e:	440b      	add	r3, r1
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d8ea      	bhi.n	8001c0a <CalcRMScorection+0x42>
		Tinterval = time[BUFFERSIZE-1-correctionRMS] - time[0];
 8001c34:	4b0d      	ldr	r3, [pc, #52]	; (8001c6c <CalcRMScorection+0xa4>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	f5c3 73ff 	rsb	r3, r3, #510	; 0x1fe
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	4a09      	ldr	r2, [pc, #36]	; (8001c64 <CalcRMScorection+0x9c>)
 8001c40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c44:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <CalcRMScorection+0x9c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <CalcRMScorection+0xa0>)
 8001c4e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001c50:	b662      	cpsie	i
}
 8001c52:	bf00      	nop
		__enable_irq();
}
 8001c54:	bf00      	nop
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bc80      	pop	{r7}
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	2000233c 	.word	0x2000233c
 8001c64:	20001b38 	.word	0x20001b38
 8001c68:	20002338 	.word	0x20002338
 8001c6c:	20002380 	.word	0x20002380

08001c70 <CalibrateZero>:

void CalibrateZero()
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0

	printf("Starting calibration...\n");
 8001c76:	4851      	ldr	r0, [pc, #324]	; (8001dbc <CalibrateZero+0x14c>)
 8001c78:	f005 fba6 	bl	80073c8 <puts>
	while(indexCircBuffer!= 0);
 8001c7c:	bf00      	nop
 8001c7e:	4b50      	ldr	r3, [pc, #320]	; (8001dc0 <CalibrateZero+0x150>)
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1fb      	bne.n	8001c7e <CalibrateZero+0xe>
  __ASM volatile ("cpsid i" : : : "memory");
 8001c86:	b672      	cpsid	i
}
 8001c88:	bf00      	nop
	__disable_irq();

	//Vpp calibration
	int32_t min = 1 << 16, max = 0;
 8001c8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	2300      	movs	r3, #0
 8001c92:	60bb      	str	r3, [r7, #8]
	for(uint8_t j = 0; j < CHANNELS*2;j++)
 8001c94:	2300      	movs	r3, #0
 8001c96:	71fb      	strb	r3, [r7, #7]
 8001c98:	e070      	b.n	8001d7c <CalibrateZero+0x10c>
	{
		for(uint16_t i = correctionRMS; i < BUFFERSIZE;i++)
 8001c9a:	4b4a      	ldr	r3, [pc, #296]	; (8001dc4 <CalibrateZero+0x154>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	80bb      	strh	r3, [r7, #4]
 8001ca0:	e03f      	b.n	8001d22 <CalibrateZero+0xb2>
		{
			if(max < data[i][j]) max = data[i][j];
 8001ca2:	88ba      	ldrh	r2, [r7, #4]
 8001ca4:	79f9      	ldrb	r1, [r7, #7]
 8001ca6:	4848      	ldr	r0, [pc, #288]	; (8001dc8 <CalibrateZero+0x158>)
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	440b      	add	r3, r1
 8001cb2:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	da0a      	bge.n	8001cd4 <CalibrateZero+0x64>
 8001cbe:	88ba      	ldrh	r2, [r7, #4]
 8001cc0:	79f9      	ldrb	r1, [r7, #7]
 8001cc2:	4841      	ldr	r0, [pc, #260]	; (8001dc8 <CalibrateZero+0x158>)
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	440b      	add	r3, r1
 8001cce:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8001cd2:	60bb      	str	r3, [r7, #8]
			if(min > data[i][j]) min = data[i][j];
 8001cd4:	88ba      	ldrh	r2, [r7, #4]
 8001cd6:	79f9      	ldrb	r1, [r7, #7]
 8001cd8:	483b      	ldr	r0, [pc, #236]	; (8001dc8 <CalibrateZero+0x158>)
 8001cda:	4613      	mov	r3, r2
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	4413      	add	r3, r2
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	440b      	add	r3, r1
 8001ce4:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8001ce8:	461a      	mov	r2, r3
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	4293      	cmp	r3, r2
 8001cee:	dd0a      	ble.n	8001d06 <CalibrateZero+0x96>
 8001cf0:	88ba      	ldrh	r2, [r7, #4]
 8001cf2:	79f9      	ldrb	r1, [r7, #7]
 8001cf4:	4834      	ldr	r0, [pc, #208]	; (8001dc8 <CalibrateZero+0x158>)
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	440b      	add	r3, r1
 8001d00:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8001d04:	60fb      	str	r3, [r7, #12]
			data[i][j] = 0;
 8001d06:	88ba      	ldrh	r2, [r7, #4]
 8001d08:	79f9      	ldrb	r1, [r7, #7]
 8001d0a:	482f      	ldr	r0, [pc, #188]	; (8001dc8 <CalibrateZero+0x158>)
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	440b      	add	r3, r1
 8001d16:	2200      	movs	r2, #0
 8001d18:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
		for(uint16_t i = correctionRMS; i < BUFFERSIZE;i++)
 8001d1c:	88bb      	ldrh	r3, [r7, #4]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	80bb      	strh	r3, [r7, #4]
 8001d22:	88bb      	ldrh	r3, [r7, #4]
 8001d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d28:	d3bb      	bcc.n	8001ca2 <CalibrateZero+0x32>
		}
		calibZeros[j] += (min+max)/2;
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	4a27      	ldr	r2, [pc, #156]	; (8001dcc <CalibrateZero+0x15c>)
 8001d2e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	4413      	add	r3, r2
 8001d38:	0fda      	lsrs	r2, r3, #31
 8001d3a:	4413      	add	r3, r2
 8001d3c:	105b      	asrs	r3, r3, #1
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	440a      	add	r2, r1
 8001d44:	b291      	uxth	r1, r2
 8001d46:	4a21      	ldr	r2, [pc, #132]	; (8001dcc <CalibrateZero+0x15c>)
 8001d48:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		data[0][j] = -calibZeros[j];
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	4a1f      	ldr	r2, [pc, #124]	; (8001dcc <CalibrateZero+0x15c>)
 8001d50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d54:	425b      	negs	r3, r3
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	b211      	sxth	r1, r2
 8001d5c:	4a1a      	ldr	r2, [pc, #104]	; (8001dc8 <CalibrateZero+0x158>)
 8001d5e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		RMS[j] = 0;
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	4a1a      	ldr	r2, [pc, #104]	; (8001dd0 <CalibrateZero+0x160>)
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	18d1      	adds	r1, r2, r3
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	e9c1 2300 	strd	r2, r3, [r1]
	for(uint8_t j = 0; j < CHANNELS*2;j++)
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	71fb      	strb	r3, [r7, #7]
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	2b05      	cmp	r3, #5
 8001d80:	d98b      	bls.n	8001c9a <CalibrateZero+0x2a>
	}
	for(uint8_t j = 0; j < CHANNELS;j++)
 8001d82:	2300      	movs	r3, #0
 8001d84:	70fb      	strb	r3, [r7, #3]
 8001d86:	e00c      	b.n	8001da2 <CalibrateZero+0x132>
	{
		P[j] = 0;
 8001d88:	78fb      	ldrb	r3, [r7, #3]
 8001d8a:	4a12      	ldr	r2, [pc, #72]	; (8001dd4 <CalibrateZero+0x164>)
 8001d8c:	00db      	lsls	r3, r3, #3
 8001d8e:	18d1      	adds	r1, r2, r3
 8001d90:	f04f 0200 	mov.w	r2, #0
 8001d94:	f04f 0300 	mov.w	r3, #0
 8001d98:	e9c1 2300 	strd	r2, r3, [r1]
	for(uint8_t j = 0; j < CHANNELS;j++)
 8001d9c:	78fb      	ldrb	r3, [r7, #3]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	70fb      	strb	r3, [r7, #3]
 8001da2:	78fb      	ldrb	r3, [r7, #3]
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d9ef      	bls.n	8001d88 <CalibrateZero+0x118>
	}
	printf("Calibration completed\n");
 8001da8:	480b      	ldr	r0, [pc, #44]	; (8001dd8 <CalibrateZero+0x168>)
 8001daa:	f005 fb0d 	bl	80073c8 <puts>
  __ASM volatile ("cpsie i" : : : "memory");
 8001dae:	b662      	cpsie	i
}
 8001db0:	bf00      	nop
	__enable_irq();
}
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	0800a010 	.word	0x0800a010
 8001dc0:	2000233c 	.word	0x2000233c
 8001dc4:	20002380 	.word	0x20002380
 8001dc8:	20000338 	.word	0x20000338
 8001dcc:	20002340 	.word	0x20002340
 8001dd0:	20002350 	.word	0x20002350
 8001dd4:	20002388 	.word	0x20002388
 8001dd8:	0800a028 	.word	0x0800a028

08001ddc <takeData>:

void takeData(uint32_t* buffer)
{
 8001ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001de0:	b091      	sub	sp, #68	; 0x44
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6378      	str	r0, [r7, #52]	; 0x34
	if(oversamplingIndex == OVERSAMPLING)
 8001de6:	4b7f      	ldr	r3, [pc, #508]	; (8001fe4 <takeData+0x208>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b08      	cmp	r3, #8
 8001dec:	f040 81b2 	bne.w	8002154 <takeData+0x378>
	{

		oversamplingIndex = 0;
 8001df0:	4a7c      	ldr	r2, [pc, #496]	; (8001fe4 <takeData+0x208>)
 8001df2:	2300      	movs	r3, #0
 8001df4:	7013      	strb	r3, [r2, #0]
		time[indexCircBuffer] = getCurrentMicros();
 8001df6:	4b7c      	ldr	r3, [pc, #496]	; (8001fe8 <takeData+0x20c>)
 8001df8:	881b      	ldrh	r3, [r3, #0]
 8001dfa:	461c      	mov	r4, r3
 8001dfc:	f000 fddc 	bl	80029b8 <getCurrentMicros>
 8001e00:	4602      	mov	r2, r0
 8001e02:	4b7a      	ldr	r3, [pc, #488]	; (8001fec <takeData+0x210>)
 8001e04:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		for(uint8_t i = 0; i < CHANNELS*2;i++)
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001e0e:	e036      	b.n	8001e7e <takeData+0xa2>
		{
			RMS[i] += data[indexCircBuffer][i]*data[indexCircBuffer][i];
 8001e10:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e14:	4a76      	ldr	r2, [pc, #472]	; (8001ff0 <takeData+0x214>)
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	4413      	add	r3, r2
 8001e1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e1e:	4b72      	ldr	r3, [pc, #456]	; (8001fe8 <takeData+0x20c>)
 8001e20:	881b      	ldrh	r3, [r3, #0]
 8001e22:	461c      	mov	r4, r3
 8001e24:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001e28:	4d72      	ldr	r5, [pc, #456]	; (8001ff4 <takeData+0x218>)
 8001e2a:	4623      	mov	r3, r4
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4423      	add	r3, r4
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	4413      	add	r3, r2
 8001e34:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 8001e38:	461e      	mov	r6, r3
 8001e3a:	4b6b      	ldr	r3, [pc, #428]	; (8001fe8 <takeData+0x20c>)
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	461c      	mov	r4, r3
 8001e40:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001e44:	4d6b      	ldr	r5, [pc, #428]	; (8001ff4 <takeData+0x218>)
 8001e46:	4623      	mov	r3, r4
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4423      	add	r3, r4
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	4413      	add	r3, r2
 8001e50:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 8001e54:	fb06 f303 	mul.w	r3, r6, r3
 8001e58:	17da      	asrs	r2, r3, #31
 8001e5a:	4698      	mov	r8, r3
 8001e5c:	4691      	mov	r9, r2
 8001e5e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e62:	eb10 0a08 	adds.w	sl, r0, r8
 8001e66:	eb41 0b09 	adc.w	fp, r1, r9
 8001e6a:	4a61      	ldr	r2, [pc, #388]	; (8001ff0 <takeData+0x214>)
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	4413      	add	r3, r2
 8001e70:	e9c3 ab00 	strd	sl, fp, [r3]
		for(uint8_t i = 0; i < CHANNELS*2;i++)
 8001e74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e78:	3301      	adds	r3, #1
 8001e7a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001e7e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e82:	2b05      	cmp	r3, #5
 8001e84:	d9c4      	bls.n	8001e10 <takeData+0x34>
		}
		for(uint8_t i = 0; i < CHANNELS;i++)
 8001e86:	2300      	movs	r3, #0
 8001e88:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001e8c:	e040      	b.n	8001f10 <takeData+0x134>
		{
			P[i] += data[indexCircBuffer][2*i]*data[indexCircBuffer][2*i+1];
 8001e8e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001e92:	4a59      	ldr	r2, [pc, #356]	; (8001ff8 <takeData+0x21c>)
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	4413      	add	r3, r2
 8001e98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e9c:	4b52      	ldr	r3, [pc, #328]	; (8001fe8 <takeData+0x20c>)
 8001e9e:	881b      	ldrh	r3, [r3, #0]
 8001ea0:	461d      	mov	r5, r3
 8001ea2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001ea6:	005a      	lsls	r2, r3, #1
 8001ea8:	4c52      	ldr	r4, [pc, #328]	; (8001ff4 <takeData+0x218>)
 8001eaa:	462b      	mov	r3, r5
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	442b      	add	r3, r5
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	4413      	add	r3, r2
 8001eb4:	f934 3013 	ldrsh.w	r3, [r4, r3, lsl #1]
 8001eb8:	461e      	mov	r6, r3
 8001eba:	4b4b      	ldr	r3, [pc, #300]	; (8001fe8 <takeData+0x20c>)
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	461d      	mov	r5, r3
 8001ec0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	4c4a      	ldr	r4, [pc, #296]	; (8001ff4 <takeData+0x218>)
 8001eca:	462b      	mov	r3, r5
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	442b      	add	r3, r5
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	4413      	add	r3, r2
 8001ed4:	f934 3013 	ldrsh.w	r3, [r4, r3, lsl #1]
 8001ed8:	fb06 f303 	mul.w	r3, r6, r3
 8001edc:	17da      	asrs	r2, r3, #31
 8001ede:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ee0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ee2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001ee6:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001eea:	4622      	mov	r2, r4
 8001eec:	1882      	adds	r2, r0, r2
 8001eee:	623a      	str	r2, [r7, #32]
 8001ef0:	462a      	mov	r2, r5
 8001ef2:	eb41 0202 	adc.w	r2, r1, r2
 8001ef6:	627a      	str	r2, [r7, #36]	; 0x24
 8001ef8:	4a3f      	ldr	r2, [pc, #252]	; (8001ff8 <takeData+0x21c>)
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	4413      	add	r3, r2
 8001efe:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8001f02:	e9c3 1200 	strd	r1, r2, [r3]
		for(uint8_t i = 0; i < CHANNELS;i++)
 8001f06:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001f10:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d9ba      	bls.n	8001e8e <takeData+0xb2>
		}
		indexCircBuffer++;
 8001f18:	4b33      	ldr	r3, [pc, #204]	; (8001fe8 <takeData+0x20c>)
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	4b31      	ldr	r3, [pc, #196]	; (8001fe8 <takeData+0x20c>)
 8001f22:	801a      	strh	r2, [r3, #0]
		if(indexCircBuffer == BUFFERSIZE) indexCircBuffer = 0;
 8001f24:	4b30      	ldr	r3, [pc, #192]	; (8001fe8 <takeData+0x20c>)
 8001f26:	881b      	ldrh	r3, [r3, #0]
 8001f28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f2c:	d102      	bne.n	8001f34 <takeData+0x158>
 8001f2e:	4b2e      	ldr	r3, [pc, #184]	; (8001fe8 <takeData+0x20c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 0; i < CHANNELS;i++)
 8001f34:	2300      	movs	r3, #0
 8001f36:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8001f3a:	e04a      	b.n	8001fd2 <takeData+0x1f6>
		{
			P[i] -= data[(indexCircBuffer+correctionRMS)% BUFFERSIZE][2*i]*data[(indexCircBuffer+correctionRMS)% BUFFERSIZE][2*i+1];
 8001f3c:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001f40:	4a2d      	ldr	r2, [pc, #180]	; (8001ff8 <takeData+0x21c>)
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	4413      	add	r3, r2
 8001f46:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f4a:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <takeData+0x20c>)
 8001f4c:	881b      	ldrh	r3, [r3, #0]
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4b2a      	ldr	r3, [pc, #168]	; (8001ffc <takeData+0x220>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	4413      	add	r3, r2
 8001f56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f5a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001f5e:	005c      	lsls	r4, r3, #1
 8001f60:	4d24      	ldr	r5, [pc, #144]	; (8001ff4 <takeData+0x218>)
 8001f62:	4613      	mov	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	4423      	add	r3, r4
 8001f6c:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 8001f70:	461e      	mov	r6, r3
 8001f72:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <takeData+0x20c>)
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <takeData+0x220>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f82:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	1c5c      	adds	r4, r3, #1
 8001f8a:	4d1a      	ldr	r5, [pc, #104]	; (8001ff4 <takeData+0x218>)
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	4413      	add	r3, r2
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	4423      	add	r3, r4
 8001f96:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 8001f9a:	fb06 f303 	mul.w	r3, r6, r3
 8001f9e:	17da      	asrs	r2, r3, #31
 8001fa0:	61bb      	str	r3, [r7, #24]
 8001fa2:	61fa      	str	r2, [r7, #28]
 8001fa4:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001fa8:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001fac:	4622      	mov	r2, r4
 8001fae:	1a82      	subs	r2, r0, r2
 8001fb0:	613a      	str	r2, [r7, #16]
 8001fb2:	462a      	mov	r2, r5
 8001fb4:	eb61 0202 	sbc.w	r2, r1, r2
 8001fb8:	617a      	str	r2, [r7, #20]
 8001fba:	4a0f      	ldr	r2, [pc, #60]	; (8001ff8 <takeData+0x21c>)
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	4413      	add	r3, r2
 8001fc0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001fc4:	e9c3 1200 	strd	r1, r2, [r3]
		for(uint8_t i = 0; i < CHANNELS;i++)
 8001fc8:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001fcc:	3301      	adds	r3, #1
 8001fce:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8001fd2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d9b0      	bls.n	8001f3c <takeData+0x160>
		}
		for(uint8_t i = 0; i < CHANNELS*2;i++)
 8001fda:	2300      	movs	r3, #0
 8001fdc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001fe0:	e0b3      	b.n	800214a <takeData+0x36e>
 8001fe2:	bf00      	nop
 8001fe4:	2000233e 	.word	0x2000233e
 8001fe8:	2000233c 	.word	0x2000233c
 8001fec:	20001b38 	.word	0x20001b38
 8001ff0:	20002350 	.word	0x20002350
 8001ff4:	20000338 	.word	0x20000338
 8001ff8:	20002388 	.word	0x20002388
 8001ffc:	20002380 	.word	0x20002380
		{
			RMS[i] -= data[(indexCircBuffer+correctionRMS)% BUFFERSIZE][i]*data[(indexCircBuffer+ correctionRMS)% BUFFERSIZE][i];
 8002000:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002004:	4a89      	ldr	r2, [pc, #548]	; (800222c <takeData+0x450>)
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	4413      	add	r3, r2
 800200a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800200e:	4b88      	ldr	r3, [pc, #544]	; (8002230 <takeData+0x454>)
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	461a      	mov	r2, r3
 8002014:	4b87      	ldr	r3, [pc, #540]	; (8002234 <takeData+0x458>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	4413      	add	r3, r2
 800201a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800201e:	f897 403c 	ldrb.w	r4, [r7, #60]	; 0x3c
 8002022:	4d85      	ldr	r5, [pc, #532]	; (8002238 <takeData+0x45c>)
 8002024:	4613      	mov	r3, r2
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	4413      	add	r3, r2
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	4423      	add	r3, r4
 800202e:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 8002032:	461e      	mov	r6, r3
 8002034:	4b7e      	ldr	r3, [pc, #504]	; (8002230 <takeData+0x454>)
 8002036:	881b      	ldrh	r3, [r3, #0]
 8002038:	461a      	mov	r2, r3
 800203a:	4b7e      	ldr	r3, [pc, #504]	; (8002234 <takeData+0x458>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	4413      	add	r3, r2
 8002040:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002044:	f897 403c 	ldrb.w	r4, [r7, #60]	; 0x3c
 8002048:	4d7b      	ldr	r5, [pc, #492]	; (8002238 <takeData+0x45c>)
 800204a:	4613      	mov	r3, r2
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	4413      	add	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4423      	add	r3, r4
 8002054:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 8002058:	fb06 f303 	mul.w	r3, r6, r3
 800205c:	17da      	asrs	r2, r3, #31
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	60fa      	str	r2, [r7, #12]
 8002062:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002066:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800206a:	4622      	mov	r2, r4
 800206c:	1a82      	subs	r2, r0, r2
 800206e:	603a      	str	r2, [r7, #0]
 8002070:	462a      	mov	r2, r5
 8002072:	eb61 0202 	sbc.w	r2, r1, r2
 8002076:	607a      	str	r2, [r7, #4]
 8002078:	4a6c      	ldr	r2, [pc, #432]	; (800222c <takeData+0x450>)
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	4413      	add	r3, r2
 800207e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002082:	e9c3 1200 	strd	r1, r2, [r3]
			if(data[indexCircBuffer][i]> 0)
 8002086:	4b6a      	ldr	r3, [pc, #424]	; (8002230 <takeData+0x454>)
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8002090:	4969      	ldr	r1, [pc, #420]	; (8002238 <takeData+0x45c>)
 8002092:	4603      	mov	r3, r0
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4403      	add	r3, r0
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	4413      	add	r3, r2
 800209c:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	dd2c      	ble.n	80020fe <takeData+0x322>
			{
				setSign(i,indexCircBuffer, 1);
 80020a4:	4b62      	ldr	r3, [pc, #392]	; (8002230 <takeData+0x454>)
 80020a6:	8819      	ldrh	r1, [r3, #0]
 80020a8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80020ac:	2201      	movs	r2, #1
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 f8d0 	bl	8002254 <setSign>
				if(positive == 0)
 80020b4:	4b61      	ldr	r3, [pc, #388]	; (800223c <takeData+0x460>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d11c      	bne.n	80020f6 <takeData+0x31a>
				{
					PCF8574_turnOffPins(pinToTurnOff);
 80020bc:	4b60      	ldr	r3, [pc, #384]	; (8002240 <takeData+0x464>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff fb31 	bl	8001728 <PCF8574_turnOffPins>
					pinToTurnOff = 0;
 80020c6:	4b5e      	ldr	r3, [pc, #376]	; (8002240 <takeData+0x464>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	701a      	strb	r2, [r3, #0]
					crossingPoint[crossingIndex] = indexCircBuffer;
 80020cc:	4b5d      	ldr	r3, [pc, #372]	; (8002244 <takeData+0x468>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	4b57      	ldr	r3, [pc, #348]	; (8002230 <takeData+0x454>)
 80020d4:	8819      	ldrh	r1, [r3, #0]
 80020d6:	4b5c      	ldr	r3, [pc, #368]	; (8002248 <takeData+0x46c>)
 80020d8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					crossingIndex = (crossingIndex+1) % 8;
 80020dc:	4b59      	ldr	r3, [pc, #356]	; (8002244 <takeData+0x468>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	3301      	adds	r3, #1
 80020e2:	425a      	negs	r2, r3
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	f002 0207 	and.w	r2, r2, #7
 80020ec:	bf58      	it	pl
 80020ee:	4253      	negpl	r3, r2
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	4b54      	ldr	r3, [pc, #336]	; (8002244 <takeData+0x468>)
 80020f4:	701a      	strb	r2, [r3, #0]
				}
				positive = 1;
 80020f6:	4b51      	ldr	r3, [pc, #324]	; (800223c <takeData+0x460>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
 80020fc:	e00a      	b.n	8002114 <takeData+0x338>
			}
			else
			{

				setSign(i,indexCircBuffer, 0);
 80020fe:	4b4c      	ldr	r3, [pc, #304]	; (8002230 <takeData+0x454>)
 8002100:	8819      	ldrh	r1, [r3, #0]
 8002102:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002106:	2200      	movs	r2, #0
 8002108:	4618      	mov	r0, r3
 800210a:	f000 f8a3 	bl	8002254 <setSign>
				positive = 0;
 800210e:	4b4b      	ldr	r3, [pc, #300]	; (800223c <takeData+0x460>)
 8002110:	2200      	movs	r2, #0
 8002112:	701a      	strb	r2, [r3, #0]
			}

			data[indexCircBuffer][i] = -calibZeros[i];
 8002114:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002118:	4a4c      	ldr	r2, [pc, #304]	; (800224c <takeData+0x470>)
 800211a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800211e:	425b      	negs	r3, r3
 8002120:	b299      	uxth	r1, r3
 8002122:	4b43      	ldr	r3, [pc, #268]	; (8002230 <takeData+0x454>)
 8002124:	881b      	ldrh	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800212c:	b20c      	sxth	r4, r1
 800212e:	4942      	ldr	r1, [pc, #264]	; (8002238 <takeData+0x45c>)
 8002130:	4603      	mov	r3, r0
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	4403      	add	r3, r0
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4413      	add	r3, r2
 800213a:	4622      	mov	r2, r4
 800213c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(uint8_t i = 0; i < CHANNELS*2;i++)
 8002140:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002144:	3301      	adds	r3, #1
 8002146:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800214a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800214e:	2b05      	cmp	r3, #5
 8002150:	f67f af56 	bls.w	8002000 <takeData+0x224>
		}
	}
	for(uint8_t i = 0; i < CHANNELS;i++)
 8002154:	2300      	movs	r3, #0
 8002156:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800215a:	e057      	b.n	800220c <takeData+0x430>
	{
		data[indexCircBuffer][2*i] += (uint16_t) buffer[i];
 800215c:	4b34      	ldr	r3, [pc, #208]	; (8002230 <takeData+0x454>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	4618      	mov	r0, r3
 8002162:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002166:	005a      	lsls	r2, r3, #1
 8002168:	4933      	ldr	r1, [pc, #204]	; (8002238 <takeData+0x45c>)
 800216a:	4603      	mov	r3, r0
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	4403      	add	r3, r0
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	4413      	add	r3, r2
 8002174:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8002178:	b29a      	uxth	r2, r3
 800217a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002182:	440b      	add	r3, r1
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	b29b      	uxth	r3, r3
 8002188:	4413      	add	r3, r2
 800218a:	b299      	uxth	r1, r3
 800218c:	4b28      	ldr	r3, [pc, #160]	; (8002230 <takeData+0x454>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002196:	005a      	lsls	r2, r3, #1
 8002198:	b20c      	sxth	r4, r1
 800219a:	4927      	ldr	r1, [pc, #156]	; (8002238 <takeData+0x45c>)
 800219c:	4603      	mov	r3, r0
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	4403      	add	r3, r0
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4413      	add	r3, r2
 80021a6:	4622      	mov	r2, r4
 80021a8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		data[indexCircBuffer][2*i+1] += (uint16_t) (buffer[i] >> 16);
 80021ac:	4b20      	ldr	r3, [pc, #128]	; (8002230 <takeData+0x454>)
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	1c5a      	adds	r2, r3, #1
 80021ba:	491f      	ldr	r1, [pc, #124]	; (8002238 <takeData+0x45c>)
 80021bc:	4603      	mov	r3, r0
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	4403      	add	r3, r0
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	4413      	add	r3, r2
 80021c6:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80021d4:	440b      	add	r3, r1
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	0c1b      	lsrs	r3, r3, #16
 80021da:	b29b      	uxth	r3, r3
 80021dc:	4413      	add	r3, r2
 80021de:	b299      	uxth	r1, r3
 80021e0:	4b13      	ldr	r3, [pc, #76]	; (8002230 <takeData+0x454>)
 80021e2:	881b      	ldrh	r3, [r3, #0]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	1c5a      	adds	r2, r3, #1
 80021ee:	b20c      	sxth	r4, r1
 80021f0:	4911      	ldr	r1, [pc, #68]	; (8002238 <takeData+0x45c>)
 80021f2:	4603      	mov	r3, r0
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	4403      	add	r3, r0
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	4413      	add	r3, r2
 80021fc:	4622      	mov	r2, r4
 80021fe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for(uint8_t i = 0; i < CHANNELS;i++)
 8002202:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002206:	3301      	adds	r3, #1
 8002208:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800220c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002210:	2b02      	cmp	r3, #2
 8002212:	d9a3      	bls.n	800215c <takeData+0x380>
	}
	oversamplingIndex++;
 8002214:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <takeData+0x474>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	3301      	adds	r3, #1
 800221a:	b2da      	uxtb	r2, r3
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <takeData+0x474>)
 800221e:	701a      	strb	r2, [r3, #0]
}
 8002220:	bf00      	nop
 8002222:	3744      	adds	r7, #68	; 0x44
 8002224:	46bd      	mov	sp, r7
 8002226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800222a:	bf00      	nop
 800222c:	20002350 	.word	0x20002350
 8002230:	2000233c 	.word	0x2000233c
 8002234:	20002380 	.word	0x20002380
 8002238:	20000338 	.word	0x20000338
 800223c:	20002521 	.word	0x20002521
 8002240:	20002534 	.word	0x20002534
 8002244:	20002522 	.word	0x20002522
 8002248:	20002524 	.word	0x20002524
 800224c:	20002340 	.word	0x20002340
 8002250:	2000233e 	.word	0x2000233e

08002254 <setSign>:

void setSign(uint8_t channel, uint16_t index,uint8_t value)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	71fb      	strb	r3, [r7, #7]
 800225e:	460b      	mov	r3, r1
 8002260:	80bb      	strh	r3, [r7, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	71bb      	strb	r3, [r7, #6]
	if(disableSetting != 0) return;
 8002266:	4b24      	ldr	r3, [pc, #144]	; (80022f8 <setSign+0xa4>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d13e      	bne.n	80022ec <setSign+0x98>
	if(value == 1)
 800226e:	79bb      	ldrb	r3, [r7, #6]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d11c      	bne.n	80022ae <setSign+0x5a>
	{
		sign[channel][index/8] |= (1 << (index % 8));
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	88ba      	ldrh	r2, [r7, #4]
 8002278:	08d2      	lsrs	r2, r2, #3
 800227a:	b290      	uxth	r0, r2
 800227c:	4601      	mov	r1, r0
 800227e:	4a1f      	ldr	r2, [pc, #124]	; (80022fc <setSign+0xa8>)
 8002280:	019b      	lsls	r3, r3, #6
 8002282:	4413      	add	r3, r2
 8002284:	440b      	add	r3, r1
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	b25a      	sxtb	r2, r3
 800228a:	88bb      	ldrh	r3, [r7, #4]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	2101      	movs	r1, #1
 8002292:	fa01 f303 	lsl.w	r3, r1, r3
 8002296:	b25b      	sxtb	r3, r3
 8002298:	4313      	orrs	r3, r2
 800229a:	b25a      	sxtb	r2, r3
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	b2d1      	uxtb	r1, r2
 80022a0:	4a16      	ldr	r2, [pc, #88]	; (80022fc <setSign+0xa8>)
 80022a2:	019b      	lsls	r3, r3, #6
 80022a4:	4413      	add	r3, r2
 80022a6:	4403      	add	r3, r0
 80022a8:	460a      	mov	r2, r1
 80022aa:	701a      	strb	r2, [r3, #0]
 80022ac:	e01f      	b.n	80022ee <setSign+0x9a>
	}
	else
	{
		sign[channel][index/8] &= ~(1 << (index % 8));
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	88ba      	ldrh	r2, [r7, #4]
 80022b2:	08d2      	lsrs	r2, r2, #3
 80022b4:	b290      	uxth	r0, r2
 80022b6:	4601      	mov	r1, r0
 80022b8:	4a10      	ldr	r2, [pc, #64]	; (80022fc <setSign+0xa8>)
 80022ba:	019b      	lsls	r3, r3, #6
 80022bc:	4413      	add	r3, r2
 80022be:	440b      	add	r3, r1
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	b25a      	sxtb	r2, r3
 80022c4:	88bb      	ldrh	r3, [r7, #4]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	2101      	movs	r1, #1
 80022cc:	fa01 f303 	lsl.w	r3, r1, r3
 80022d0:	b25b      	sxtb	r3, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	b25b      	sxtb	r3, r3
 80022d6:	4013      	ands	r3, r2
 80022d8:	b25a      	sxtb	r2, r3
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	b2d1      	uxtb	r1, r2
 80022de:	4a07      	ldr	r2, [pc, #28]	; (80022fc <setSign+0xa8>)
 80022e0:	019b      	lsls	r3, r3, #6
 80022e2:	4413      	add	r3, r2
 80022e4:	4403      	add	r3, r0
 80022e6:	460a      	mov	r2, r1
 80022e8:	701a      	strb	r2, [r3, #0]
 80022ea:	e000      	b.n	80022ee <setSign+0x9a>
	if(disableSetting != 0) return;
 80022ec:	bf00      	nop
	}
}
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bc80      	pop	{r7}
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	20002520 	.word	0x20002520
 80022fc:	200023a0 	.word	0x200023a0

08002300 <calcXOR>:

float calcXOR(uint8_t channel)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	71fb      	strb	r3, [r7, #7]
	disableSetting = 1;
 800230a:	4b34      	ldr	r3, [pc, #208]	; (80023dc <calcXOR+0xdc>)
 800230c:	2201      	movs	r2, #1
 800230e:	701a      	strb	r2, [r3, #0]
	uint16_t count = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	82fb      	strh	r3, [r7, #22]
	uint16_t counter = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	82bb      	strh	r3, [r7, #20]
	for(uint8_t i = 0; i < (BUFFERSIZE)/8; i++)
 8002318:	2300      	movs	r3, #0
 800231a:	74fb      	strb	r3, [r7, #19]
 800231c:	e02e      	b.n	800237c <calcXOR+0x7c>
	{
		uint8_t xor = (sign[channel*2][i]) ^ (sign[channel*2 + 1][i]);
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	005a      	lsls	r2, r3, #1
 8002322:	7cfb      	ldrb	r3, [r7, #19]
 8002324:	492e      	ldr	r1, [pc, #184]	; (80023e0 <calcXOR+0xe0>)
 8002326:	0192      	lsls	r2, r2, #6
 8002328:	440a      	add	r2, r1
 800232a:	4413      	add	r3, r2
 800232c:	781a      	ldrb	r2, [r3, #0]
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	1c59      	adds	r1, r3, #1
 8002334:	7cfb      	ldrb	r3, [r7, #19]
 8002336:	482a      	ldr	r0, [pc, #168]	; (80023e0 <calcXOR+0xe0>)
 8002338:	0189      	lsls	r1, r1, #6
 800233a:	4401      	add	r1, r0
 800233c:	440b      	add	r3, r1
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	4053      	eors	r3, r2
 8002342:	74bb      	strb	r3, [r7, #18]
		while (xor > 0)
 8002344:	e014      	b.n	8002370 <calcXOR+0x70>
		{
			if(counter < BUFFERSIZE - correctionRMS)
 8002346:	8aba      	ldrh	r2, [r7, #20]
 8002348:	4b26      	ldr	r3, [pc, #152]	; (80023e4 <calcXOR+0xe4>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002350:	429a      	cmp	r2, r3
 8002352:	da07      	bge.n	8002364 <calcXOR+0x64>
			{
				count += xor & 1;
 8002354:	7cbb      	ldrb	r3, [r7, #18]
 8002356:	b29b      	uxth	r3, r3
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	b29a      	uxth	r2, r3
 800235e:	8afb      	ldrh	r3, [r7, #22]
 8002360:	4413      	add	r3, r2
 8002362:	82fb      	strh	r3, [r7, #22]
			}
			xor >>= 1;
 8002364:	7cbb      	ldrb	r3, [r7, #18]
 8002366:	085b      	lsrs	r3, r3, #1
 8002368:	74bb      	strb	r3, [r7, #18]
			counter++;
 800236a:	8abb      	ldrh	r3, [r7, #20]
 800236c:	3301      	adds	r3, #1
 800236e:	82bb      	strh	r3, [r7, #20]
		while (xor > 0)
 8002370:	7cbb      	ldrb	r3, [r7, #18]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1e7      	bne.n	8002346 <calcXOR+0x46>
	for(uint8_t i = 0; i < (BUFFERSIZE)/8; i++)
 8002376:	7cfb      	ldrb	r3, [r7, #19]
 8002378:	3301      	adds	r3, #1
 800237a:	74fb      	strb	r3, [r7, #19]
 800237c:	7cfb      	ldrb	r3, [r7, #19]
 800237e:	2b3f      	cmp	r3, #63	; 0x3f
 8002380:	d9cd      	bls.n	800231e <calcXOR+0x1e>
		}
	}
	float angle = (float)count;
 8002382:	8afb      	ldrh	r3, [r7, #22]
 8002384:	4618      	mov	r0, r3
 8002386:	f7fe fc85 	bl	8000c94 <__aeabi_ui2f>
 800238a:	4603      	mov	r3, r0
 800238c:	60fb      	str	r3, [r7, #12]
	angle *= 180.0f;
 800238e:	4916      	ldr	r1, [pc, #88]	; (80023e8 <calcXOR+0xe8>)
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f7fe fcd7 	bl	8000d44 <__aeabi_fmul>
 8002396:	4603      	mov	r3, r0
 8002398:	60fb      	str	r3, [r7, #12]
	angle /= (BUFFERSIZE-correctionRMS);
 800239a:	4b12      	ldr	r3, [pc, #72]	; (80023e4 <calcXOR+0xe4>)
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe fc7a 	bl	8000c9c <__aeabi_i2f>
 80023a8:	4603      	mov	r3, r0
 80023aa:	4619      	mov	r1, r3
 80023ac:	68f8      	ldr	r0, [r7, #12]
 80023ae:	f7fe fd7d 	bl	8000eac <__aeabi_fdiv>
 80023b2:	4603      	mov	r3, r0
 80023b4:	60fb      	str	r3, [r7, #12]


	if(isCapacitive(channel) > 0) angle *=(-1.0f);
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 f817 	bl	80023ec <isCapacitive>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <calcXOR+0xcc>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80023ca:	60fb      	str	r3, [r7, #12]

	disableSetting = 0;
 80023cc:	4b03      	ldr	r3, [pc, #12]	; (80023dc <calcXOR+0xdc>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	701a      	strb	r2, [r3, #0]
	return angle;
 80023d2:	68fb      	ldr	r3, [r7, #12]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20002520 	.word	0x20002520
 80023e0:	200023a0 	.word	0x200023a0
 80023e4:	20002380 	.word	0x20002380
 80023e8:	43340000 	.word	0x43340000

080023ec <isCapacitive>:

uint8_t isCapacitive(uint8_t channel)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
	int res = 0;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
		for(int i = 0; i < 8; i++)
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	e01a      	b.n	8002436 <isCapacitive+0x4a>
		{
			if(data[crossingPoint[i]][channel*2] > 0) res++;
 8002400:	4a12      	ldr	r2, [pc, #72]	; (800244c <isCapacitive+0x60>)
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002408:	4618      	mov	r0, r3
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	005a      	lsls	r2, r3, #1
 800240e:	4910      	ldr	r1, [pc, #64]	; (8002450 <isCapacitive+0x64>)
 8002410:	4603      	mov	r3, r0
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	4403      	add	r3, r0
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4413      	add	r3, r2
 800241a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800241e:	2b00      	cmp	r3, #0
 8002420:	dd03      	ble.n	800242a <isCapacitive+0x3e>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	3301      	adds	r3, #1
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	e002      	b.n	8002430 <isCapacitive+0x44>
			else res--;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	3b01      	subs	r3, #1
 800242e:	60fb      	str	r3, [r7, #12]
		for(int i = 0; i < 8; i++)
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	3301      	adds	r3, #1
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2b07      	cmp	r3, #7
 800243a:	dde1      	ble.n	8002400 <isCapacitive+0x14>
		}
	return res;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	b2db      	uxtb	r3, r3
}
 8002440:	4618      	mov	r0, r3
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	bc80      	pop	{r7}
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	20002524 	.word	0x20002524
 8002450:	20000338 	.word	0x20000338
 8002454:	00000000 	.word	0x00000000

08002458 <printBufforData>:


void printBufforData()
{
 8002458:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 800245c:	b085      	sub	sp, #20
 800245e:	af02      	add	r7, sp, #8
	printf("Starting printing out data...\n");
 8002460:	4837      	ldr	r0, [pc, #220]	; (8002540 <printBufforData+0xe8>)
 8002462:	f004 ffb1 	bl	80073c8 <puts>
	while(indexCircBuffer!= 0);
 8002466:	bf00      	nop
 8002468:	4b36      	ldr	r3, [pc, #216]	; (8002544 <printBufforData+0xec>)
 800246a:	881b      	ldrh	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1fb      	bne.n	8002468 <printBufforData+0x10>
  __ASM volatile ("cpsid i" : : : "memory");
 8002470:	b672      	cpsid	i
}
 8002472:	bf00      	nop
	__disable_irq();
	printf("t,V,I\n");
 8002474:	4834      	ldr	r0, [pc, #208]	; (8002548 <printBufforData+0xf0>)
 8002476:	f004 ffa7 	bl	80073c8 <puts>
	printf("@3#\n");
 800247a:	4834      	ldr	r0, [pc, #208]	; (800254c <printBufforData+0xf4>)
 800247c:	f004 ffa4 	bl	80073c8 <puts>
	for(int i = correctionRMS; i < BUFFERSIZE; i++) printf("@4#%lu;%f;%f\n",time[i],((float)data[i][1])/(VOLTAGESCALE * OVERSAMPLING),((float)data[i][0])/(CURRENTSCALE * OVERSAMPLING));
 8002480:	4b33      	ldr	r3, [pc, #204]	; (8002550 <printBufforData+0xf8>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	607b      	str	r3, [r7, #4]
 8002486:	e03f      	b.n	8002508 <printBufforData+0xb0>
 8002488:	4a32      	ldr	r2, [pc, #200]	; (8002554 <printBufforData+0xfc>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8002490:	4931      	ldr	r1, [pc, #196]	; (8002558 <printBufforData+0x100>)
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	4413      	add	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	3302      	adds	r3, #2
 80024a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7fe fbf9 	bl	8000c9c <__aeabi_i2f>
 80024aa:	4603      	mov	r3, r0
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7fd ffbb 	bl	8000428 <__aeabi_f2d>
 80024b2:	a31f      	add	r3, pc, #124	; (adr r3, 8002530 <printBufforData+0xd8>)
 80024b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b8:	f7fe f938 	bl	800072c <__aeabi_ddiv>
 80024bc:	4602      	mov	r2, r0
 80024be:	460b      	mov	r3, r1
 80024c0:	4690      	mov	r8, r2
 80024c2:	4699      	mov	r9, r3
 80024c4:	4924      	ldr	r1, [pc, #144]	; (8002558 <printBufforData+0x100>)
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	4613      	mov	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	4413      	add	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	440b      	add	r3, r1
 80024d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7fe fbe0 	bl	8000c9c <__aeabi_i2f>
 80024dc:	4603      	mov	r3, r0
 80024de:	4618      	mov	r0, r3
 80024e0:	f7fd ffa2 	bl	8000428 <__aeabi_f2d>
 80024e4:	a314      	add	r3, pc, #80	; (adr r3, 8002538 <printBufforData+0xe0>)
 80024e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ea:	f7fe f91f 	bl	800072c <__aeabi_ddiv>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	e9cd 2300 	strd	r2, r3, [sp]
 80024f6:	4642      	mov	r2, r8
 80024f8:	464b      	mov	r3, r9
 80024fa:	4621      	mov	r1, r4
 80024fc:	4817      	ldr	r0, [pc, #92]	; (800255c <printBufforData+0x104>)
 80024fe:	f004 fec9 	bl	8007294 <iprintf>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	3301      	adds	r3, #1
 8002506:	607b      	str	r3, [r7, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800250e:	dbbb      	blt.n	8002488 <printBufforData+0x30>
	printf("@5#\n");
 8002510:	4813      	ldr	r0, [pc, #76]	; (8002560 <printBufforData+0x108>)
 8002512:	f004 ff59 	bl	80073c8 <puts>
	printf("Printing completed\n");
 8002516:	4813      	ldr	r0, [pc, #76]	; (8002564 <printBufforData+0x10c>)
 8002518:	f004 ff56 	bl	80073c8 <puts>
  __ASM volatile ("cpsie i" : : : "memory");
 800251c:	b662      	cpsie	i
}
 800251e:	bf00      	nop
	__enable_irq();
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 800252a:	bf00      	nop
 800252c:	f3af 8000 	nop.w
 8002530:	5c28f5c3 	.word	0x5c28f5c3
 8002534:	4044c28f 	.word	0x4044c28f
 8002538:	f5c28f5c 	.word	0xf5c28f5c
 800253c:	4079bc28 	.word	0x4079bc28
 8002540:	0800a040 	.word	0x0800a040
 8002544:	2000233c 	.word	0x2000233c
 8002548:	0800a060 	.word	0x0800a060
 800254c:	0800a068 	.word	0x0800a068
 8002550:	20002380 	.word	0x20002380
 8002554:	20001b38 	.word	0x20001b38
 8002558:	20000338 	.word	0x20000338
 800255c:	0800a06c 	.word	0x0800a06c
 8002560:	0800a07c 	.word	0x0800a07c
 8002564:	0800a080 	.word	0x0800a080

08002568 <turnOffInZero>:

void turnOffInZero(uint8_t pin)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
	PCF8574_check(pin);
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff f8fd 	bl	8001774 <PCF8574_check>
	pinToTurnOff |= (1 << pin);
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	2201      	movs	r2, #1
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	b25a      	sxtb	r2, r3
 8002584:	4b05      	ldr	r3, [pc, #20]	; (800259c <turnOffInZero+0x34>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	b25b      	sxtb	r3, r3
 800258a:	4313      	orrs	r3, r2
 800258c:	b25b      	sxtb	r3, r3
 800258e:	b2da      	uxtb	r2, r3
 8002590:	4b02      	ldr	r3, [pc, #8]	; (800259c <turnOffInZero+0x34>)
 8002592:	701a      	strb	r2, [r3, #0]
}
 8002594:	bf00      	nop
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20002534 	.word	0x20002534

080025a0 <execCommand>:

void execCommand(uint8_t commandNo, uint8_t arg)
{
 80025a0:	b590      	push	{r4, r7, lr}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	460a      	mov	r2, r1
 80025aa:	71fb      	strb	r3, [r7, #7]
 80025ac:	4613      	mov	r3, r2
 80025ae:	71bb      	strb	r3, [r7, #6]
	switch(commandNo)
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	3b64      	subs	r3, #100	; 0x64
 80025b4:	2b06      	cmp	r3, #6
 80025b6:	d852      	bhi.n	800265e <execCommand+0xbe>
 80025b8:	a201      	add	r2, pc, #4	; (adr r2, 80025c0 <execCommand+0x20>)
 80025ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025be:	bf00      	nop
 80025c0:	080025dd 	.word	0x080025dd
 80025c4:	080025e3 	.word	0x080025e3
 80025c8:	080025fd 	.word	0x080025fd
 80025cc:	0800261f 	.word	0x0800261f
 80025d0:	08002625 	.word	0x08002625
 80025d4:	0800262b 	.word	0x0800262b
 80025d8:	08002657 	.word	0x08002657
	{
		case 100:
		{
			CalibrateZero();
 80025dc:	f7ff fb48 	bl	8001c70 <CalibrateZero>
			break;
 80025e0:	e03d      	b.n	800265e <execCommand+0xbe>
		}
		case 101:
		{
			printf("@2#%u;%u\n",PCF8574_getState(), getState());
 80025e2:	f7ff f8e9 	bl	80017b8 <PCF8574_getState>
 80025e6:	4603      	mov	r3, r0
 80025e8:	461c      	mov	r4, r3
 80025ea:	f7ff f8f1 	bl	80017d0 <getState>
 80025ee:	4603      	mov	r3, r0
 80025f0:	461a      	mov	r2, r3
 80025f2:	4621      	mov	r1, r4
 80025f4:	481c      	ldr	r0, [pc, #112]	; (8002668 <execCommand+0xc8>)
 80025f6:	f004 fe4d 	bl	8007294 <iprintf>
			break;
 80025fa:	e030      	b.n	800265e <execCommand+0xbe>
		}
		case 102:
		{
			setState(arg);
 80025fc:	79bb      	ldrb	r3, [r7, #6]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff f8f0 	bl	80017e4 <setState>
			printf("@2#%u;%u\n",PCF8574_getState(), getState());
 8002604:	f7ff f8d8 	bl	80017b8 <PCF8574_getState>
 8002608:	4603      	mov	r3, r0
 800260a:	461c      	mov	r4, r3
 800260c:	f7ff f8e0 	bl	80017d0 <getState>
 8002610:	4603      	mov	r3, r0
 8002612:	461a      	mov	r2, r3
 8002614:	4621      	mov	r1, r4
 8002616:	4814      	ldr	r0, [pc, #80]	; (8002668 <execCommand+0xc8>)
 8002618:	f004 fe3c 	bl	8007294 <iprintf>
			break;
 800261c:	e01f      	b.n	800265e <execCommand+0xbe>
		}
		case 103:
		{
			sendCompensatorsData();
 800261e:	f7ff f989 	bl	8001934 <sendCompensatorsData>
			break;
 8002622:	e01c      	b.n	800265e <execCommand+0xbe>
		}
		case 104:
		{
			printBufforData();
 8002624:	f7ff ff18 	bl	8002458 <printBufforData>
			break;
 8002628:	e019      	b.n	800265e <execCommand+0xbe>
		}
		case 105:
		{
			if(getState() == 1)
 800262a:	f7ff f8d1 	bl	80017d0 <getState>
 800262e:	4603      	mov	r3, r0
 8002630:	2b01      	cmp	r3, #1
 8002632:	d113      	bne.n	800265c <execCommand+0xbc>
			{
				PCF8574_setState(arg);
 8002634:	79bb      	ldrb	r3, [r7, #6]
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff f88a 	bl	8001750 <PCF8574_setState>
				printf("@2#%u;%u\n",PCF8574_getState(), getState());
 800263c:	f7ff f8bc 	bl	80017b8 <PCF8574_getState>
 8002640:	4603      	mov	r3, r0
 8002642:	461c      	mov	r4, r3
 8002644:	f7ff f8c4 	bl	80017d0 <getState>
 8002648:	4603      	mov	r3, r0
 800264a:	461a      	mov	r2, r3
 800264c:	4621      	mov	r1, r4
 800264e:	4806      	ldr	r0, [pc, #24]	; (8002668 <execCommand+0xc8>)
 8002650:	f004 fe20 	bl	8007294 <iprintf>
			}
			break;
 8002654:	e002      	b.n	800265c <execCommand+0xbc>
		}
		case 106:
		{
			searchCompensators();
 8002656:	f7ff f8db 	bl	8001810 <searchCompensators>
			break;
 800265a:	e000      	b.n	800265e <execCommand+0xbe>
			break;
 800265c:	bf00      	nop
		}

	}
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bd90      	pop	{r4, r7, pc}
 8002666:	bf00      	nop
 8002668:	0800a094 	.word	0x0800a094

0800266c <getADC_Buffer>:

uint32_t* getADC_Buffer()
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
	return ADC_Buffer;
 8002670:	4b02      	ldr	r3, [pc, #8]	; (800267c <getADC_Buffer+0x10>)
}
 8002672:	4618      	mov	r0, r3
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	20000320 	.word	0x20000320

08002680 <gethalfOfADC_Buffer>:

uint32_t* gethalfOfADC_Buffer()
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
	return halfOfADC_Buffer;
 8002684:	4b02      	ldr	r3, [pc, #8]	; (8002690 <gethalfOfADC_Buffer+0x10>)
 8002686:	681b      	ldr	r3, [r3, #0]
}
 8002688:	4618      	mov	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	20000004 	.word	0x20000004
 8002694:	00000000 	.word	0x00000000

08002698 <getV>:

float getV(uint8_t channel)
{
 8002698:	b590      	push	{r4, r7, lr}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	71fb      	strb	r3, [r7, #7]
	return sqrt(((float)RMS[2*channel+1])/(BUFFERSIZE - correctionRMS)) / (VOLTAGESCALE * OVERSAMPLING);
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	3301      	adds	r3, #1
 80026a8:	4a19      	ldr	r2, [pc, #100]	; (8002710 <getV+0x78>)
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	4413      	add	r3, r2
 80026ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b2:	4610      	mov	r0, r2
 80026b4:	4619      	mov	r1, r3
 80026b6:	f7fe faff 	bl	8000cb8 <__aeabi_ul2f>
 80026ba:	4604      	mov	r4, r0
 80026bc:	4b15      	ldr	r3, [pc, #84]	; (8002714 <getV+0x7c>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe fae9 	bl	8000c9c <__aeabi_i2f>
 80026ca:	4603      	mov	r3, r0
 80026cc:	4619      	mov	r1, r3
 80026ce:	4620      	mov	r0, r4
 80026d0:	f7fe fbec 	bl	8000eac <__aeabi_fdiv>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd fea6 	bl	8000428 <__aeabi_f2d>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4610      	mov	r0, r2
 80026e2:	4619      	mov	r1, r3
 80026e4:	f007 fb68 	bl	8009db8 <sqrt>
 80026e8:	a307      	add	r3, pc, #28	; (adr r3, 8002708 <getV+0x70>)
 80026ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ee:	f7fe f81d 	bl	800072c <__aeabi_ddiv>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	4610      	mov	r0, r2
 80026f8:	4619      	mov	r1, r3
 80026fa:	f7fe f9c5 	bl	8000a88 <__aeabi_d2f>
 80026fe:	4603      	mov	r3, r0
}
 8002700:	4618      	mov	r0, r3
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	bd90      	pop	{r4, r7, pc}
 8002708:	5c28f5c3 	.word	0x5c28f5c3
 800270c:	4044c28f 	.word	0x4044c28f
 8002710:	20002350 	.word	0x20002350
 8002714:	20002380 	.word	0x20002380

08002718 <getI>:

float getI(uint8_t channel)
{
 8002718:	b590      	push	{r4, r7, lr}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
	return sqrt(((float)RMS[2*channel])/(BUFFERSIZE - correctionRMS)) / (CURRENTSCALE * OVERSAMPLING);
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	4a1a      	ldr	r2, [pc, #104]	; (8002790 <getI+0x78>)
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	4413      	add	r3, r2
 800272c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002730:	4610      	mov	r0, r2
 8002732:	4619      	mov	r1, r3
 8002734:	f7fe fac0 	bl	8000cb8 <__aeabi_ul2f>
 8002738:	4604      	mov	r4, r0
 800273a:	4b16      	ldr	r3, [pc, #88]	; (8002794 <getI+0x7c>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002742:	4618      	mov	r0, r3
 8002744:	f7fe faaa 	bl	8000c9c <__aeabi_i2f>
 8002748:	4603      	mov	r3, r0
 800274a:	4619      	mov	r1, r3
 800274c:	4620      	mov	r0, r4
 800274e:	f7fe fbad 	bl	8000eac <__aeabi_fdiv>
 8002752:	4603      	mov	r3, r0
 8002754:	4618      	mov	r0, r3
 8002756:	f7fd fe67 	bl	8000428 <__aeabi_f2d>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	4610      	mov	r0, r2
 8002760:	4619      	mov	r1, r3
 8002762:	f007 fb29 	bl	8009db8 <sqrt>
 8002766:	a308      	add	r3, pc, #32	; (adr r3, 8002788 <getI+0x70>)
 8002768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276c:	f7fd ffde 	bl	800072c <__aeabi_ddiv>
 8002770:	4602      	mov	r2, r0
 8002772:	460b      	mov	r3, r1
 8002774:	4610      	mov	r0, r2
 8002776:	4619      	mov	r1, r3
 8002778:	f7fe f986 	bl	8000a88 <__aeabi_d2f>
 800277c:	4603      	mov	r3, r0
}
 800277e:	4618      	mov	r0, r3
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	bd90      	pop	{r4, r7, pc}
 8002786:	bf00      	nop
 8002788:	f5c28f5c 	.word	0xf5c28f5c
 800278c:	4079bc28 	.word	0x4079bc28
 8002790:	20002350 	.word	0x20002350
 8002794:	20002380 	.word	0x20002380

08002798 <getP>:

float getP(uint8_t channel)
{
 8002798:	b5b0      	push	{r4, r5, r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
	return P[channel] /((BUFFERSIZE - correctionRMS) * VOLTAGESCALE * CURRENTSCALE * OVERSAMPLING * OVERSAMPLING);
 80027a2:	79fb      	ldrb	r3, [r7, #7]
 80027a4:	4a26      	ldr	r2, [pc, #152]	; (8002840 <getP+0xa8>)
 80027a6:	00db      	lsls	r3, r3, #3
 80027a8:	4413      	add	r3, r2
 80027aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ae:	4610      	mov	r0, r2
 80027b0:	4619      	mov	r1, r3
 80027b2:	f7fd fe63 	bl	800047c <__aeabi_l2d>
 80027b6:	4604      	mov	r4, r0
 80027b8:	460d      	mov	r5, r1
 80027ba:	4b22      	ldr	r3, [pc, #136]	; (8002844 <getP+0xac>)
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fd fe1e 	bl	8000404 <__aeabi_i2d>
 80027c8:	a319      	add	r3, pc, #100	; (adr r3, 8002830 <getP+0x98>)
 80027ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ce:	f7fd fe83 	bl	80004d8 <__aeabi_dmul>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4610      	mov	r0, r2
 80027d8:	4619      	mov	r1, r3
 80027da:	a317      	add	r3, pc, #92	; (adr r3, 8002838 <getP+0xa0>)
 80027dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e0:	f7fd fe7a 	bl	80004d8 <__aeabi_dmul>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4610      	mov	r0, r2
 80027ea:	4619      	mov	r1, r3
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	4b15      	ldr	r3, [pc, #84]	; (8002848 <getP+0xb0>)
 80027f2:	f7fd fe71 	bl	80004d8 <__aeabi_dmul>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	4610      	mov	r0, r2
 80027fc:	4619      	mov	r1, r3
 80027fe:	f04f 0200 	mov.w	r2, #0
 8002802:	4b11      	ldr	r3, [pc, #68]	; (8002848 <getP+0xb0>)
 8002804:	f7fd fe68 	bl	80004d8 <__aeabi_dmul>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4620      	mov	r0, r4
 800280e:	4629      	mov	r1, r5
 8002810:	f7fd ff8c 	bl	800072c <__aeabi_ddiv>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	4610      	mov	r0, r2
 800281a:	4619      	mov	r1, r3
 800281c:	f7fe f934 	bl	8000a88 <__aeabi_d2f>
 8002820:	4603      	mov	r3, r0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bdb0      	pop	{r4, r5, r7, pc}
 800282a:	bf00      	nop
 800282c:	f3af 8000 	nop.w
 8002830:	5c28f5c3 	.word	0x5c28f5c3
 8002834:	4014c28f 	.word	0x4014c28f
 8002838:	f5c28f5c 	.word	0xf5c28f5c
 800283c:	4049bc28 	.word	0x4049bc28
 8002840:	20002388 	.word	0x20002388
 8002844:	20002380 	.word	0x20002380
 8002848:	40200000 	.word	0x40200000

0800284c <getS>:

float getS(uint8_t channel)
{
 800284c:	b590      	push	{r4, r7, lr}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
	return getV(channel) * getI(channel);
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff ff1d 	bl	8002698 <getV>
 800285e:	4604      	mov	r4, r0
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff ff58 	bl	8002718 <getI>
 8002868:	4603      	mov	r3, r0
 800286a:	4619      	mov	r1, r3
 800286c:	4620      	mov	r0, r4
 800286e:	f7fe fa69 	bl	8000d44 <__aeabi_fmul>
 8002872:	4603      	mov	r3, r0
}
 8002874:	4618      	mov	r0, r3
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bd90      	pop	{r4, r7, pc}

0800287c <getQ>:

float getQ(uint8_t channel)
{
 800287c:	b590      	push	{r4, r7, lr}
 800287e:	b087      	sub	sp, #28
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	71fb      	strb	r3, [r7, #7]
	float P = getP(channel);
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff ff85 	bl	8002798 <getP>
 800288e:	6138      	str	r0, [r7, #16]
	float S = getS(channel);
 8002890:	79fb      	ldrb	r3, [r7, #7]
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff ffda 	bl	800284c <getS>
 8002898:	60f8      	str	r0, [r7, #12]
	float Q = sqrt(S*S-P*P);
 800289a:	68f9      	ldr	r1, [r7, #12]
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f7fe fa51 	bl	8000d44 <__aeabi_fmul>
 80028a2:	4603      	mov	r3, r0
 80028a4:	461c      	mov	r4, r3
 80028a6:	6939      	ldr	r1, [r7, #16]
 80028a8:	6938      	ldr	r0, [r7, #16]
 80028aa:	f7fe fa4b 	bl	8000d44 <__aeabi_fmul>
 80028ae:	4603      	mov	r3, r0
 80028b0:	4619      	mov	r1, r3
 80028b2:	4620      	mov	r0, r4
 80028b4:	f7fe f93c 	bl	8000b30 <__aeabi_fsub>
 80028b8:	4603      	mov	r3, r0
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fdb4 	bl	8000428 <__aeabi_f2d>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4610      	mov	r0, r2
 80028c6:	4619      	mov	r1, r3
 80028c8:	f007 fa76 	bl	8009db8 <sqrt>
 80028cc:	4602      	mov	r2, r0
 80028ce:	460b      	mov	r3, r1
 80028d0:	4610      	mov	r0, r2
 80028d2:	4619      	mov	r1, r3
 80028d4:	f7fe f8d8 	bl	8000a88 <__aeabi_d2f>
 80028d8:	4603      	mov	r3, r0
 80028da:	617b      	str	r3, [r7, #20]
	if(isCapacitive(channel) > 0) Q *=(-1.0f);
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7ff fd84 	bl	80023ec <isCapacitive>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <getQ+0x76>
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80028f0:	617b      	str	r3, [r7, #20]
	return Q;
 80028f2:	697b      	ldr	r3, [r7, #20]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	371c      	adds	r7, #28
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd90      	pop	{r4, r7, pc}

080028fc <getParams>:

void getParams(Params* p, uint8_t channel)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	70fb      	strb	r3, [r7, #3]

	p->V = getV(channel);
 8002908:	78fb      	ldrb	r3, [r7, #3]
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff fec4 	bl	8002698 <getV>
 8002910:	4602      	mov	r2, r0
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	601a      	str	r2, [r3, #0]
	p->I = getI(channel);
 8002916:	78fb      	ldrb	r3, [r7, #3]
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fefd 	bl	8002718 <getI>
 800291e:	4602      	mov	r2, r0
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	605a      	str	r2, [r3, #4]
	p->P = getP(channel);
 8002924:	78fb      	ldrb	r3, [r7, #3]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff ff36 	bl	8002798 <getP>
 800292c:	4602      	mov	r2, r0
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	609a      	str	r2, [r3, #8]
	p->S = getS(channel);
 8002932:	78fb      	ldrb	r3, [r7, #3]
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff ff89 	bl	800284c <getS>
 800293a:	4602      	mov	r2, r0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	60da      	str	r2, [r3, #12]
	p->Q = getQ(channel);
 8002940:	78fb      	ldrb	r3, [r7, #3]
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff ff9a 	bl	800287c <getQ>
 8002948:	4602      	mov	r2, r0
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	611a      	str	r2, [r3, #16]
	p->fi = calcXOR(channel);
 800294e:	78fb      	ldrb	r3, [r7, #3]
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fcd5 	bl	8002300 <calcXOR>
 8002956:	4602      	mov	r2, r0
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	615a      	str	r2, [r3, #20]
	return;
 800295c:	bf00      	nop
}
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <LL_SYSTICK_IsActiveCounterFlag>:
#include "stm32f1xx_hal.h"

int __io_putchar(int ch);

static inline uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8002968:	4b06      	ldr	r3, [pc, #24]	; (8002984 <LL_SYSTICK_IsActiveCounterFlag+0x20>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002974:	bf0c      	ite	eq
 8002976:	2301      	moveq	r3, #1
 8002978:	2300      	movne	r3, #0
 800297a:	b2db      	uxtb	r3, r3
}
 800297c:	4618      	mov	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr
 8002984:	e000e010 	.word	0xe000e010

08002988 <__io_putchar>:
 */
#include "smart_common.h"
#include "usart.h"

int __io_putchar(int ch)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b0a      	cmp	r3, #10
 8002994:	d102      	bne.n	800299c <__io_putchar+0x14>
    __io_putchar('\r');
 8002996:	200d      	movs	r0, #13
 8002998:	f7ff fff6 	bl	8002988 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800299c:	1d39      	adds	r1, r7, #4
 800299e:	f04f 33ff 	mov.w	r3, #4294967295
 80029a2:	2201      	movs	r2, #1
 80029a4:	4803      	ldr	r0, [pc, #12]	; (80029b4 <__io_putchar+0x2c>)
 80029a6:	f003 f8f0 	bl	8005b8a <HAL_UART_Transmit>
  return 1;
 80029aa:	2301      	movs	r3, #1
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20002560 	.word	0x20002560

080029b8 <getCurrentMicros>:

uint32_t getCurrentMicros(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
  /* Ensure COUNTFLAG is reset by reading SysTick control and status register */
  LL_SYSTICK_IsActiveCounterFlag();
 80029be:	f7ff ffd1 	bl	8002964 <LL_SYSTICK_IsActiveCounterFlag>
  uint32_t m = HAL_GetTick();
 80029c2:	f000 fb0f 	bl	8002fe4 <HAL_GetTick>
 80029c6:	60f8      	str	r0, [r7, #12]
  const uint32_t tms = SysTick->LOAD + 1;
 80029c8:	4b13      	ldr	r3, [pc, #76]	; (8002a18 <getCurrentMicros+0x60>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	3301      	adds	r3, #1
 80029ce:	60bb      	str	r3, [r7, #8]
  __IO uint32_t u = tms - SysTick->VAL;
 80029d0:	4b11      	ldr	r3, [pc, #68]	; (8002a18 <getCurrentMicros+0x60>)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	607b      	str	r3, [r7, #4]
  if (LL_SYSTICK_IsActiveCounterFlag()) {
 80029da:	f7ff ffc3 	bl	8002964 <LL_SYSTICK_IsActiveCounterFlag>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d007      	beq.n	80029f4 <getCurrentMicros+0x3c>
    m = HAL_GetTick();
 80029e4:	f000 fafe 	bl	8002fe4 <HAL_GetTick>
 80029e8:	60f8      	str	r0, [r7, #12]
    u = tms - SysTick->VAL;
 80029ea:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <getCurrentMicros+0x60>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	607b      	str	r3, [r7, #4]
  }
  return (m * 1000 + (u * 1000) / tms);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029fa:	fb03 f202 	mul.w	r2, r3, r2
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a04:	fb03 f101 	mul.w	r1, r3, r1
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a0e:	4413      	add	r3, r2
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	e000e010 	.word	0xe000e010

08002a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a22:	4b15      	ldr	r3, [pc, #84]	; (8002a78 <HAL_MspInit+0x5c>)
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	4a14      	ldr	r2, [pc, #80]	; (8002a78 <HAL_MspInit+0x5c>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	6193      	str	r3, [r2, #24]
 8002a2e:	4b12      	ldr	r3, [pc, #72]	; (8002a78 <HAL_MspInit+0x5c>)
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a3a:	4b0f      	ldr	r3, [pc, #60]	; (8002a78 <HAL_MspInit+0x5c>)
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	4a0e      	ldr	r2, [pc, #56]	; (8002a78 <HAL_MspInit+0x5c>)
 8002a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a44:	61d3      	str	r3, [r2, #28]
 8002a46:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <HAL_MspInit+0x5c>)
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a4e:	607b      	str	r3, [r7, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002a52:	4b0a      	ldr	r3, [pc, #40]	; (8002a7c <HAL_MspInit+0x60>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	60fb      	str	r3, [r7, #12]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	4a04      	ldr	r2, [pc, #16]	; (8002a7c <HAL_MspInit+0x60>)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40010000 	.word	0x40010000

08002a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a84:	e7fe      	b.n	8002a84 <NMI_Handler+0x4>

08002a86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a86:	b480      	push	{r7}
 8002a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a8a:	e7fe      	b.n	8002a8a <HardFault_Handler+0x4>

08002a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a90:	e7fe      	b.n	8002a90 <MemManage_Handler+0x4>

08002a92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a92:	b480      	push	{r7}
 8002a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a96:	e7fe      	b.n	8002a96 <BusFault_Handler+0x4>

08002a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a9c:	e7fe      	b.n	8002a9c <UsageFault_Handler+0x4>

08002a9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr

08002aaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr

08002ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bc80      	pop	{r7}
 8002ac0:	4770      	bx	lr

08002ac2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ac6:	f000 fa7b 	bl	8002fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ad4:	4802      	ldr	r0, [pc, #8]	; (8002ae0 <DMA1_Channel1_IRQHandler+0x10>)
 8002ad6:	f001 fb3f 	bl	8004158 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000264 	.word	0x20000264

08002ae4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002ae8:	4802      	ldr	r0, [pc, #8]	; (8002af4 <DMA1_Channel6_IRQHandler+0x10>)
 8002aea:	f001 fb35 	bl	8004158 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	200025a4 	.word	0x200025a4

08002af8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002afc:	4803      	ldr	r0, [pc, #12]	; (8002b0c <ADC1_2_IRQHandler+0x14>)
 8002afe:	f000 fc25 	bl	800334c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002b02:	4803      	ldr	r0, [pc, #12]	; (8002b10 <ADC1_2_IRQHandler+0x18>)
 8002b04:	f000 fc22 	bl	800334c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002b08:	bf00      	nop
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20000204 	.word	0x20000204
 8002b10:	20000234 	.word	0x20000234

08002b14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b18:	4802      	ldr	r0, [pc, #8]	; (8002b24 <USART2_IRQHandler+0x10>)
 8002b1a:	f003 f917 	bl	8005d4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20002560 	.word	0x20002560

08002b28 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002b2c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002b30:	f001 fde2 	bl	80046f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b34:	bf00      	nop
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
	return 1;
 8002b3c:	2301      	movs	r3, #1
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr

08002b46 <_kill>:

int _kill(int pid, int sig)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b082      	sub	sp, #8
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
 8002b4e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b50:	f003 fe1c 	bl	800678c <__errno>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2216      	movs	r2, #22
 8002b58:	601a      	str	r2, [r3, #0]
	return -1;
 8002b5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <_exit>:

void _exit (int status)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b082      	sub	sp, #8
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b6e:	f04f 31ff 	mov.w	r1, #4294967295
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7ff ffe7 	bl	8002b46 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b78:	e7fe      	b.n	8002b78 <_exit+0x12>

08002b7a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b086      	sub	sp, #24
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	60f8      	str	r0, [r7, #12]
 8002b82:	60b9      	str	r1, [r7, #8]
 8002b84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	e00a      	b.n	8002ba2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b8c:	f3af 8000 	nop.w
 8002b90:	4601      	mov	r1, r0
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	1c5a      	adds	r2, r3, #1
 8002b96:	60ba      	str	r2, [r7, #8]
 8002b98:	b2ca      	uxtb	r2, r1
 8002b9a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	617b      	str	r3, [r7, #20]
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	dbf0      	blt.n	8002b8c <_read+0x12>
	}

return len;
 8002baa:	687b      	ldr	r3, [r7, #4]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	617b      	str	r3, [r7, #20]
 8002bc4:	e009      	b.n	8002bda <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	1c5a      	adds	r2, r3, #1
 8002bca:	60ba      	str	r2, [r7, #8]
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff feda 	bl	8002988 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	617b      	str	r3, [r7, #20]
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	dbf1      	blt.n	8002bc6 <_write+0x12>
	}
	return len;
 8002be2:	687b      	ldr	r3, [r7, #4]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <_close>:

int _close(int file)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
	return -1;
 8002bf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr

08002c02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
 8002c0a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c12:	605a      	str	r2, [r3, #4]
	return 0;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bc80      	pop	{r7}
 8002c1e:	4770      	bx	lr

08002c20 <_isatty>:

int _isatty(int file)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
	return 1;
 8002c28:	2301      	movs	r3, #1
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bc80      	pop	{r7}
 8002c32:	4770      	bx	lr

08002c34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
	return 0;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3714      	adds	r7, #20
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr

08002c4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c54:	4a14      	ldr	r2, [pc, #80]	; (8002ca8 <_sbrk+0x5c>)
 8002c56:	4b15      	ldr	r3, [pc, #84]	; (8002cac <_sbrk+0x60>)
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c60:	4b13      	ldr	r3, [pc, #76]	; (8002cb0 <_sbrk+0x64>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d102      	bne.n	8002c6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c68:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <_sbrk+0x64>)
 8002c6a:	4a12      	ldr	r2, [pc, #72]	; (8002cb4 <_sbrk+0x68>)
 8002c6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c6e:	4b10      	ldr	r3, [pc, #64]	; (8002cb0 <_sbrk+0x64>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4413      	add	r3, r2
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d207      	bcs.n	8002c8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c7c:	f003 fd86 	bl	800678c <__errno>
 8002c80:	4603      	mov	r3, r0
 8002c82:	220c      	movs	r2, #12
 8002c84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c86:	f04f 33ff 	mov.w	r3, #4294967295
 8002c8a:	e009      	b.n	8002ca0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c8c:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <_sbrk+0x64>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c92:	4b07      	ldr	r3, [pc, #28]	; (8002cb0 <_sbrk+0x64>)
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4413      	add	r3, r2
 8002c9a:	4a05      	ldr	r2, [pc, #20]	; (8002cb0 <_sbrk+0x64>)
 8002c9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3718      	adds	r7, #24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	20005000 	.word	0x20005000
 8002cac:	00000400 	.word	0x00000400
 8002cb0:	20002538 	.word	0x20002538
 8002cb4:	20002600 	.word	0x20002600

08002cb8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cbc:	bf00      	nop
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr

08002cc4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cc8:	4b11      	ldr	r3, [pc, #68]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cca:	4a12      	ldr	r2, [pc, #72]	; (8002d14 <MX_USART2_UART_Init+0x50>)
 8002ccc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cce:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cd6:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ce2:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ce8:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cea:	220c      	movs	r2, #12
 8002cec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cee:	4b08      	ldr	r3, [pc, #32]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cf4:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cfa:	4805      	ldr	r0, [pc, #20]	; (8002d10 <MX_USART2_UART_Init+0x4c>)
 8002cfc:	f002 fef8 	bl	8005af0 <HAL_UART_Init>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d06:	f7fe ff3a 	bl	8001b7e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20002560 	.word	0x20002560
 8002d14:	40004400 	.word	0x40004400

08002d18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b088      	sub	sp, #32
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d20:	f107 0310 	add.w	r3, r7, #16
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a2e      	ldr	r2, [pc, #184]	; (8002dec <HAL_UART_MspInit+0xd4>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d155      	bne.n	8002de4 <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d38:	4b2d      	ldr	r3, [pc, #180]	; (8002df0 <HAL_UART_MspInit+0xd8>)
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	4a2c      	ldr	r2, [pc, #176]	; (8002df0 <HAL_UART_MspInit+0xd8>)
 8002d3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d42:	61d3      	str	r3, [r2, #28]
 8002d44:	4b2a      	ldr	r3, [pc, #168]	; (8002df0 <HAL_UART_MspInit+0xd8>)
 8002d46:	69db      	ldr	r3, [r3, #28]
 8002d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d50:	4b27      	ldr	r3, [pc, #156]	; (8002df0 <HAL_UART_MspInit+0xd8>)
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	4a26      	ldr	r2, [pc, #152]	; (8002df0 <HAL_UART_MspInit+0xd8>)
 8002d56:	f043 0304 	orr.w	r3, r3, #4
 8002d5a:	6193      	str	r3, [r2, #24]
 8002d5c:	4b24      	ldr	r3, [pc, #144]	; (8002df0 <HAL_UART_MspInit+0xd8>)
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	f003 0304 	and.w	r3, r3, #4
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin;
 8002d68:	2304      	movs	r3, #4
 8002d6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d70:	2303      	movs	r3, #3
 8002d72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8002d74:	f107 0310 	add.w	r3, r7, #16
 8002d78:	4619      	mov	r1, r3
 8002d7a:	481e      	ldr	r0, [pc, #120]	; (8002df4 <HAL_UART_MspInit+0xdc>)
 8002d7c:	f001 fb20 	bl	80043c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART_RX_Pin;
 8002d80:	2308      	movs	r3, #8
 8002d82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8002d8c:	f107 0310 	add.w	r3, r7, #16
 8002d90:	4619      	mov	r1, r3
 8002d92:	4818      	ldr	r0, [pc, #96]	; (8002df4 <HAL_UART_MspInit+0xdc>)
 8002d94:	f001 fb14 	bl	80043c0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002d98:	4b17      	ldr	r3, [pc, #92]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002d9a:	4a18      	ldr	r2, [pc, #96]	; (8002dfc <HAL_UART_MspInit+0xe4>)
 8002d9c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d9e:	4b16      	ldr	r3, [pc, #88]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002da4:	4b14      	ldr	r3, [pc, #80]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002daa:	4b13      	ldr	r3, [pc, #76]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002dac:	2280      	movs	r2, #128	; 0x80
 8002dae:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002db0:	4b11      	ldr	r3, [pc, #68]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002db6:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002dbc:	4b0e      	ldr	r3, [pc, #56]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002dc8:	480b      	ldr	r0, [pc, #44]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002dca:	f001 f85b 	bl	8003e84 <HAL_DMA_Init>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8002dd4:	f7fe fed3 	bl	8001b7e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4a07      	ldr	r2, [pc, #28]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002ddc:	639a      	str	r2, [r3, #56]	; 0x38
 8002dde:	4a06      	ldr	r2, [pc, #24]	; (8002df8 <HAL_UART_MspInit+0xe0>)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002de4:	bf00      	nop
 8002de6:	3720      	adds	r7, #32
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40004400 	.word	0x40004400
 8002df0:	40021000 	.word	0x40021000
 8002df4:	40010800 	.word	0x40010800
 8002df8:	200025a4 	.word	0x200025a4
 8002dfc:	4002006c 	.word	0x4002006c

08002e00 <UART_Start>:
  }
}

/* USER CODE BEGIN 1 */
void UART_Start()
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, received, 16);
 8002e04:	2210      	movs	r2, #16
 8002e06:	4903      	ldr	r1, [pc, #12]	; (8002e14 <UART_Start+0x14>)
 8002e08:	4803      	ldr	r0, [pc, #12]	; (8002e18 <UART_Start+0x18>)
 8002e0a:	f002 ff50 	bl	8005cae <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002e0e:	bf00      	nop
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	2000253c 	.word	0x2000253c
 8002e18:	20002560 	.word	0x20002560

08002e1c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	460b      	mov	r3, r1
 8002e26:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == USART2)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a0a      	ldr	r2, [pc, #40]	; (8002e58 <HAL_UARTEx_RxEventCallback+0x3c>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d10e      	bne.n	8002e50 <HAL_UARTEx_RxEventCallback+0x34>
	{
	    memcpy(command,received,Size);
 8002e32:	887b      	ldrh	r3, [r7, #2]
 8002e34:	461a      	mov	r2, r3
 8002e36:	4909      	ldr	r1, [pc, #36]	; (8002e5c <HAL_UARTEx_RxEventCallback+0x40>)
 8002e38:	4809      	ldr	r0, [pc, #36]	; (8002e60 <HAL_UARTEx_RxEventCallback+0x44>)
 8002e3a:	f003 fcd9 	bl	80067f0 <memcpy>
		command_size = Size;
 8002e3e:	887b      	ldrh	r3, [r7, #2]
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	4b08      	ldr	r3, [pc, #32]	; (8002e64 <HAL_UARTEx_RxEventCallback+0x48>)
 8002e44:	701a      	strb	r2, [r3, #0]
	    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, received, 16);
 8002e46:	2210      	movs	r2, #16
 8002e48:	4904      	ldr	r1, [pc, #16]	; (8002e5c <HAL_UARTEx_RxEventCallback+0x40>)
 8002e4a:	4807      	ldr	r0, [pc, #28]	; (8002e68 <HAL_UARTEx_RxEventCallback+0x4c>)
 8002e4c:	f002 ff2f 	bl	8005cae <HAL_UARTEx_ReceiveToIdle_DMA>
	    //printf("%d:%s\n",Size,received);
	}
}
 8002e50:	bf00      	nop
 8002e52:	3708      	adds	r7, #8
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40004400 	.word	0x40004400
 8002e5c:	2000253c 	.word	0x2000253c
 8002e60:	2000254c 	.word	0x2000254c
 8002e64:	2000255c 	.word	0x2000255c
 8002e68:	20002560 	.word	0x20002560

08002e6c <handleRecivedData>:

void handleRecivedData()
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
	unsigned int commandNo, arg = 0;
 8002e72:	2300      	movs	r3, #0
 8002e74:	603b      	str	r3, [r7, #0]
	if(command_size > 0)
 8002e76:	4b18      	ldr	r3, [pc, #96]	; (8002ed8 <handleRecivedData+0x6c>)
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d029      	beq.n	8002ed2 <handleRecivedData+0x66>
	{
		if(command[0] == '@' && command[4] == '#')
 8002e7e:	4b17      	ldr	r3, [pc, #92]	; (8002edc <handleRecivedData+0x70>)
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	2b40      	cmp	r3, #64	; 0x40
 8002e84:	d120      	bne.n	8002ec8 <handleRecivedData+0x5c>
 8002e86:	4b15      	ldr	r3, [pc, #84]	; (8002edc <handleRecivedData+0x70>)
 8002e88:	791b      	ldrb	r3, [r3, #4]
 8002e8a:	2b23      	cmp	r3, #35	; 0x23
 8002e8c:	d11c      	bne.n	8002ec8 <handleRecivedData+0x5c>
		{
			if(command_size == 10) sscanf((char*)command,"@%u#%u#",&commandNo,&arg);
 8002e8e:	4b12      	ldr	r3, [pc, #72]	; (8002ed8 <handleRecivedData+0x6c>)
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	2b0a      	cmp	r3, #10
 8002e94:	d106      	bne.n	8002ea4 <handleRecivedData+0x38>
 8002e96:	463b      	mov	r3, r7
 8002e98:	1d3a      	adds	r2, r7, #4
 8002e9a:	4911      	ldr	r1, [pc, #68]	; (8002ee0 <handleRecivedData+0x74>)
 8002e9c:	480f      	ldr	r0, [pc, #60]	; (8002edc <handleRecivedData+0x70>)
 8002e9e:	f004 faab 	bl	80073f8 <siscanf>
 8002ea2:	e009      	b.n	8002eb8 <handleRecivedData+0x4c>
			else if(command_size == 6) sscanf((char*)command,"@%u#",&commandNo);
 8002ea4:	4b0c      	ldr	r3, [pc, #48]	; (8002ed8 <handleRecivedData+0x6c>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	2b06      	cmp	r3, #6
 8002eaa:	d111      	bne.n	8002ed0 <handleRecivedData+0x64>
 8002eac:	1d3b      	adds	r3, r7, #4
 8002eae:	461a      	mov	r2, r3
 8002eb0:	490c      	ldr	r1, [pc, #48]	; (8002ee4 <handleRecivedData+0x78>)
 8002eb2:	480a      	ldr	r0, [pc, #40]	; (8002edc <handleRecivedData+0x70>)
 8002eb4:	f004 faa0 	bl	80073f8 <siscanf>
			else return;

			execCommand((uint8_t)commandNo,(uint8_t)arg);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	4611      	mov	r1, r2
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff fb6c 	bl	80025a0 <execCommand>
		}
		command_size = 0;
 8002ec8:	4b03      	ldr	r3, [pc, #12]	; (8002ed8 <handleRecivedData+0x6c>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	701a      	strb	r2, [r3, #0]
 8002ece:	e000      	b.n	8002ed2 <handleRecivedData+0x66>
			else return;
 8002ed0:	bf00      	nop
	}
}
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	2000255c 	.word	0x2000255c
 8002edc:	2000254c 	.word	0x2000254c
 8002ee0:	0800a0a0 	.word	0x0800a0a0
 8002ee4:	0800a0a8 	.word	0x0800a0a8

08002ee8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ee8:	480c      	ldr	r0, [pc, #48]	; (8002f1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002eea:	490d      	ldr	r1, [pc, #52]	; (8002f20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002eec:	4a0d      	ldr	r2, [pc, #52]	; (8002f24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ef0:	e002      	b.n	8002ef8 <LoopCopyDataInit>

08002ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ef6:	3304      	adds	r3, #4

08002ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002efc:	d3f9      	bcc.n	8002ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002efe:	4a0a      	ldr	r2, [pc, #40]	; (8002f28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f00:	4c0a      	ldr	r4, [pc, #40]	; (8002f2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f04:	e001      	b.n	8002f0a <LoopFillZerobss>

08002f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f08:	3204      	adds	r2, #4

08002f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f0c:	d3fb      	bcc.n	8002f06 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f0e:	f7ff fed3 	bl	8002cb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f12:	f003 fc41 	bl	8006798 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f16:	f7fe fd35 	bl	8001984 <main>
  bx lr
 8002f1a:	4770      	bx	lr
  ldr r0, =_sdata
 8002f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f20:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002f24:	0800a4f0 	.word	0x0800a4f0
  ldr r2, =_sbss
 8002f28:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002f2c:	200025fc 	.word	0x200025fc

08002f30 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f30:	e7fe      	b.n	8002f30 <CAN1_RX1_IRQHandler>
	...

08002f34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f38:	4b08      	ldr	r3, [pc, #32]	; (8002f5c <HAL_Init+0x28>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a07      	ldr	r2, [pc, #28]	; (8002f5c <HAL_Init+0x28>)
 8002f3e:	f043 0310 	orr.w	r3, r3, #16
 8002f42:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f44:	2003      	movs	r0, #3
 8002f46:	f000 ff5b 	bl	8003e00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	f000 f808 	bl	8002f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f50:	f7ff fd64 	bl	8002a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f54:	2300      	movs	r3, #0
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40022000 	.word	0x40022000

08002f60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f68:	4b12      	ldr	r3, [pc, #72]	; (8002fb4 <HAL_InitTick+0x54>)
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	4b12      	ldr	r3, [pc, #72]	; (8002fb8 <HAL_InitTick+0x58>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	4619      	mov	r1, r3
 8002f72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f000 ff73 	bl	8003e6a <HAL_SYSTICK_Config>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e00e      	b.n	8002fac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2b0f      	cmp	r3, #15
 8002f92:	d80a      	bhi.n	8002faa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f94:	2200      	movs	r2, #0
 8002f96:	6879      	ldr	r1, [r7, #4]
 8002f98:	f04f 30ff 	mov.w	r0, #4294967295
 8002f9c:	f000 ff3b 	bl	8003e16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fa0:	4a06      	ldr	r2, [pc, #24]	; (8002fbc <HAL_InitTick+0x5c>)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	e000      	b.n	8002fac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	20000008 	.word	0x20000008
 8002fb8:	20000010 	.word	0x20000010
 8002fbc:	2000000c 	.word	0x2000000c

08002fc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fc4:	4b05      	ldr	r3, [pc, #20]	; (8002fdc <HAL_IncTick+0x1c>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	4b05      	ldr	r3, [pc, #20]	; (8002fe0 <HAL_IncTick+0x20>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4413      	add	r3, r2
 8002fd0:	4a03      	ldr	r2, [pc, #12]	; (8002fe0 <HAL_IncTick+0x20>)
 8002fd2:	6013      	str	r3, [r2, #0]
}
 8002fd4:	bf00      	nop
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr
 8002fdc:	20000010 	.word	0x20000010
 8002fe0:	200025e8 	.word	0x200025e8

08002fe4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe8:	4b02      	ldr	r3, [pc, #8]	; (8002ff4 <HAL_GetTick+0x10>)
 8002fea:	681b      	ldr	r3, [r3, #0]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bc80      	pop	{r7}
 8002ff2:	4770      	bx	lr
 8002ff4:	200025e8 	.word	0x200025e8

08002ff8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003000:	f7ff fff0 	bl	8002fe4 <HAL_GetTick>
 8003004:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003010:	d005      	beq.n	800301e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003012:	4b0a      	ldr	r3, [pc, #40]	; (800303c <HAL_Delay+0x44>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	461a      	mov	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800301e:	bf00      	nop
 8003020:	f7ff ffe0 	bl	8002fe4 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	429a      	cmp	r2, r3
 800302e:	d8f7      	bhi.n	8003020 <HAL_Delay+0x28>
  {
  }
}
 8003030:	bf00      	nop
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	20000010 	.word	0x20000010

08003040 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003048:	2300      	movs	r3, #0
 800304a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800304c:	2300      	movs	r3, #0
 800304e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003054:	2300      	movs	r3, #0
 8003056:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e0be      	b.n	80031e0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306c:	2b00      	cmp	r3, #0
 800306e:	d109      	bne.n	8003084 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7fe f8ee 	bl	8001260 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 fb89 	bl	800379c <ADC_ConversionStop_Disable>
 800308a:	4603      	mov	r3, r0
 800308c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003092:	f003 0310 	and.w	r3, r3, #16
 8003096:	2b00      	cmp	r3, #0
 8003098:	f040 8099 	bne.w	80031ce <HAL_ADC_Init+0x18e>
 800309c:	7dfb      	ldrb	r3, [r7, #23]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f040 8095 	bne.w	80031ce <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030ac:	f023 0302 	bic.w	r3, r3, #2
 80030b0:	f043 0202 	orr.w	r2, r3, #2
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030c0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	7b1b      	ldrb	r3, [r3, #12]
 80030c6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80030c8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030d8:	d003      	beq.n	80030e2 <HAL_ADC_Init+0xa2>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d102      	bne.n	80030e8 <HAL_ADC_Init+0xa8>
 80030e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030e6:	e000      	b.n	80030ea <HAL_ADC_Init+0xaa>
 80030e8:	2300      	movs	r3, #0
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	7d1b      	ldrb	r3, [r3, #20]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d119      	bne.n	800312c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	7b1b      	ldrb	r3, [r3, #12]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d109      	bne.n	8003114 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	3b01      	subs	r3, #1
 8003106:	035a      	lsls	r2, r3, #13
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	4313      	orrs	r3, r2
 800310c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	e00b      	b.n	800312c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003118:	f043 0220 	orr.w	r2, r3, #32
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003124:	f043 0201 	orr.w	r2, r3, #1
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	430a      	orrs	r2, r1
 800313e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689a      	ldr	r2, [r3, #8]
 8003146:	4b28      	ldr	r3, [pc, #160]	; (80031e8 <HAL_ADC_Init+0x1a8>)
 8003148:	4013      	ands	r3, r2
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	6812      	ldr	r2, [r2, #0]
 800314e:	68b9      	ldr	r1, [r7, #8]
 8003150:	430b      	orrs	r3, r1
 8003152:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800315c:	d003      	beq.n	8003166 <HAL_ADC_Init+0x126>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d104      	bne.n	8003170 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	3b01      	subs	r3, #1
 800316c:	051b      	lsls	r3, r3, #20
 800316e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003176:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	430a      	orrs	r2, r1
 8003182:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	4b18      	ldr	r3, [pc, #96]	; (80031ec <HAL_ADC_Init+0x1ac>)
 800318c:	4013      	ands	r3, r2
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	429a      	cmp	r2, r3
 8003192:	d10b      	bne.n	80031ac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319e:	f023 0303 	bic.w	r3, r3, #3
 80031a2:	f043 0201 	orr.w	r2, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80031aa:	e018      	b.n	80031de <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b0:	f023 0312 	bic.w	r3, r3, #18
 80031b4:	f043 0210 	orr.w	r2, r3, #16
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c0:	f043 0201 	orr.w	r2, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80031cc:	e007      	b.n	80031de <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d2:	f043 0210 	orr.w	r2, r3, #16
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031de:	7dfb      	ldrb	r3, [r7, #23]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3718      	adds	r7, #24
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	ffe1f7fd 	.word	0xffe1f7fd
 80031ec:	ff1f0efe 	.word	0xff1f0efe

080031f0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003202:	2b01      	cmp	r3, #1
 8003204:	d101      	bne.n	800320a <HAL_ADC_Start+0x1a>
 8003206:	2302      	movs	r3, #2
 8003208:	e098      	b.n	800333c <HAL_ADC_Start+0x14c>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 fa68 	bl	80036e8 <ADC_Enable>
 8003218:	4603      	mov	r3, r0
 800321a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800321c:	7bfb      	ldrb	r3, [r7, #15]
 800321e:	2b00      	cmp	r3, #0
 8003220:	f040 8087 	bne.w	8003332 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003228:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800322c:	f023 0301 	bic.w	r3, r3, #1
 8003230:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a41      	ldr	r2, [pc, #260]	; (8003344 <HAL_ADC_Start+0x154>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d105      	bne.n	800324e <HAL_ADC_Start+0x5e>
 8003242:	4b41      	ldr	r3, [pc, #260]	; (8003348 <HAL_ADC_Start+0x158>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d115      	bne.n	800327a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003252:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003264:	2b00      	cmp	r3, #0
 8003266:	d026      	beq.n	80032b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003270:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003278:	e01d      	b.n	80032b6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a2f      	ldr	r2, [pc, #188]	; (8003348 <HAL_ADC_Start+0x158>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d004      	beq.n	800329a <HAL_ADC_Start+0xaa>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a2b      	ldr	r2, [pc, #172]	; (8003344 <HAL_ADC_Start+0x154>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d10d      	bne.n	80032b6 <HAL_ADC_Start+0xc6>
 800329a:	4b2b      	ldr	r3, [pc, #172]	; (8003348 <HAL_ADC_Start+0x158>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d007      	beq.n	80032b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d006      	beq.n	80032d0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c6:	f023 0206 	bic.w	r2, r3, #6
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80032ce:	e002      	b.n	80032d6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f06f 0202 	mvn.w	r2, #2
 80032e6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80032f2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80032f6:	d113      	bne.n	8003320 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032fc:	4a11      	ldr	r2, [pc, #68]	; (8003344 <HAL_ADC_Start+0x154>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d105      	bne.n	800330e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003302:	4b11      	ldr	r3, [pc, #68]	; (8003348 <HAL_ADC_Start+0x158>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800330a:	2b00      	cmp	r3, #0
 800330c:	d108      	bne.n	8003320 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800331c:	609a      	str	r2, [r3, #8]
 800331e:	e00c      	b.n	800333a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689a      	ldr	r2, [r3, #8]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800332e:	609a      	str	r2, [r3, #8]
 8003330:	e003      	b.n	800333a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800333a:	7bfb      	ldrb	r3, [r7, #15]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40012800 	.word	0x40012800
 8003348:	40012400 	.word	0x40012400

0800334c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f003 0320 	and.w	r3, r3, #32
 800335e:	2b20      	cmp	r3, #32
 8003360:	d140      	bne.n	80033e4 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0302 	and.w	r3, r3, #2
 800336c:	2b02      	cmp	r3, #2
 800336e:	d139      	bne.n	80033e4 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003374:	f003 0310 	and.w	r3, r3, #16
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003380:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003392:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003396:	d11d      	bne.n	80033d4 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800339c:	2b00      	cmp	r3, #0
 800339e:	d119      	bne.n	80033d4 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	685a      	ldr	r2, [r3, #4]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0220 	bic.w	r2, r2, #32
 80033ae:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d105      	bne.n	80033d4 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033cc:	f043 0201 	orr.w	r2, r3, #1
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f7fe f860 	bl	800149a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f06f 0212 	mvn.w	r2, #18
 80033e2:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ee:	2b80      	cmp	r3, #128	; 0x80
 80033f0:	d14f      	bne.n	8003492 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	d148      	bne.n	8003492 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003404:	f003 0310 	and.w	r3, r3, #16
 8003408:	2b00      	cmp	r3, #0
 800340a:	d105      	bne.n	8003418 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003410:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003422:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003426:	d012      	beq.n	800344e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003432:	2b00      	cmp	r3, #0
 8003434:	d125      	bne.n	8003482 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003440:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003444:	d11d      	bne.n	8003482 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800344a:	2b00      	cmp	r3, #0
 800344c:	d119      	bne.n	8003482 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800345c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003462:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003472:	2b00      	cmp	r3, #0
 8003474:	d105      	bne.n	8003482 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347a:	f043 0201 	orr.w	r2, r3, #1
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 fb94 	bl	8003bb0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f06f 020c 	mvn.w	r2, #12
 8003490:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800349c:	2b40      	cmp	r3, #64	; 0x40
 800349e:	d114      	bne.n	80034ca <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d10d      	bne.n	80034ca <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f809 	bl	80034d2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f06f 0201 	mvn.w	r2, #1
 80034c8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80034ca:	bf00      	nop
 80034cc:	3708      	adds	r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}

080034d2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80034d2:	b480      	push	{r7}
 80034d4:	b083      	sub	sp, #12
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80034da:	bf00      	nop
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	bc80      	pop	{r7}
 80034e2:	4770      	bx	lr

080034e4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bc80      	pop	{r7}
 80034f4:	4770      	bx	lr
	...

080034f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003502:	2300      	movs	r3, #0
 8003504:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003506:	2300      	movs	r3, #0
 8003508:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003510:	2b01      	cmp	r3, #1
 8003512:	d101      	bne.n	8003518 <HAL_ADC_ConfigChannel+0x20>
 8003514:	2302      	movs	r3, #2
 8003516:	e0dc      	b.n	80036d2 <HAL_ADC_ConfigChannel+0x1da>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b06      	cmp	r3, #6
 8003526:	d81c      	bhi.n	8003562 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685a      	ldr	r2, [r3, #4]
 8003532:	4613      	mov	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	4413      	add	r3, r2
 8003538:	3b05      	subs	r3, #5
 800353a:	221f      	movs	r2, #31
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43db      	mvns	r3, r3
 8003542:	4019      	ands	r1, r3
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	6818      	ldr	r0, [r3, #0]
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	4613      	mov	r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	4413      	add	r3, r2
 8003552:	3b05      	subs	r3, #5
 8003554:	fa00 f203 	lsl.w	r2, r0, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	635a      	str	r2, [r3, #52]	; 0x34
 8003560:	e03c      	b.n	80035dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b0c      	cmp	r3, #12
 8003568:	d81c      	bhi.n	80035a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	4613      	mov	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4413      	add	r3, r2
 800357a:	3b23      	subs	r3, #35	; 0x23
 800357c:	221f      	movs	r2, #31
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43db      	mvns	r3, r3
 8003584:	4019      	ands	r1, r3
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	6818      	ldr	r0, [r3, #0]
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685a      	ldr	r2, [r3, #4]
 800358e:	4613      	mov	r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	4413      	add	r3, r2
 8003594:	3b23      	subs	r3, #35	; 0x23
 8003596:	fa00 f203 	lsl.w	r2, r0, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	631a      	str	r2, [r3, #48]	; 0x30
 80035a2:	e01b      	b.n	80035dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	4613      	mov	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4413      	add	r3, r2
 80035b4:	3b41      	subs	r3, #65	; 0x41
 80035b6:	221f      	movs	r2, #31
 80035b8:	fa02 f303 	lsl.w	r3, r2, r3
 80035bc:	43db      	mvns	r3, r3
 80035be:	4019      	ands	r1, r3
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	6818      	ldr	r0, [r3, #0]
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	3b41      	subs	r3, #65	; 0x41
 80035d0:	fa00 f203 	lsl.w	r2, r0, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	430a      	orrs	r2, r1
 80035da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2b09      	cmp	r3, #9
 80035e2:	d91c      	bls.n	800361e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68d9      	ldr	r1, [r3, #12]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	4613      	mov	r3, r2
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	4413      	add	r3, r2
 80035f4:	3b1e      	subs	r3, #30
 80035f6:	2207      	movs	r2, #7
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	43db      	mvns	r3, r3
 80035fe:	4019      	ands	r1, r3
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	6898      	ldr	r0, [r3, #8]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4613      	mov	r3, r2
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	3b1e      	subs	r3, #30
 8003610:	fa00 f203 	lsl.w	r2, r0, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	60da      	str	r2, [r3, #12]
 800361c:	e019      	b.n	8003652 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6919      	ldr	r1, [r3, #16]
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	4613      	mov	r3, r2
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	4413      	add	r3, r2
 800362e:	2207      	movs	r2, #7
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	4019      	ands	r1, r3
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	6898      	ldr	r0, [r3, #8]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	4613      	mov	r3, r2
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	4413      	add	r3, r2
 8003646:	fa00 f203 	lsl.w	r2, r0, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2b10      	cmp	r3, #16
 8003658:	d003      	beq.n	8003662 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800365e:	2b11      	cmp	r3, #17
 8003660:	d132      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a1d      	ldr	r2, [pc, #116]	; (80036dc <HAL_ADC_ConfigChannel+0x1e4>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d125      	bne.n	80036b8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d126      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003688:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2b10      	cmp	r3, #16
 8003690:	d11a      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003692:	4b13      	ldr	r3, [pc, #76]	; (80036e0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a13      	ldr	r2, [pc, #76]	; (80036e4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	0c9a      	lsrs	r2, r3, #18
 800369e:	4613      	mov	r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036a8:	e002      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	3b01      	subs	r3, #1
 80036ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f9      	bne.n	80036aa <HAL_ADC_ConfigChannel+0x1b2>
 80036b6:	e007      	b.n	80036c8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036bc:	f043 0220 	orr.w	r2, r3, #32
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3714      	adds	r7, #20
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bc80      	pop	{r7}
 80036da:	4770      	bx	lr
 80036dc:	40012400 	.word	0x40012400
 80036e0:	20000008 	.word	0x20000008
 80036e4:	431bde83 	.word	0x431bde83

080036e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80036f4:	2300      	movs	r3, #0
 80036f6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b01      	cmp	r3, #1
 8003704:	d040      	beq.n	8003788 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f042 0201 	orr.w	r2, r2, #1
 8003714:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003716:	4b1f      	ldr	r3, [pc, #124]	; (8003794 <ADC_Enable+0xac>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a1f      	ldr	r2, [pc, #124]	; (8003798 <ADC_Enable+0xb0>)
 800371c:	fba2 2303 	umull	r2, r3, r2, r3
 8003720:	0c9b      	lsrs	r3, r3, #18
 8003722:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003724:	e002      	b.n	800372c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	3b01      	subs	r3, #1
 800372a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1f9      	bne.n	8003726 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003732:	f7ff fc57 	bl	8002fe4 <HAL_GetTick>
 8003736:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003738:	e01f      	b.n	800377a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800373a:	f7ff fc53 	bl	8002fe4 <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d918      	bls.n	800377a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b01      	cmp	r3, #1
 8003754:	d011      	beq.n	800377a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800375a:	f043 0210 	orr.w	r2, r3, #16
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003766:	f043 0201 	orr.w	r2, r3, #1
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e007      	b.n	800378a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b01      	cmp	r3, #1
 8003786:	d1d8      	bne.n	800373a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	20000008 	.word	0x20000008
 8003798:	431bde83 	.word	0x431bde83

0800379c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037a4:	2300      	movs	r3, #0
 80037a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d12e      	bne.n	8003814 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0201 	bic.w	r2, r2, #1
 80037c4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037c6:	f7ff fc0d 	bl	8002fe4 <HAL_GetTick>
 80037ca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80037cc:	e01b      	b.n	8003806 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037ce:	f7ff fc09 	bl	8002fe4 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d914      	bls.n	8003806 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d10d      	bne.n	8003806 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ee:	f043 0210 	orr.w	r2, r3, #16
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fa:	f043 0201 	orr.w	r2, r3, #1
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e007      	b.n	8003816 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b01      	cmp	r3, #1
 8003812:	d0dc      	beq.n	80037ce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b084      	sub	sp, #16
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003830:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003834:	2b00      	cmp	r3, #0
 8003836:	d127      	bne.n	8003888 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800384e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003852:	d115      	bne.n	8003880 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003858:	2b00      	cmp	r3, #0
 800385a:	d111      	bne.n	8003880 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003860:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d105      	bne.n	8003880 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003878:	f043 0201 	orr.w	r2, r3, #1
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f7fd fe0a 	bl	800149a <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003886:	e004      	b.n	8003892 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	4798      	blx	r3
}
 8003892:	bf00      	nop
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f7fd fde5 	bl	8001478 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038ae:	bf00      	nop
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b084      	sub	sp, #16
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d4:	f043 0204 	orr.w	r2, r3, #4
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f7ff fe01 	bl	80034e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038e2:	bf00      	nop
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
	...

080038ec <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80038ec:	b590      	push	{r4, r7, lr}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038f4:	2300      	movs	r3, #0
 80038f6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003902:	2b01      	cmp	r3, #1
 8003904:	d101      	bne.n	800390a <HAL_ADCEx_Calibration_Start+0x1e>
 8003906:	2302      	movs	r3, #2
 8003908:	e095      	b.n	8003a36 <HAL_ADCEx_Calibration_Start+0x14a>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7ff ff42 	bl	800379c <ADC_ConversionStop_Disable>
 8003918:	4603      	mov	r3, r0
 800391a:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800391c:	7dfb      	ldrb	r3, [r7, #23]
 800391e:	2b00      	cmp	r3, #0
 8003920:	f040 8084 	bne.w	8003a2c <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003928:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800392c:	f023 0302 	bic.w	r3, r3, #2
 8003930:	f043 0202 	orr.w	r2, r3, #2
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003938:	4b41      	ldr	r3, [pc, #260]	; (8003a40 <HAL_ADCEx_Calibration_Start+0x154>)
 800393a:	681c      	ldr	r4, [r3, #0]
 800393c:	2002      	movs	r0, #2
 800393e:	f002 f817 	bl	8005970 <HAL_RCCEx_GetPeriphCLKFreq>
 8003942:	4603      	mov	r3, r0
 8003944:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003948:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800394a:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800394c:	e002      	b.n	8003954 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	3b01      	subs	r3, #1
 8003952:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1f9      	bne.n	800394e <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7ff fec4 	bl	80036e8 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689a      	ldr	r2, [r3, #8]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0208 	orr.w	r2, r2, #8
 800396e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003970:	f7ff fb38 	bl	8002fe4 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003976:	e01b      	b.n	80039b0 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003978:	f7ff fb34 	bl	8002fe4 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b0a      	cmp	r3, #10
 8003984:	d914      	bls.n	80039b0 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 0308 	and.w	r3, r3, #8
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00d      	beq.n	80039b0 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003998:	f023 0312 	bic.w	r3, r3, #18
 800399c:	f043 0210 	orr.w	r2, r3, #16
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e042      	b.n	8003a36 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 0308 	and.w	r3, r3, #8
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1dc      	bne.n	8003978 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f042 0204 	orr.w	r2, r2, #4
 80039cc:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80039ce:	f7ff fb09 	bl	8002fe4 <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80039d4:	e01b      	b.n	8003a0e <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80039d6:	f7ff fb05 	bl	8002fe4 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b0a      	cmp	r3, #10
 80039e2:	d914      	bls.n	8003a0e <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 0304 	and.w	r3, r3, #4
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f6:	f023 0312 	bic.w	r3, r3, #18
 80039fa:	f043 0210 	orr.w	r2, r3, #16
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e013      	b.n	8003a36 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f003 0304 	and.w	r3, r3, #4
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1dc      	bne.n	80039d6 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a20:	f023 0303 	bic.w	r3, r3, #3
 8003a24:	f043 0201 	orr.w	r2, r3, #1
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	371c      	adds	r7, #28
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd90      	pop	{r4, r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	20000008 	.word	0x20000008

08003a44 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b092      	sub	sp, #72	; 0x48
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a50:	2300      	movs	r3, #0
 8003a52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  ADC_HandleTypeDef tmphadcSlave={0};
 8003a56:	f107 0314 	add.w	r3, r7, #20
 8003a5a:	2230      	movs	r2, #48	; 0x30
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f002 fed4 	bl	800680c <memset>
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d101      	bne.n	8003a72 <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 8003a6e:	2302      	movs	r3, #2
 8003a70:	e08f      	b.n	8003b92 <HAL_ADCEx_MultiModeStart_DMA+0x14e>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2201      	movs	r2, #1
 8003a76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003a7a:	4b48      	ldr	r3, [pc, #288]	; (8003b9c <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8003a7c:	617b      	str	r3, [r7, #20]
  
  /* On STM32F1 devices, ADC slave regular group must be configured with      */
  /* conversion trigger ADC_SOFTWARE_START.                                   */
  /* Note: External trigger of ADC slave must be enabled, it is already done  */
  /*       into function "HAL_ADC_Init()".                                    */
  if(!ADC_IS_SOFTWARE_START_REGULAR(&tmphadcSlave))  
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003a86:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003a8a:	d00b      	beq.n	8003aa4 <HAL_ADCEx_MultiModeStart_DMA+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a90:	f043 0220 	orr.w	r2, r3, #32
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e076      	b.n	8003b92 <HAL_ADCEx_MultiModeStart_DMA+0x14e>
  }
  
  /* Enable the ADC peripherals: master and slave (in case if not already     */
  /* enabled previously)                                                      */
  tmp_hal_status = ADC_Enable(hadc);
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f7ff fe1f 	bl	80036e8 <ADC_Enable>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  if (tmp_hal_status == HAL_OK)
 8003ab0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d107      	bne.n	8003ac8 <HAL_ADCEx_MultiModeStart_DMA+0x84>
  {
    tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8003ab8:	f107 0314 	add.w	r3, r7, #20
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff fe13 	bl	80036e8 <ADC_Enable>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }
  
  /* Start conversion if all ADCs of multimode are effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003ac8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d15a      	bne.n	8003b86 <HAL_ADCEx_MultiModeStart_DMA+0x142>
  {
    /* Set ADC state (ADC master)                                             */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ad4:	4b32      	ldr	r3, [pc, #200]	; (8003ba0 <HAL_ADCEx_MultiModeStart_DMA+0x15c>)
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_MULTIMODE_SLAVE,
                      HAL_ADC_STATE_REG_BUSY);
      
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d007      	beq.n	8003afe <HAL_ADCEx_MultiModeStart_DMA+0xba>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003af6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	629a      	str	r2, [r3, #40]	; 0x28
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    
    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	4a24      	ldr	r2, [pc, #144]	; (8003ba4 <HAL_ADCEx_MultiModeStart_DMA+0x160>)
 8003b12:	629a      	str	r2, [r3, #40]	; 0x28
       
    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	4a23      	ldr	r2, [pc, #140]	; (8003ba8 <HAL_ADCEx_MultiModeStart_DMA+0x164>)
 8003b1a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	4a22      	ldr	r2, [pc, #136]	; (8003bac <HAL_ADCEx_MultiModeStart_DMA+0x168>)
 8003b22:	631a      	str	r2, [r3, #48]	; 0x30
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f06f 0202 	mvn.w	r2, #2
 8003b2c:	601a      	str	r2, [r3, #0]
    
    /* Enable ADC DMA mode of ADC master */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b3c:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6a18      	ldr	r0, [r3, #32]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	334c      	adds	r3, #76	; 0x4c
 8003b48:	4619      	mov	r1, r3
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f000 f9f3 	bl	8003f38 <HAL_DMA_Start_IT>
    /* Start conversion of regular group if software start has been selected. */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003b5c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003b60:	d108      	bne.n	8003b74 <HAL_ADCEx_MultiModeStart_DMA+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689a      	ldr	r2, [r3, #8]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003b70:	609a      	str	r2, [r3, #8]
 8003b72:	e00c      	b.n	8003b8e <HAL_ADCEx_MultiModeStart_DMA+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003b82:	609a      	str	r2, [r3, #8]
 8003b84:	e003      	b.n	8003b8e <HAL_ADCEx_MultiModeStart_DMA+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003b8e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3748      	adds	r7, #72	; 0x48
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40012800 	.word	0x40012800
 8003ba0:	ffeffcfe 	.word	0xffeffcfe
 8003ba4:	0800381f 	.word	0x0800381f
 8003ba8:	0800389b 	.word	0x0800389b
 8003bac:	080038b7 	.word	0x080038b7

08003bb0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc80      	pop	{r7}
 8003bc0:	4770      	bx	lr
	...

08003bc4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc: ADC handle
  * @param  multimode: Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b090      	sub	sp, #64	; 0x40
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ADC_HandleTypeDef tmphadcSlave={0};
 8003bd4:	f107 030c 	add.w	r3, r7, #12
 8003bd8:	2230      	movs	r2, #48	; 0x30
 8003bda:	2100      	movs	r1, #0
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f002 fe15 	bl	800680c <memset>
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_MODE(multimode->Mode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d101      	bne.n	8003bf0 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 8003bec:	2302      	movs	r3, #2
 8003bee:	e032      	b.n	8003c56 <HAL_ADCEx_MultiModeConfigChannel+0x92>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003bf8:	4b19      	ldr	r3, [pc, #100]	; (8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x9c>)
 8003bfa:	60fb      	str	r3, [r7, #12]
  /*  - ADC master and ADC slave DMA configuration                            */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Multimode mode selection                                              */
  /* To optimize code, all multimode settings can be set when both ADCs of    */
  /* the common group are in state: disabled.                                 */
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d016      	beq.n	8003c38 <HAL_ADCEx_MultiModeConfigChannel+0x74>
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d010      	beq.n	8003c38 <HAL_ADCEx_MultiModeConfigChannel+0x74>
      (IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance))   )
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 8003c1a:	4a12      	ldr	r2, [pc, #72]	; (8003c64 <HAL_ADCEx_MultiModeConfigChannel+0xa0>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d10b      	bne.n	8003c38 <HAL_ADCEx_MultiModeConfigChannel+0x74>
  {
    MODIFY_REG(hadc->Instance->CR1,
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	605a      	str	r2, [r3, #4]
 8003c36:	e008      	b.n	8003c4a <HAL_ADCEx_MultiModeConfigChannel+0x86>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3c:	f043 0220 	orr.w	r2, r3, #32
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	629a      	str	r2, [r3, #40]	; 0x28
    
    tmp_hal_status = HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003c52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
} 
 8003c56:	4618      	mov	r0, r3
 8003c58:	3740      	adds	r7, #64	; 0x40
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	40012800 	.word	0x40012800
 8003c64:	40012400 	.word	0x40012400

08003c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f003 0307 	and.w	r3, r3, #7
 8003c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c78:	4b0c      	ldr	r3, [pc, #48]	; (8003cac <__NVIC_SetPriorityGrouping+0x44>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c84:	4013      	ands	r3, r2
 8003c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c9a:	4a04      	ldr	r2, [pc, #16]	; (8003cac <__NVIC_SetPriorityGrouping+0x44>)
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	60d3      	str	r3, [r2, #12]
}
 8003ca0:	bf00      	nop
 8003ca2:	3714      	adds	r7, #20
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bc80      	pop	{r7}
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	e000ed00 	.word	0xe000ed00

08003cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cb4:	4b04      	ldr	r3, [pc, #16]	; (8003cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	0a1b      	lsrs	r3, r3, #8
 8003cba:	f003 0307 	and.w	r3, r3, #7
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bc80      	pop	{r7}
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	e000ed00 	.word	0xe000ed00

08003ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	db0b      	blt.n	8003cf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cde:	79fb      	ldrb	r3, [r7, #7]
 8003ce0:	f003 021f 	and.w	r2, r3, #31
 8003ce4:	4906      	ldr	r1, [pc, #24]	; (8003d00 <__NVIC_EnableIRQ+0x34>)
 8003ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cea:	095b      	lsrs	r3, r3, #5
 8003cec:	2001      	movs	r0, #1
 8003cee:	fa00 f202 	lsl.w	r2, r0, r2
 8003cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr
 8003d00:	e000e100 	.word	0xe000e100

08003d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	6039      	str	r1, [r7, #0]
 8003d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	db0a      	blt.n	8003d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	490c      	ldr	r1, [pc, #48]	; (8003d50 <__NVIC_SetPriority+0x4c>)
 8003d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d22:	0112      	lsls	r2, r2, #4
 8003d24:	b2d2      	uxtb	r2, r2
 8003d26:	440b      	add	r3, r1
 8003d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d2c:	e00a      	b.n	8003d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	4908      	ldr	r1, [pc, #32]	; (8003d54 <__NVIC_SetPriority+0x50>)
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	3b04      	subs	r3, #4
 8003d3c:	0112      	lsls	r2, r2, #4
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	440b      	add	r3, r1
 8003d42:	761a      	strb	r2, [r3, #24]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	e000e100 	.word	0xe000e100
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b089      	sub	sp, #36	; 0x24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f1c3 0307 	rsb	r3, r3, #7
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	bf28      	it	cs
 8003d76:	2304      	movcs	r3, #4
 8003d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	2b06      	cmp	r3, #6
 8003d80:	d902      	bls.n	8003d88 <NVIC_EncodePriority+0x30>
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	3b03      	subs	r3, #3
 8003d86:	e000      	b.n	8003d8a <NVIC_EncodePriority+0x32>
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43da      	mvns	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003da0:	f04f 31ff 	mov.w	r1, #4294967295
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	fa01 f303 	lsl.w	r3, r1, r3
 8003daa:	43d9      	mvns	r1, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db0:	4313      	orrs	r3, r2
         );
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3724      	adds	r7, #36	; 0x24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr

08003dbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dcc:	d301      	bcc.n	8003dd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e00f      	b.n	8003df2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dd2:	4a0a      	ldr	r2, [pc, #40]	; (8003dfc <SysTick_Config+0x40>)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dda:	210f      	movs	r1, #15
 8003ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8003de0:	f7ff ff90 	bl	8003d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003de4:	4b05      	ldr	r3, [pc, #20]	; (8003dfc <SysTick_Config+0x40>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dea:	4b04      	ldr	r3, [pc, #16]	; (8003dfc <SysTick_Config+0x40>)
 8003dec:	2207      	movs	r2, #7
 8003dee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	e000e010 	.word	0xe000e010

08003e00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f7ff ff2d 	bl	8003c68 <__NVIC_SetPriorityGrouping>
}
 8003e0e:	bf00      	nop
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b086      	sub	sp, #24
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	60b9      	str	r1, [r7, #8]
 8003e20:	607a      	str	r2, [r7, #4]
 8003e22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e28:	f7ff ff42 	bl	8003cb0 <__NVIC_GetPriorityGrouping>
 8003e2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	68b9      	ldr	r1, [r7, #8]
 8003e32:	6978      	ldr	r0, [r7, #20]
 8003e34:	f7ff ff90 	bl	8003d58 <NVIC_EncodePriority>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e3e:	4611      	mov	r1, r2
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff ff5f 	bl	8003d04 <__NVIC_SetPriority>
}
 8003e46:	bf00      	nop
 8003e48:	3718      	adds	r7, #24
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b082      	sub	sp, #8
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	4603      	mov	r3, r0
 8003e56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff ff35 	bl	8003ccc <__NVIC_EnableIRQ>
}
 8003e62:	bf00      	nop
 8003e64:	3708      	adds	r7, #8
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b082      	sub	sp, #8
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f7ff ffa2 	bl	8003dbc <SysTick_Config>
 8003e78:	4603      	mov	r3, r0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
	...

08003e84 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e043      	b.n	8003f22 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	4b22      	ldr	r3, [pc, #136]	; (8003f2c <HAL_DMA_Init+0xa8>)
 8003ea2:	4413      	add	r3, r2
 8003ea4:	4a22      	ldr	r2, [pc, #136]	; (8003f30 <HAL_DMA_Init+0xac>)
 8003ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eaa:	091b      	lsrs	r3, r3, #4
 8003eac:	009a      	lsls	r2, r3, #2
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a1f      	ldr	r2, [pc, #124]	; (8003f34 <HAL_DMA_Init+0xb0>)
 8003eb6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003ece:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003ed2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003edc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ee8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ef4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	69db      	ldr	r3, [r3, #28]
 8003efa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bc80      	pop	{r7}
 8003f2a:	4770      	bx	lr
 8003f2c:	bffdfff8 	.word	0xbffdfff8
 8003f30:	cccccccd 	.word	0xcccccccd
 8003f34:	40020000 	.word	0x40020000

08003f38 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d101      	bne.n	8003f58 <HAL_DMA_Start_IT+0x20>
 8003f54:	2302      	movs	r3, #2
 8003f56:	e04a      	b.n	8003fee <HAL_DMA_Start_IT+0xb6>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d13a      	bne.n	8003fe0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0201 	bic.w	r2, r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	68b9      	ldr	r1, [r7, #8]
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 f9e8 	bl	8004364 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d008      	beq.n	8003fae <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 020e 	orr.w	r2, r2, #14
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	e00f      	b.n	8003fce <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0204 	bic.w	r2, r2, #4
 8003fbc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f042 020a 	orr.w	r2, r2, #10
 8003fcc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f042 0201 	orr.w	r2, r2, #1
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	e005      	b.n	8003fec <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003fe8:	2302      	movs	r3, #2
 8003fea:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003fec:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3718      	adds	r7, #24
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	b085      	sub	sp, #20
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004008:	2b02      	cmp	r3, #2
 800400a:	d008      	beq.n	800401e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2204      	movs	r2, #4
 8004010:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e020      	b.n	8004060 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 020e 	bic.w	r2, r2, #14
 800402c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0201 	bic.w	r2, r2, #1
 800403c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004046:	2101      	movs	r1, #1
 8004048:	fa01 f202 	lsl.w	r2, r1, r2
 800404c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800405e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004060:	4618      	mov	r0, r3
 8004062:	3714      	adds	r7, #20
 8004064:	46bd      	mov	sp, r7
 8004066:	bc80      	pop	{r7}
 8004068:	4770      	bx	lr
	...

0800406c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004074:	2300      	movs	r3, #0
 8004076:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800407e:	2b02      	cmp	r3, #2
 8004080:	d005      	beq.n	800408e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2204      	movs	r2, #4
 8004086:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	73fb      	strb	r3, [r7, #15]
 800408c:	e051      	b.n	8004132 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 020e 	bic.w	r2, r2, #14
 800409c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0201 	bic.w	r2, r2, #1
 80040ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a22      	ldr	r2, [pc, #136]	; (800413c <HAL_DMA_Abort_IT+0xd0>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d029      	beq.n	800410c <HAL_DMA_Abort_IT+0xa0>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a20      	ldr	r2, [pc, #128]	; (8004140 <HAL_DMA_Abort_IT+0xd4>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d022      	beq.n	8004108 <HAL_DMA_Abort_IT+0x9c>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a1f      	ldr	r2, [pc, #124]	; (8004144 <HAL_DMA_Abort_IT+0xd8>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d01a      	beq.n	8004102 <HAL_DMA_Abort_IT+0x96>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a1d      	ldr	r2, [pc, #116]	; (8004148 <HAL_DMA_Abort_IT+0xdc>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d012      	beq.n	80040fc <HAL_DMA_Abort_IT+0x90>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a1c      	ldr	r2, [pc, #112]	; (800414c <HAL_DMA_Abort_IT+0xe0>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d00a      	beq.n	80040f6 <HAL_DMA_Abort_IT+0x8a>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a1a      	ldr	r2, [pc, #104]	; (8004150 <HAL_DMA_Abort_IT+0xe4>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d102      	bne.n	80040f0 <HAL_DMA_Abort_IT+0x84>
 80040ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80040ee:	e00e      	b.n	800410e <HAL_DMA_Abort_IT+0xa2>
 80040f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040f4:	e00b      	b.n	800410e <HAL_DMA_Abort_IT+0xa2>
 80040f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040fa:	e008      	b.n	800410e <HAL_DMA_Abort_IT+0xa2>
 80040fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004100:	e005      	b.n	800410e <HAL_DMA_Abort_IT+0xa2>
 8004102:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004106:	e002      	b.n	800410e <HAL_DMA_Abort_IT+0xa2>
 8004108:	2310      	movs	r3, #16
 800410a:	e000      	b.n	800410e <HAL_DMA_Abort_IT+0xa2>
 800410c:	2301      	movs	r3, #1
 800410e:	4a11      	ldr	r2, [pc, #68]	; (8004154 <HAL_DMA_Abort_IT+0xe8>)
 8004110:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	4798      	blx	r3
    } 
  }
  return status;
 8004132:	7bfb      	ldrb	r3, [r7, #15]
}
 8004134:	4618      	mov	r0, r3
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	40020008 	.word	0x40020008
 8004140:	4002001c 	.word	0x4002001c
 8004144:	40020030 	.word	0x40020030
 8004148:	40020044 	.word	0x40020044
 800414c:	40020058 	.word	0x40020058
 8004150:	4002006c 	.word	0x4002006c
 8004154:	40020000 	.word	0x40020000

08004158 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	2204      	movs	r2, #4
 8004176:	409a      	lsls	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	4013      	ands	r3, r2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d04f      	beq.n	8004220 <HAL_DMA_IRQHandler+0xc8>
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	2b00      	cmp	r3, #0
 8004188:	d04a      	beq.n	8004220 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b00      	cmp	r3, #0
 8004196:	d107      	bne.n	80041a8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0204 	bic.w	r2, r2, #4
 80041a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a66      	ldr	r2, [pc, #408]	; (8004348 <HAL_DMA_IRQHandler+0x1f0>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d029      	beq.n	8004206 <HAL_DMA_IRQHandler+0xae>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a65      	ldr	r2, [pc, #404]	; (800434c <HAL_DMA_IRQHandler+0x1f4>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d022      	beq.n	8004202 <HAL_DMA_IRQHandler+0xaa>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a63      	ldr	r2, [pc, #396]	; (8004350 <HAL_DMA_IRQHandler+0x1f8>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d01a      	beq.n	80041fc <HAL_DMA_IRQHandler+0xa4>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a62      	ldr	r2, [pc, #392]	; (8004354 <HAL_DMA_IRQHandler+0x1fc>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d012      	beq.n	80041f6 <HAL_DMA_IRQHandler+0x9e>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a60      	ldr	r2, [pc, #384]	; (8004358 <HAL_DMA_IRQHandler+0x200>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d00a      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x98>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a5f      	ldr	r2, [pc, #380]	; (800435c <HAL_DMA_IRQHandler+0x204>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d102      	bne.n	80041ea <HAL_DMA_IRQHandler+0x92>
 80041e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80041e8:	e00e      	b.n	8004208 <HAL_DMA_IRQHandler+0xb0>
 80041ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80041ee:	e00b      	b.n	8004208 <HAL_DMA_IRQHandler+0xb0>
 80041f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041f4:	e008      	b.n	8004208 <HAL_DMA_IRQHandler+0xb0>
 80041f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80041fa:	e005      	b.n	8004208 <HAL_DMA_IRQHandler+0xb0>
 80041fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004200:	e002      	b.n	8004208 <HAL_DMA_IRQHandler+0xb0>
 8004202:	2340      	movs	r3, #64	; 0x40
 8004204:	e000      	b.n	8004208 <HAL_DMA_IRQHandler+0xb0>
 8004206:	2304      	movs	r3, #4
 8004208:	4a55      	ldr	r2, [pc, #340]	; (8004360 <HAL_DMA_IRQHandler+0x208>)
 800420a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 8094 	beq.w	800433e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800421e:	e08e      	b.n	800433e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004224:	2202      	movs	r2, #2
 8004226:	409a      	lsls	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	4013      	ands	r3, r2
 800422c:	2b00      	cmp	r3, #0
 800422e:	d056      	beq.n	80042de <HAL_DMA_IRQHandler+0x186>
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d051      	beq.n	80042de <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0320 	and.w	r3, r3, #32
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10b      	bne.n	8004260 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 020a 	bic.w	r2, r2, #10
 8004256:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a38      	ldr	r2, [pc, #224]	; (8004348 <HAL_DMA_IRQHandler+0x1f0>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d029      	beq.n	80042be <HAL_DMA_IRQHandler+0x166>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a37      	ldr	r2, [pc, #220]	; (800434c <HAL_DMA_IRQHandler+0x1f4>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d022      	beq.n	80042ba <HAL_DMA_IRQHandler+0x162>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a35      	ldr	r2, [pc, #212]	; (8004350 <HAL_DMA_IRQHandler+0x1f8>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d01a      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x15c>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a34      	ldr	r2, [pc, #208]	; (8004354 <HAL_DMA_IRQHandler+0x1fc>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d012      	beq.n	80042ae <HAL_DMA_IRQHandler+0x156>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a32      	ldr	r2, [pc, #200]	; (8004358 <HAL_DMA_IRQHandler+0x200>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d00a      	beq.n	80042a8 <HAL_DMA_IRQHandler+0x150>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a31      	ldr	r2, [pc, #196]	; (800435c <HAL_DMA_IRQHandler+0x204>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d102      	bne.n	80042a2 <HAL_DMA_IRQHandler+0x14a>
 800429c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80042a0:	e00e      	b.n	80042c0 <HAL_DMA_IRQHandler+0x168>
 80042a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042a6:	e00b      	b.n	80042c0 <HAL_DMA_IRQHandler+0x168>
 80042a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042ac:	e008      	b.n	80042c0 <HAL_DMA_IRQHandler+0x168>
 80042ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042b2:	e005      	b.n	80042c0 <HAL_DMA_IRQHandler+0x168>
 80042b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042b8:	e002      	b.n	80042c0 <HAL_DMA_IRQHandler+0x168>
 80042ba:	2320      	movs	r3, #32
 80042bc:	e000      	b.n	80042c0 <HAL_DMA_IRQHandler+0x168>
 80042be:	2302      	movs	r3, #2
 80042c0:	4a27      	ldr	r2, [pc, #156]	; (8004360 <HAL_DMA_IRQHandler+0x208>)
 80042c2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d034      	beq.n	800433e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80042dc:	e02f      	b.n	800433e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e2:	2208      	movs	r2, #8
 80042e4:	409a      	lsls	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4013      	ands	r3, r2
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d028      	beq.n	8004340 <HAL_DMA_IRQHandler+0x1e8>
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	f003 0308 	and.w	r3, r3, #8
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d023      	beq.n	8004340 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 020e 	bic.w	r2, r2, #14
 8004306:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004310:	2101      	movs	r1, #1
 8004312:	fa01 f202 	lsl.w	r2, r1, r2
 8004316:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004332:	2b00      	cmp	r3, #0
 8004334:	d004      	beq.n	8004340 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	4798      	blx	r3
    }
  }
  return;
 800433e:	bf00      	nop
 8004340:	bf00      	nop
}
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40020008 	.word	0x40020008
 800434c:	4002001c 	.word	0x4002001c
 8004350:	40020030 	.word	0x40020030
 8004354:	40020044 	.word	0x40020044
 8004358:	40020058 	.word	0x40020058
 800435c:	4002006c 	.word	0x4002006c
 8004360:	40020000 	.word	0x40020000

08004364 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
 8004370:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800437a:	2101      	movs	r1, #1
 800437c:	fa01 f202 	lsl.w	r2, r1, r2
 8004380:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	683a      	ldr	r2, [r7, #0]
 8004388:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	2b10      	cmp	r3, #16
 8004390:	d108      	bne.n	80043a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68ba      	ldr	r2, [r7, #8]
 80043a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043a2:	e007      	b.n	80043b4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	60da      	str	r2, [r3, #12]
}
 80043b4:	bf00      	nop
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bc80      	pop	{r7}
 80043bc:	4770      	bx	lr
	...

080043c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b08b      	sub	sp, #44	; 0x2c
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043ca:	2300      	movs	r3, #0
 80043cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80043ce:	2300      	movs	r3, #0
 80043d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043d2:	e169      	b.n	80046a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80043d4:	2201      	movs	r2, #1
 80043d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	69fa      	ldr	r2, [r7, #28]
 80043e4:	4013      	ands	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	f040 8158 	bne.w	80046a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	4a9a      	ldr	r2, [pc, #616]	; (8004660 <HAL_GPIO_Init+0x2a0>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d05e      	beq.n	80044ba <HAL_GPIO_Init+0xfa>
 80043fc:	4a98      	ldr	r2, [pc, #608]	; (8004660 <HAL_GPIO_Init+0x2a0>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d875      	bhi.n	80044ee <HAL_GPIO_Init+0x12e>
 8004402:	4a98      	ldr	r2, [pc, #608]	; (8004664 <HAL_GPIO_Init+0x2a4>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d058      	beq.n	80044ba <HAL_GPIO_Init+0xfa>
 8004408:	4a96      	ldr	r2, [pc, #600]	; (8004664 <HAL_GPIO_Init+0x2a4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d86f      	bhi.n	80044ee <HAL_GPIO_Init+0x12e>
 800440e:	4a96      	ldr	r2, [pc, #600]	; (8004668 <HAL_GPIO_Init+0x2a8>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d052      	beq.n	80044ba <HAL_GPIO_Init+0xfa>
 8004414:	4a94      	ldr	r2, [pc, #592]	; (8004668 <HAL_GPIO_Init+0x2a8>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d869      	bhi.n	80044ee <HAL_GPIO_Init+0x12e>
 800441a:	4a94      	ldr	r2, [pc, #592]	; (800466c <HAL_GPIO_Init+0x2ac>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d04c      	beq.n	80044ba <HAL_GPIO_Init+0xfa>
 8004420:	4a92      	ldr	r2, [pc, #584]	; (800466c <HAL_GPIO_Init+0x2ac>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d863      	bhi.n	80044ee <HAL_GPIO_Init+0x12e>
 8004426:	4a92      	ldr	r2, [pc, #584]	; (8004670 <HAL_GPIO_Init+0x2b0>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d046      	beq.n	80044ba <HAL_GPIO_Init+0xfa>
 800442c:	4a90      	ldr	r2, [pc, #576]	; (8004670 <HAL_GPIO_Init+0x2b0>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d85d      	bhi.n	80044ee <HAL_GPIO_Init+0x12e>
 8004432:	2b12      	cmp	r3, #18
 8004434:	d82a      	bhi.n	800448c <HAL_GPIO_Init+0xcc>
 8004436:	2b12      	cmp	r3, #18
 8004438:	d859      	bhi.n	80044ee <HAL_GPIO_Init+0x12e>
 800443a:	a201      	add	r2, pc, #4	; (adr r2, 8004440 <HAL_GPIO_Init+0x80>)
 800443c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004440:	080044bb 	.word	0x080044bb
 8004444:	08004495 	.word	0x08004495
 8004448:	080044a7 	.word	0x080044a7
 800444c:	080044e9 	.word	0x080044e9
 8004450:	080044ef 	.word	0x080044ef
 8004454:	080044ef 	.word	0x080044ef
 8004458:	080044ef 	.word	0x080044ef
 800445c:	080044ef 	.word	0x080044ef
 8004460:	080044ef 	.word	0x080044ef
 8004464:	080044ef 	.word	0x080044ef
 8004468:	080044ef 	.word	0x080044ef
 800446c:	080044ef 	.word	0x080044ef
 8004470:	080044ef 	.word	0x080044ef
 8004474:	080044ef 	.word	0x080044ef
 8004478:	080044ef 	.word	0x080044ef
 800447c:	080044ef 	.word	0x080044ef
 8004480:	080044ef 	.word	0x080044ef
 8004484:	0800449d 	.word	0x0800449d
 8004488:	080044b1 	.word	0x080044b1
 800448c:	4a79      	ldr	r2, [pc, #484]	; (8004674 <HAL_GPIO_Init+0x2b4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d013      	beq.n	80044ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004492:	e02c      	b.n	80044ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	623b      	str	r3, [r7, #32]
          break;
 800449a:	e029      	b.n	80044f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	3304      	adds	r3, #4
 80044a2:	623b      	str	r3, [r7, #32]
          break;
 80044a4:	e024      	b.n	80044f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	3308      	adds	r3, #8
 80044ac:	623b      	str	r3, [r7, #32]
          break;
 80044ae:	e01f      	b.n	80044f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	330c      	adds	r3, #12
 80044b6:	623b      	str	r3, [r7, #32]
          break;
 80044b8:	e01a      	b.n	80044f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d102      	bne.n	80044c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80044c2:	2304      	movs	r3, #4
 80044c4:	623b      	str	r3, [r7, #32]
          break;
 80044c6:	e013      	b.n	80044f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d105      	bne.n	80044dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80044d0:	2308      	movs	r3, #8
 80044d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69fa      	ldr	r2, [r7, #28]
 80044d8:	611a      	str	r2, [r3, #16]
          break;
 80044da:	e009      	b.n	80044f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80044dc:	2308      	movs	r3, #8
 80044de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69fa      	ldr	r2, [r7, #28]
 80044e4:	615a      	str	r2, [r3, #20]
          break;
 80044e6:	e003      	b.n	80044f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80044e8:	2300      	movs	r3, #0
 80044ea:	623b      	str	r3, [r7, #32]
          break;
 80044ec:	e000      	b.n	80044f0 <HAL_GPIO_Init+0x130>
          break;
 80044ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	2bff      	cmp	r3, #255	; 0xff
 80044f4:	d801      	bhi.n	80044fa <HAL_GPIO_Init+0x13a>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	e001      	b.n	80044fe <HAL_GPIO_Init+0x13e>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3304      	adds	r3, #4
 80044fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	2bff      	cmp	r3, #255	; 0xff
 8004504:	d802      	bhi.n	800450c <HAL_GPIO_Init+0x14c>
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	e002      	b.n	8004512 <HAL_GPIO_Init+0x152>
 800450c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450e:	3b08      	subs	r3, #8
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	210f      	movs	r1, #15
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	fa01 f303 	lsl.w	r3, r1, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	401a      	ands	r2, r3
 8004524:	6a39      	ldr	r1, [r7, #32]
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	fa01 f303 	lsl.w	r3, r1, r3
 800452c:	431a      	orrs	r2, r3
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 80b1 	beq.w	80046a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004540:	4b4d      	ldr	r3, [pc, #308]	; (8004678 <HAL_GPIO_Init+0x2b8>)
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	4a4c      	ldr	r2, [pc, #304]	; (8004678 <HAL_GPIO_Init+0x2b8>)
 8004546:	f043 0301 	orr.w	r3, r3, #1
 800454a:	6193      	str	r3, [r2, #24]
 800454c:	4b4a      	ldr	r3, [pc, #296]	; (8004678 <HAL_GPIO_Init+0x2b8>)
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	60bb      	str	r3, [r7, #8]
 8004556:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004558:	4a48      	ldr	r2, [pc, #288]	; (800467c <HAL_GPIO_Init+0x2bc>)
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	089b      	lsrs	r3, r3, #2
 800455e:	3302      	adds	r3, #2
 8004560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004564:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004568:	f003 0303 	and.w	r3, r3, #3
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	220f      	movs	r2, #15
 8004570:	fa02 f303 	lsl.w	r3, r2, r3
 8004574:	43db      	mvns	r3, r3
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	4013      	ands	r3, r2
 800457a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a40      	ldr	r2, [pc, #256]	; (8004680 <HAL_GPIO_Init+0x2c0>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d013      	beq.n	80045ac <HAL_GPIO_Init+0x1ec>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a3f      	ldr	r2, [pc, #252]	; (8004684 <HAL_GPIO_Init+0x2c4>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d00d      	beq.n	80045a8 <HAL_GPIO_Init+0x1e8>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a3e      	ldr	r2, [pc, #248]	; (8004688 <HAL_GPIO_Init+0x2c8>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d007      	beq.n	80045a4 <HAL_GPIO_Init+0x1e4>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a3d      	ldr	r2, [pc, #244]	; (800468c <HAL_GPIO_Init+0x2cc>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d101      	bne.n	80045a0 <HAL_GPIO_Init+0x1e0>
 800459c:	2303      	movs	r3, #3
 800459e:	e006      	b.n	80045ae <HAL_GPIO_Init+0x1ee>
 80045a0:	2304      	movs	r3, #4
 80045a2:	e004      	b.n	80045ae <HAL_GPIO_Init+0x1ee>
 80045a4:	2302      	movs	r3, #2
 80045a6:	e002      	b.n	80045ae <HAL_GPIO_Init+0x1ee>
 80045a8:	2301      	movs	r3, #1
 80045aa:	e000      	b.n	80045ae <HAL_GPIO_Init+0x1ee>
 80045ac:	2300      	movs	r3, #0
 80045ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045b0:	f002 0203 	and.w	r2, r2, #3
 80045b4:	0092      	lsls	r2, r2, #2
 80045b6:	4093      	lsls	r3, r2
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80045be:	492f      	ldr	r1, [pc, #188]	; (800467c <HAL_GPIO_Init+0x2bc>)
 80045c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c2:	089b      	lsrs	r3, r3, #2
 80045c4:	3302      	adds	r3, #2
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d006      	beq.n	80045e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80045d8:	4b2d      	ldr	r3, [pc, #180]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	492c      	ldr	r1, [pc, #176]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	600b      	str	r3, [r1, #0]
 80045e4:	e006      	b.n	80045f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80045e6:	4b2a      	ldr	r3, [pc, #168]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	43db      	mvns	r3, r3
 80045ee:	4928      	ldr	r1, [pc, #160]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 80045f0:	4013      	ands	r3, r2
 80045f2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d006      	beq.n	800460e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004600:	4b23      	ldr	r3, [pc, #140]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	4922      	ldr	r1, [pc, #136]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	4313      	orrs	r3, r2
 800460a:	604b      	str	r3, [r1, #4]
 800460c:	e006      	b.n	800461c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800460e:	4b20      	ldr	r3, [pc, #128]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	43db      	mvns	r3, r3
 8004616:	491e      	ldr	r1, [pc, #120]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 8004618:	4013      	ands	r3, r2
 800461a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d006      	beq.n	8004636 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004628:	4b19      	ldr	r3, [pc, #100]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	4918      	ldr	r1, [pc, #96]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	4313      	orrs	r3, r2
 8004632:	608b      	str	r3, [r1, #8]
 8004634:	e006      	b.n	8004644 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004636:	4b16      	ldr	r3, [pc, #88]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 8004638:	689a      	ldr	r2, [r3, #8]
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	43db      	mvns	r3, r3
 800463e:	4914      	ldr	r1, [pc, #80]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 8004640:	4013      	ands	r3, r2
 8004642:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d021      	beq.n	8004694 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004650:	4b0f      	ldr	r3, [pc, #60]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	490e      	ldr	r1, [pc, #56]	; (8004690 <HAL_GPIO_Init+0x2d0>)
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	4313      	orrs	r3, r2
 800465a:	60cb      	str	r3, [r1, #12]
 800465c:	e021      	b.n	80046a2 <HAL_GPIO_Init+0x2e2>
 800465e:	bf00      	nop
 8004660:	10320000 	.word	0x10320000
 8004664:	10310000 	.word	0x10310000
 8004668:	10220000 	.word	0x10220000
 800466c:	10210000 	.word	0x10210000
 8004670:	10120000 	.word	0x10120000
 8004674:	10110000 	.word	0x10110000
 8004678:	40021000 	.word	0x40021000
 800467c:	40010000 	.word	0x40010000
 8004680:	40010800 	.word	0x40010800
 8004684:	40010c00 	.word	0x40010c00
 8004688:	40011000 	.word	0x40011000
 800468c:	40011400 	.word	0x40011400
 8004690:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004694:	4b0b      	ldr	r3, [pc, #44]	; (80046c4 <HAL_GPIO_Init+0x304>)
 8004696:	68da      	ldr	r2, [r3, #12]
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	43db      	mvns	r3, r3
 800469c:	4909      	ldr	r1, [pc, #36]	; (80046c4 <HAL_GPIO_Init+0x304>)
 800469e:	4013      	ands	r3, r2
 80046a0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80046a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a4:	3301      	adds	r3, #1
 80046a6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	fa22 f303 	lsr.w	r3, r2, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f47f ae8e 	bne.w	80043d4 <HAL_GPIO_Init+0x14>
  }
}
 80046b8:	bf00      	nop
 80046ba:	bf00      	nop
 80046bc:	372c      	adds	r7, #44	; 0x2c
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr
 80046c4:	40010400 	.word	0x40010400

080046c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	460b      	mov	r3, r1
 80046d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	887b      	ldrh	r3, [r7, #2]
 80046da:	4013      	ands	r3, r2
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d002      	beq.n	80046e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046e0:	2301      	movs	r3, #1
 80046e2:	73fb      	strb	r3, [r7, #15]
 80046e4:	e001      	b.n	80046ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046e6:	2300      	movs	r3, #0
 80046e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3714      	adds	r7, #20
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bc80      	pop	{r7}
 80046f4:	4770      	bx	lr
	...

080046f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004702:	4b08      	ldr	r3, [pc, #32]	; (8004724 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004704:	695a      	ldr	r2, [r3, #20]
 8004706:	88fb      	ldrh	r3, [r7, #6]
 8004708:	4013      	ands	r3, r2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d006      	beq.n	800471c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800470e:	4a05      	ldr	r2, [pc, #20]	; (8004724 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004710:	88fb      	ldrh	r3, [r7, #6]
 8004712:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004714:	88fb      	ldrh	r3, [r7, #6]
 8004716:	4618      	mov	r0, r3
 8004718:	f000 f806 	bl	8004728 <HAL_GPIO_EXTI_Callback>
  }
}
 800471c:	bf00      	nop
 800471e:	3708      	adds	r7, #8
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40010400 	.word	0x40010400

08004728 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	4603      	mov	r3, r0
 8004730:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004732:	bf00      	nop
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr

0800473c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e12b      	b.n	80049a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7fc ff52 	bl	800160c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2224      	movs	r2, #36	; 0x24
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0201 	bic.w	r2, r2, #1
 800477e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800478e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800479e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047a0:	f000 ffea 	bl	8005778 <HAL_RCC_GetPCLK1Freq>
 80047a4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	4a81      	ldr	r2, [pc, #516]	; (80049b0 <HAL_I2C_Init+0x274>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d807      	bhi.n	80047c0 <HAL_I2C_Init+0x84>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4a80      	ldr	r2, [pc, #512]	; (80049b4 <HAL_I2C_Init+0x278>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	bf94      	ite	ls
 80047b8:	2301      	movls	r3, #1
 80047ba:	2300      	movhi	r3, #0
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	e006      	b.n	80047ce <HAL_I2C_Init+0x92>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4a7d      	ldr	r2, [pc, #500]	; (80049b8 <HAL_I2C_Init+0x27c>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	bf94      	ite	ls
 80047c8:	2301      	movls	r3, #1
 80047ca:	2300      	movhi	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d001      	beq.n	80047d6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e0e7      	b.n	80049a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	4a78      	ldr	r2, [pc, #480]	; (80049bc <HAL_I2C_Init+0x280>)
 80047da:	fba2 2303 	umull	r2, r3, r2, r3
 80047de:	0c9b      	lsrs	r3, r3, #18
 80047e0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	4a6a      	ldr	r2, [pc, #424]	; (80049b0 <HAL_I2C_Init+0x274>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d802      	bhi.n	8004810 <HAL_I2C_Init+0xd4>
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	3301      	adds	r3, #1
 800480e:	e009      	b.n	8004824 <HAL_I2C_Init+0xe8>
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004816:	fb02 f303 	mul.w	r3, r2, r3
 800481a:	4a69      	ldr	r2, [pc, #420]	; (80049c0 <HAL_I2C_Init+0x284>)
 800481c:	fba2 2303 	umull	r2, r3, r2, r3
 8004820:	099b      	lsrs	r3, r3, #6
 8004822:	3301      	adds	r3, #1
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6812      	ldr	r2, [r2, #0]
 8004828:	430b      	orrs	r3, r1
 800482a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004836:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	495c      	ldr	r1, [pc, #368]	; (80049b0 <HAL_I2C_Init+0x274>)
 8004840:	428b      	cmp	r3, r1
 8004842:	d819      	bhi.n	8004878 <HAL_I2C_Init+0x13c>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	1e59      	subs	r1, r3, #1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004852:	1c59      	adds	r1, r3, #1
 8004854:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004858:	400b      	ands	r3, r1
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <HAL_I2C_Init+0x138>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	1e59      	subs	r1, r3, #1
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	fbb1 f3f3 	udiv	r3, r1, r3
 800486c:	3301      	adds	r3, #1
 800486e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004872:	e051      	b.n	8004918 <HAL_I2C_Init+0x1dc>
 8004874:	2304      	movs	r3, #4
 8004876:	e04f      	b.n	8004918 <HAL_I2C_Init+0x1dc>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d111      	bne.n	80048a4 <HAL_I2C_Init+0x168>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1e58      	subs	r0, r3, #1
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6859      	ldr	r1, [r3, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	440b      	add	r3, r1
 800488e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004892:	3301      	adds	r3, #1
 8004894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004898:	2b00      	cmp	r3, #0
 800489a:	bf0c      	ite	eq
 800489c:	2301      	moveq	r3, #1
 800489e:	2300      	movne	r3, #0
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	e012      	b.n	80048ca <HAL_I2C_Init+0x18e>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	1e58      	subs	r0, r3, #1
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6859      	ldr	r1, [r3, #4]
 80048ac:	460b      	mov	r3, r1
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	0099      	lsls	r1, r3, #2
 80048b4:	440b      	add	r3, r1
 80048b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ba:	3301      	adds	r3, #1
 80048bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	bf0c      	ite	eq
 80048c4:	2301      	moveq	r3, #1
 80048c6:	2300      	movne	r3, #0
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d001      	beq.n	80048d2 <HAL_I2C_Init+0x196>
 80048ce:	2301      	movs	r3, #1
 80048d0:	e022      	b.n	8004918 <HAL_I2C_Init+0x1dc>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10e      	bne.n	80048f8 <HAL_I2C_Init+0x1bc>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	1e58      	subs	r0, r3, #1
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6859      	ldr	r1, [r3, #4]
 80048e2:	460b      	mov	r3, r1
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	440b      	add	r3, r1
 80048e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ec:	3301      	adds	r3, #1
 80048ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048f6:	e00f      	b.n	8004918 <HAL_I2C_Init+0x1dc>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	1e58      	subs	r0, r3, #1
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6859      	ldr	r1, [r3, #4]
 8004900:	460b      	mov	r3, r1
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	440b      	add	r3, r1
 8004906:	0099      	lsls	r1, r3, #2
 8004908:	440b      	add	r3, r1
 800490a:	fbb0 f3f3 	udiv	r3, r0, r3
 800490e:	3301      	adds	r3, #1
 8004910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004914:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004918:	6879      	ldr	r1, [r7, #4]
 800491a:	6809      	ldr	r1, [r1, #0]
 800491c:	4313      	orrs	r3, r2
 800491e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69da      	ldr	r2, [r3, #28]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	430a      	orrs	r2, r1
 800493a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004946:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6911      	ldr	r1, [r2, #16]
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	68d2      	ldr	r2, [r2, #12]
 8004952:	4311      	orrs	r1, r2
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	6812      	ldr	r2, [r2, #0]
 8004958:	430b      	orrs	r3, r1
 800495a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	695a      	ldr	r2, [r3, #20]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	431a      	orrs	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0201 	orr.w	r2, r2, #1
 8004986:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	000186a0 	.word	0x000186a0
 80049b4:	001e847f 	.word	0x001e847f
 80049b8:	003d08ff 	.word	0x003d08ff
 80049bc:	431bde83 	.word	0x431bde83
 80049c0:	10624dd3 	.word	0x10624dd3

080049c4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b088      	sub	sp, #32
 80049c8:	af02      	add	r7, sp, #8
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	607a      	str	r2, [r7, #4]
 80049ce:	461a      	mov	r2, r3
 80049d0:	460b      	mov	r3, r1
 80049d2:	817b      	strh	r3, [r7, #10]
 80049d4:	4613      	mov	r3, r2
 80049d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049d8:	f7fe fb04 	bl	8002fe4 <HAL_GetTick>
 80049dc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b20      	cmp	r3, #32
 80049e8:	f040 80e0 	bne.w	8004bac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	2319      	movs	r3, #25
 80049f2:	2201      	movs	r2, #1
 80049f4:	4970      	ldr	r1, [pc, #448]	; (8004bb8 <HAL_I2C_Master_Transmit+0x1f4>)
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f964 	bl	8004cc4 <I2C_WaitOnFlagUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004a02:	2302      	movs	r3, #2
 8004a04:	e0d3      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d101      	bne.n	8004a14 <HAL_I2C_Master_Transmit+0x50>
 8004a10:	2302      	movs	r3, #2
 8004a12:	e0cc      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d007      	beq.n	8004a3a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f042 0201 	orr.w	r2, r2, #1
 8004a38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2221      	movs	r2, #33	; 0x21
 8004a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2210      	movs	r2, #16
 8004a56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	893a      	ldrh	r2, [r7, #8]
 8004a6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	4a50      	ldr	r2, [pc, #320]	; (8004bbc <HAL_I2C_Master_Transmit+0x1f8>)
 8004a7a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a7c:	8979      	ldrh	r1, [r7, #10]
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	6a3a      	ldr	r2, [r7, #32]
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 f89c 	bl	8004bc0 <I2C_MasterRequestWrite>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e08d      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a92:	2300      	movs	r3, #0
 8004a94:	613b      	str	r3, [r7, #16]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	613b      	str	r3, [r7, #16]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004aa8:	e066      	b.n	8004b78 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	6a39      	ldr	r1, [r7, #32]
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 f9de 	bl	8004e70 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d00d      	beq.n	8004ad6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	2b04      	cmp	r3, #4
 8004ac0:	d107      	bne.n	8004ad2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ad0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e06b      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ada:	781a      	ldrb	r2, [r3, #0]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae6:	1c5a      	adds	r2, r3, #1
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b04      	cmp	r3, #4
 8004b12:	d11b      	bne.n	8004b4c <HAL_I2C_Master_Transmit+0x188>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d017      	beq.n	8004b4c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b20:	781a      	ldrb	r2, [r3, #0]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	1c5a      	adds	r2, r3, #1
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b44:	3b01      	subs	r3, #1
 8004b46:	b29a      	uxth	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	6a39      	ldr	r1, [r7, #32]
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 f9ce 	bl	8004ef2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00d      	beq.n	8004b78 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d107      	bne.n	8004b74 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b72:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e01a      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d194      	bne.n	8004aaa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2220      	movs	r2, #32
 8004b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	e000      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004bac:	2302      	movs	r3, #2
  }
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	00100002 	.word	0x00100002
 8004bbc:	ffff0000 	.word	0xffff0000

08004bc0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b088      	sub	sp, #32
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	607a      	str	r2, [r7, #4]
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	2b08      	cmp	r3, #8
 8004bda:	d006      	beq.n	8004bea <I2C_MasterRequestWrite+0x2a>
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d003      	beq.n	8004bea <I2C_MasterRequestWrite+0x2a>
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004be8:	d108      	bne.n	8004bfc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	e00b      	b.n	8004c14 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c00:	2b12      	cmp	r3, #18
 8004c02:	d107      	bne.n	8004c14 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 f84f 	bl	8004cc4 <I2C_WaitOnFlagUntilTimeout>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00d      	beq.n	8004c48 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c3a:	d103      	bne.n	8004c44 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e035      	b.n	8004cb4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c50:	d108      	bne.n	8004c64 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c52:	897b      	ldrh	r3, [r7, #10]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	461a      	mov	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c60:	611a      	str	r2, [r3, #16]
 8004c62:	e01b      	b.n	8004c9c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004c64:	897b      	ldrh	r3, [r7, #10]
 8004c66:	11db      	asrs	r3, r3, #7
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	f003 0306 	and.w	r3, r3, #6
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	f063 030f 	orn	r3, r3, #15
 8004c74:	b2da      	uxtb	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	490e      	ldr	r1, [pc, #56]	; (8004cbc <I2C_MasterRequestWrite+0xfc>)
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f000 f875 	bl	8004d72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e010      	b.n	8004cb4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c92:	897b      	ldrh	r3, [r7, #10]
 8004c94:	b2da      	uxtb	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	4907      	ldr	r1, [pc, #28]	; (8004cc0 <I2C_MasterRequestWrite+0x100>)
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 f865 	bl	8004d72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e000      	b.n	8004cb4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3718      	adds	r7, #24
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	00010008 	.word	0x00010008
 8004cc0:	00010002 	.word	0x00010002

08004cc4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	603b      	str	r3, [r7, #0]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cd4:	e025      	b.n	8004d22 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cdc:	d021      	beq.n	8004d22 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cde:	f7fe f981 	bl	8002fe4 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d302      	bcc.n	8004cf4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d116      	bne.n	8004d22 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0e:	f043 0220 	orr.w	r2, r3, #32
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e023      	b.n	8004d6a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	0c1b      	lsrs	r3, r3, #16
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d10d      	bne.n	8004d48 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	43da      	mvns	r2, r3
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	4013      	ands	r3, r2
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	bf0c      	ite	eq
 8004d3e:	2301      	moveq	r3, #1
 8004d40:	2300      	movne	r3, #0
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	461a      	mov	r2, r3
 8004d46:	e00c      	b.n	8004d62 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	43da      	mvns	r2, r3
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	4013      	ands	r3, r2
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	bf0c      	ite	eq
 8004d5a:	2301      	moveq	r3, #1
 8004d5c:	2300      	movne	r3, #0
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	461a      	mov	r2, r3
 8004d62:	79fb      	ldrb	r3, [r7, #7]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d0b6      	beq.n	8004cd6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b084      	sub	sp, #16
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	60f8      	str	r0, [r7, #12]
 8004d7a:	60b9      	str	r1, [r7, #8]
 8004d7c:	607a      	str	r2, [r7, #4]
 8004d7e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d80:	e051      	b.n	8004e26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d90:	d123      	bne.n	8004dda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004da0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004daa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2220      	movs	r2, #32
 8004db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	f043 0204 	orr.w	r2, r3, #4
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e046      	b.n	8004e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de0:	d021      	beq.n	8004e26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004de2:	f7fe f8ff 	bl	8002fe4 <HAL_GetTick>
 8004de6:	4602      	mov	r2, r0
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d302      	bcc.n	8004df8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d116      	bne.n	8004e26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2220      	movs	r2, #32
 8004e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	f043 0220 	orr.w	r2, r3, #32
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e020      	b.n	8004e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	0c1b      	lsrs	r3, r3, #16
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d10c      	bne.n	8004e4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	43da      	mvns	r2, r3
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	bf14      	ite	ne
 8004e42:	2301      	movne	r3, #1
 8004e44:	2300      	moveq	r3, #0
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	e00b      	b.n	8004e62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	43da      	mvns	r2, r3
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	4013      	ands	r3, r2
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	bf14      	ite	ne
 8004e5c:	2301      	movne	r3, #1
 8004e5e:	2300      	moveq	r3, #0
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d18d      	bne.n	8004d82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e7c:	e02d      	b.n	8004eda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 f878 	bl	8004f74 <I2C_IsAcknowledgeFailed>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e02d      	b.n	8004eea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e94:	d021      	beq.n	8004eda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e96:	f7fe f8a5 	bl	8002fe4 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d302      	bcc.n	8004eac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d116      	bne.n	8004eda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec6:	f043 0220 	orr.w	r2, r3, #32
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e007      	b.n	8004eea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	695b      	ldr	r3, [r3, #20]
 8004ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ee4:	2b80      	cmp	r3, #128	; 0x80
 8004ee6:	d1ca      	bne.n	8004e7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b084      	sub	sp, #16
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	60f8      	str	r0, [r7, #12]
 8004efa:	60b9      	str	r1, [r7, #8]
 8004efc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004efe:	e02d      	b.n	8004f5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 f837 	bl	8004f74 <I2C_IsAcknowledgeFailed>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e02d      	b.n	8004f6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f16:	d021      	beq.n	8004f5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f18:	f7fe f864 	bl	8002fe4 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d302      	bcc.n	8004f2e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d116      	bne.n	8004f5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f48:	f043 0220 	orr.w	r2, r3, #32
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e007      	b.n	8004f6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	f003 0304 	and.w	r3, r3, #4
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	d1ca      	bne.n	8004f00 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3710      	adds	r7, #16
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f8a:	d11b      	bne.n	8004fc4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f94:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2220      	movs	r2, #32
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb0:	f043 0204 	orr.w	r2, r3, #4
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e000      	b.n	8004fc6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bc80      	pop	{r7}
 8004fce:	4770      	bx	lr

08004fd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d101      	bne.n	8004fe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e272      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f000 8087 	beq.w	80050fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ff0:	4b92      	ldr	r3, [pc, #584]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f003 030c 	and.w	r3, r3, #12
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d00c      	beq.n	8005016 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ffc:	4b8f      	ldr	r3, [pc, #572]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	f003 030c 	and.w	r3, r3, #12
 8005004:	2b08      	cmp	r3, #8
 8005006:	d112      	bne.n	800502e <HAL_RCC_OscConfig+0x5e>
 8005008:	4b8c      	ldr	r3, [pc, #560]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005010:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005014:	d10b      	bne.n	800502e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005016:	4b89      	ldr	r3, [pc, #548]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d06c      	beq.n	80050fc <HAL_RCC_OscConfig+0x12c>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d168      	bne.n	80050fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e24c      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005036:	d106      	bne.n	8005046 <HAL_RCC_OscConfig+0x76>
 8005038:	4b80      	ldr	r3, [pc, #512]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a7f      	ldr	r2, [pc, #508]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 800503e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005042:	6013      	str	r3, [r2, #0]
 8005044:	e02e      	b.n	80050a4 <HAL_RCC_OscConfig+0xd4>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10c      	bne.n	8005068 <HAL_RCC_OscConfig+0x98>
 800504e:	4b7b      	ldr	r3, [pc, #492]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a7a      	ldr	r2, [pc, #488]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005054:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005058:	6013      	str	r3, [r2, #0]
 800505a:	4b78      	ldr	r3, [pc, #480]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a77      	ldr	r2, [pc, #476]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005060:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005064:	6013      	str	r3, [r2, #0]
 8005066:	e01d      	b.n	80050a4 <HAL_RCC_OscConfig+0xd4>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005070:	d10c      	bne.n	800508c <HAL_RCC_OscConfig+0xbc>
 8005072:	4b72      	ldr	r3, [pc, #456]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a71      	ldr	r2, [pc, #452]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	4b6f      	ldr	r3, [pc, #444]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a6e      	ldr	r2, [pc, #440]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005088:	6013      	str	r3, [r2, #0]
 800508a:	e00b      	b.n	80050a4 <HAL_RCC_OscConfig+0xd4>
 800508c:	4b6b      	ldr	r3, [pc, #428]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a6a      	ldr	r2, [pc, #424]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005096:	6013      	str	r3, [r2, #0]
 8005098:	4b68      	ldr	r3, [pc, #416]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a67      	ldr	r2, [pc, #412]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 800509e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d013      	beq.n	80050d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ac:	f7fd ff9a 	bl	8002fe4 <HAL_GetTick>
 80050b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050b2:	e008      	b.n	80050c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050b4:	f7fd ff96 	bl	8002fe4 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	2b64      	cmp	r3, #100	; 0x64
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e200      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c6:	4b5d      	ldr	r3, [pc, #372]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0f0      	beq.n	80050b4 <HAL_RCC_OscConfig+0xe4>
 80050d2:	e014      	b.n	80050fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d4:	f7fd ff86 	bl	8002fe4 <HAL_GetTick>
 80050d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050da:	e008      	b.n	80050ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050dc:	f7fd ff82 	bl	8002fe4 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	2b64      	cmp	r3, #100	; 0x64
 80050e8:	d901      	bls.n	80050ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e1ec      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ee:	4b53      	ldr	r3, [pc, #332]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1f0      	bne.n	80050dc <HAL_RCC_OscConfig+0x10c>
 80050fa:	e000      	b.n	80050fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0302 	and.w	r3, r3, #2
 8005106:	2b00      	cmp	r3, #0
 8005108:	d063      	beq.n	80051d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800510a:	4b4c      	ldr	r3, [pc, #304]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f003 030c 	and.w	r3, r3, #12
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00b      	beq.n	800512e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005116:	4b49      	ldr	r3, [pc, #292]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f003 030c 	and.w	r3, r3, #12
 800511e:	2b08      	cmp	r3, #8
 8005120:	d11c      	bne.n	800515c <HAL_RCC_OscConfig+0x18c>
 8005122:	4b46      	ldr	r3, [pc, #280]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d116      	bne.n	800515c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800512e:	4b43      	ldr	r3, [pc, #268]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0302 	and.w	r3, r3, #2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d005      	beq.n	8005146 <HAL_RCC_OscConfig+0x176>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d001      	beq.n	8005146 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e1c0      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005146:	4b3d      	ldr	r3, [pc, #244]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	4939      	ldr	r1, [pc, #228]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005156:	4313      	orrs	r3, r2
 8005158:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800515a:	e03a      	b.n	80051d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d020      	beq.n	80051a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005164:	4b36      	ldr	r3, [pc, #216]	; (8005240 <HAL_RCC_OscConfig+0x270>)
 8005166:	2201      	movs	r2, #1
 8005168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800516a:	f7fd ff3b 	bl	8002fe4 <HAL_GetTick>
 800516e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005170:	e008      	b.n	8005184 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005172:	f7fd ff37 	bl	8002fe4 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d901      	bls.n	8005184 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e1a1      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005184:	4b2d      	ldr	r3, [pc, #180]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0302 	and.w	r3, r3, #2
 800518c:	2b00      	cmp	r3, #0
 800518e:	d0f0      	beq.n	8005172 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005190:	4b2a      	ldr	r3, [pc, #168]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	4927      	ldr	r1, [pc, #156]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	600b      	str	r3, [r1, #0]
 80051a4:	e015      	b.n	80051d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051a6:	4b26      	ldr	r3, [pc, #152]	; (8005240 <HAL_RCC_OscConfig+0x270>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ac:	f7fd ff1a 	bl	8002fe4 <HAL_GetTick>
 80051b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051b2:	e008      	b.n	80051c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051b4:	f7fd ff16 	bl	8002fe4 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e180      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051c6:	4b1d      	ldr	r3, [pc, #116]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1f0      	bne.n	80051b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0308 	and.w	r3, r3, #8
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d03a      	beq.n	8005254 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	699b      	ldr	r3, [r3, #24]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d019      	beq.n	800521a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051e6:	4b17      	ldr	r3, [pc, #92]	; (8005244 <HAL_RCC_OscConfig+0x274>)
 80051e8:	2201      	movs	r2, #1
 80051ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051ec:	f7fd fefa 	bl	8002fe4 <HAL_GetTick>
 80051f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051f2:	e008      	b.n	8005206 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051f4:	f7fd fef6 	bl	8002fe4 <HAL_GetTick>
 80051f8:	4602      	mov	r2, r0
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d901      	bls.n	8005206 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005202:	2303      	movs	r3, #3
 8005204:	e160      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005206:	4b0d      	ldr	r3, [pc, #52]	; (800523c <HAL_RCC_OscConfig+0x26c>)
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d0f0      	beq.n	80051f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005212:	2001      	movs	r0, #1
 8005214:	f000 fad8 	bl	80057c8 <RCC_Delay>
 8005218:	e01c      	b.n	8005254 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800521a:	4b0a      	ldr	r3, [pc, #40]	; (8005244 <HAL_RCC_OscConfig+0x274>)
 800521c:	2200      	movs	r2, #0
 800521e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005220:	f7fd fee0 	bl	8002fe4 <HAL_GetTick>
 8005224:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005226:	e00f      	b.n	8005248 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005228:	f7fd fedc 	bl	8002fe4 <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d908      	bls.n	8005248 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e146      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
 800523a:	bf00      	nop
 800523c:	40021000 	.word	0x40021000
 8005240:	42420000 	.word	0x42420000
 8005244:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005248:	4b92      	ldr	r3, [pc, #584]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 800524a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1e9      	bne.n	8005228 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0304 	and.w	r3, r3, #4
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 80a6 	beq.w	80053ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005262:	2300      	movs	r3, #0
 8005264:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005266:	4b8b      	ldr	r3, [pc, #556]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10d      	bne.n	800528e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005272:	4b88      	ldr	r3, [pc, #544]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	4a87      	ldr	r2, [pc, #540]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800527c:	61d3      	str	r3, [r2, #28]
 800527e:	4b85      	ldr	r3, [pc, #532]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005280:	69db      	ldr	r3, [r3, #28]
 8005282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005286:	60bb      	str	r3, [r7, #8]
 8005288:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800528a:	2301      	movs	r3, #1
 800528c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800528e:	4b82      	ldr	r3, [pc, #520]	; (8005498 <HAL_RCC_OscConfig+0x4c8>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005296:	2b00      	cmp	r3, #0
 8005298:	d118      	bne.n	80052cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800529a:	4b7f      	ldr	r3, [pc, #508]	; (8005498 <HAL_RCC_OscConfig+0x4c8>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a7e      	ldr	r2, [pc, #504]	; (8005498 <HAL_RCC_OscConfig+0x4c8>)
 80052a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052a6:	f7fd fe9d 	bl	8002fe4 <HAL_GetTick>
 80052aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ac:	e008      	b.n	80052c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ae:	f7fd fe99 	bl	8002fe4 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b64      	cmp	r3, #100	; 0x64
 80052ba:	d901      	bls.n	80052c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e103      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c0:	4b75      	ldr	r3, [pc, #468]	; (8005498 <HAL_RCC_OscConfig+0x4c8>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0f0      	beq.n	80052ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d106      	bne.n	80052e2 <HAL_RCC_OscConfig+0x312>
 80052d4:	4b6f      	ldr	r3, [pc, #444]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	4a6e      	ldr	r2, [pc, #440]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80052da:	f043 0301 	orr.w	r3, r3, #1
 80052de:	6213      	str	r3, [r2, #32]
 80052e0:	e02d      	b.n	800533e <HAL_RCC_OscConfig+0x36e>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10c      	bne.n	8005304 <HAL_RCC_OscConfig+0x334>
 80052ea:	4b6a      	ldr	r3, [pc, #424]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	4a69      	ldr	r2, [pc, #420]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80052f0:	f023 0301 	bic.w	r3, r3, #1
 80052f4:	6213      	str	r3, [r2, #32]
 80052f6:	4b67      	ldr	r3, [pc, #412]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	4a66      	ldr	r2, [pc, #408]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80052fc:	f023 0304 	bic.w	r3, r3, #4
 8005300:	6213      	str	r3, [r2, #32]
 8005302:	e01c      	b.n	800533e <HAL_RCC_OscConfig+0x36e>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	2b05      	cmp	r3, #5
 800530a:	d10c      	bne.n	8005326 <HAL_RCC_OscConfig+0x356>
 800530c:	4b61      	ldr	r3, [pc, #388]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	4a60      	ldr	r2, [pc, #384]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005312:	f043 0304 	orr.w	r3, r3, #4
 8005316:	6213      	str	r3, [r2, #32]
 8005318:	4b5e      	ldr	r3, [pc, #376]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	4a5d      	ldr	r2, [pc, #372]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 800531e:	f043 0301 	orr.w	r3, r3, #1
 8005322:	6213      	str	r3, [r2, #32]
 8005324:	e00b      	b.n	800533e <HAL_RCC_OscConfig+0x36e>
 8005326:	4b5b      	ldr	r3, [pc, #364]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	4a5a      	ldr	r2, [pc, #360]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 800532c:	f023 0301 	bic.w	r3, r3, #1
 8005330:	6213      	str	r3, [r2, #32]
 8005332:	4b58      	ldr	r3, [pc, #352]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	4a57      	ldr	r2, [pc, #348]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005338:	f023 0304 	bic.w	r3, r3, #4
 800533c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d015      	beq.n	8005372 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005346:	f7fd fe4d 	bl	8002fe4 <HAL_GetTick>
 800534a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800534c:	e00a      	b.n	8005364 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800534e:	f7fd fe49 	bl	8002fe4 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	f241 3288 	movw	r2, #5000	; 0x1388
 800535c:	4293      	cmp	r3, r2
 800535e:	d901      	bls.n	8005364 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e0b1      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005364:	4b4b      	ldr	r3, [pc, #300]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005366:	6a1b      	ldr	r3, [r3, #32]
 8005368:	f003 0302 	and.w	r3, r3, #2
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0ee      	beq.n	800534e <HAL_RCC_OscConfig+0x37e>
 8005370:	e014      	b.n	800539c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005372:	f7fd fe37 	bl	8002fe4 <HAL_GetTick>
 8005376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005378:	e00a      	b.n	8005390 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800537a:	f7fd fe33 	bl	8002fe4 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	f241 3288 	movw	r2, #5000	; 0x1388
 8005388:	4293      	cmp	r3, r2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e09b      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005390:	4b40      	ldr	r3, [pc, #256]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005392:	6a1b      	ldr	r3, [r3, #32]
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1ee      	bne.n	800537a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800539c:	7dfb      	ldrb	r3, [r7, #23]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d105      	bne.n	80053ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053a2:	4b3c      	ldr	r3, [pc, #240]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	4a3b      	ldr	r2, [pc, #236]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80053a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 8087 	beq.w	80054c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053b8:	4b36      	ldr	r3, [pc, #216]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f003 030c 	and.w	r3, r3, #12
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d061      	beq.n	8005488 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	69db      	ldr	r3, [r3, #28]
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d146      	bne.n	800545a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053cc:	4b33      	ldr	r3, [pc, #204]	; (800549c <HAL_RCC_OscConfig+0x4cc>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d2:	f7fd fe07 	bl	8002fe4 <HAL_GetTick>
 80053d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053d8:	e008      	b.n	80053ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053da:	f7fd fe03 	bl	8002fe4 <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d901      	bls.n	80053ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e06d      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ec:	4b29      	ldr	r3, [pc, #164]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1f0      	bne.n	80053da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005400:	d108      	bne.n	8005414 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005402:	4b24      	ldr	r3, [pc, #144]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	4921      	ldr	r1, [pc, #132]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005410:	4313      	orrs	r3, r2
 8005412:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005414:	4b1f      	ldr	r3, [pc, #124]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a19      	ldr	r1, [r3, #32]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	430b      	orrs	r3, r1
 8005426:	491b      	ldr	r1, [pc, #108]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 8005428:	4313      	orrs	r3, r2
 800542a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800542c:	4b1b      	ldr	r3, [pc, #108]	; (800549c <HAL_RCC_OscConfig+0x4cc>)
 800542e:	2201      	movs	r2, #1
 8005430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005432:	f7fd fdd7 	bl	8002fe4 <HAL_GetTick>
 8005436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005438:	e008      	b.n	800544c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800543a:	f7fd fdd3 	bl	8002fe4 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d901      	bls.n	800544c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e03d      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800544c:	4b11      	ldr	r3, [pc, #68]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0f0      	beq.n	800543a <HAL_RCC_OscConfig+0x46a>
 8005458:	e035      	b.n	80054c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800545a:	4b10      	ldr	r3, [pc, #64]	; (800549c <HAL_RCC_OscConfig+0x4cc>)
 800545c:	2200      	movs	r2, #0
 800545e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005460:	f7fd fdc0 	bl	8002fe4 <HAL_GetTick>
 8005464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005466:	e008      	b.n	800547a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005468:	f7fd fdbc 	bl	8002fe4 <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	2b02      	cmp	r3, #2
 8005474:	d901      	bls.n	800547a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e026      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800547a:	4b06      	ldr	r3, [pc, #24]	; (8005494 <HAL_RCC_OscConfig+0x4c4>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1f0      	bne.n	8005468 <HAL_RCC_OscConfig+0x498>
 8005486:	e01e      	b.n	80054c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	69db      	ldr	r3, [r3, #28]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d107      	bne.n	80054a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e019      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
 8005494:	40021000 	.word	0x40021000
 8005498:	40007000 	.word	0x40007000
 800549c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80054a0:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <HAL_RCC_OscConfig+0x500>)
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d106      	bne.n	80054c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054be:	429a      	cmp	r2, r3
 80054c0:	d001      	beq.n	80054c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e000      	b.n	80054c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	40021000 	.word	0x40021000

080054d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d101      	bne.n	80054e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e0d0      	b.n	800568a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054e8:	4b6a      	ldr	r3, [pc, #424]	; (8005694 <HAL_RCC_ClockConfig+0x1c0>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0307 	and.w	r3, r3, #7
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d910      	bls.n	8005518 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054f6:	4b67      	ldr	r3, [pc, #412]	; (8005694 <HAL_RCC_ClockConfig+0x1c0>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f023 0207 	bic.w	r2, r3, #7
 80054fe:	4965      	ldr	r1, [pc, #404]	; (8005694 <HAL_RCC_ClockConfig+0x1c0>)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	4313      	orrs	r3, r2
 8005504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005506:	4b63      	ldr	r3, [pc, #396]	; (8005694 <HAL_RCC_ClockConfig+0x1c0>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	429a      	cmp	r2, r3
 8005512:	d001      	beq.n	8005518 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e0b8      	b.n	800568a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d020      	beq.n	8005566 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0304 	and.w	r3, r3, #4
 800552c:	2b00      	cmp	r3, #0
 800552e:	d005      	beq.n	800553c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005530:	4b59      	ldr	r3, [pc, #356]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	4a58      	ldr	r2, [pc, #352]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 8005536:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800553a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0308 	and.w	r3, r3, #8
 8005544:	2b00      	cmp	r3, #0
 8005546:	d005      	beq.n	8005554 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005548:	4b53      	ldr	r3, [pc, #332]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	4a52      	ldr	r2, [pc, #328]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 800554e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005552:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005554:	4b50      	ldr	r3, [pc, #320]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	494d      	ldr	r1, [pc, #308]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 8005562:	4313      	orrs	r3, r2
 8005564:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b00      	cmp	r3, #0
 8005570:	d040      	beq.n	80055f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b01      	cmp	r3, #1
 8005578:	d107      	bne.n	800558a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800557a:	4b47      	ldr	r3, [pc, #284]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d115      	bne.n	80055b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e07f      	b.n	800568a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	2b02      	cmp	r3, #2
 8005590:	d107      	bne.n	80055a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005592:	4b41      	ldr	r3, [pc, #260]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d109      	bne.n	80055b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e073      	b.n	800568a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055a2:	4b3d      	ldr	r3, [pc, #244]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d101      	bne.n	80055b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e06b      	b.n	800568a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055b2:	4b39      	ldr	r3, [pc, #228]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f023 0203 	bic.w	r2, r3, #3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	4936      	ldr	r1, [pc, #216]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055c4:	f7fd fd0e 	bl	8002fe4 <HAL_GetTick>
 80055c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055ca:	e00a      	b.n	80055e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055cc:	f7fd fd0a 	bl	8002fe4 <HAL_GetTick>
 80055d0:	4602      	mov	r2, r0
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80055da:	4293      	cmp	r3, r2
 80055dc:	d901      	bls.n	80055e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	e053      	b.n	800568a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055e2:	4b2d      	ldr	r3, [pc, #180]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	f003 020c 	and.w	r2, r3, #12
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d1eb      	bne.n	80055cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80055f4:	4b27      	ldr	r3, [pc, #156]	; (8005694 <HAL_RCC_ClockConfig+0x1c0>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0307 	and.w	r3, r3, #7
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d210      	bcs.n	8005624 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005602:	4b24      	ldr	r3, [pc, #144]	; (8005694 <HAL_RCC_ClockConfig+0x1c0>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f023 0207 	bic.w	r2, r3, #7
 800560a:	4922      	ldr	r1, [pc, #136]	; (8005694 <HAL_RCC_ClockConfig+0x1c0>)
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	4313      	orrs	r3, r2
 8005610:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005612:	4b20      	ldr	r3, [pc, #128]	; (8005694 <HAL_RCC_ClockConfig+0x1c0>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	683a      	ldr	r2, [r7, #0]
 800561c:	429a      	cmp	r2, r3
 800561e:	d001      	beq.n	8005624 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e032      	b.n	800568a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0304 	and.w	r3, r3, #4
 800562c:	2b00      	cmp	r3, #0
 800562e:	d008      	beq.n	8005642 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005630:	4b19      	ldr	r3, [pc, #100]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	4916      	ldr	r1, [pc, #88]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 800563e:	4313      	orrs	r3, r2
 8005640:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0308 	and.w	r3, r3, #8
 800564a:	2b00      	cmp	r3, #0
 800564c:	d009      	beq.n	8005662 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800564e:	4b12      	ldr	r3, [pc, #72]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	00db      	lsls	r3, r3, #3
 800565c:	490e      	ldr	r1, [pc, #56]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 800565e:	4313      	orrs	r3, r2
 8005660:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005662:	f000 f821 	bl	80056a8 <HAL_RCC_GetSysClockFreq>
 8005666:	4602      	mov	r2, r0
 8005668:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <HAL_RCC_ClockConfig+0x1c4>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	091b      	lsrs	r3, r3, #4
 800566e:	f003 030f 	and.w	r3, r3, #15
 8005672:	490a      	ldr	r1, [pc, #40]	; (800569c <HAL_RCC_ClockConfig+0x1c8>)
 8005674:	5ccb      	ldrb	r3, [r1, r3]
 8005676:	fa22 f303 	lsr.w	r3, r2, r3
 800567a:	4a09      	ldr	r2, [pc, #36]	; (80056a0 <HAL_RCC_ClockConfig+0x1cc>)
 800567c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800567e:	4b09      	ldr	r3, [pc, #36]	; (80056a4 <HAL_RCC_ClockConfig+0x1d0>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4618      	mov	r0, r3
 8005684:	f7fd fc6c 	bl	8002f60 <HAL_InitTick>

  return HAL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3710      	adds	r7, #16
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	40022000 	.word	0x40022000
 8005698:	40021000 	.word	0x40021000
 800569c:	0800a0dc 	.word	0x0800a0dc
 80056a0:	20000008 	.word	0x20000008
 80056a4:	2000000c 	.word	0x2000000c

080056a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056a8:	b490      	push	{r4, r7}
 80056aa:	b08a      	sub	sp, #40	; 0x28
 80056ac:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80056ae:	4b29      	ldr	r3, [pc, #164]	; (8005754 <HAL_RCC_GetSysClockFreq+0xac>)
 80056b0:	1d3c      	adds	r4, r7, #4
 80056b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80056b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80056b8:	f240 2301 	movw	r3, #513	; 0x201
 80056bc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80056be:	2300      	movs	r3, #0
 80056c0:	61fb      	str	r3, [r7, #28]
 80056c2:	2300      	movs	r3, #0
 80056c4:	61bb      	str	r3, [r7, #24]
 80056c6:	2300      	movs	r3, #0
 80056c8:	627b      	str	r3, [r7, #36]	; 0x24
 80056ca:	2300      	movs	r3, #0
 80056cc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80056ce:	2300      	movs	r3, #0
 80056d0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80056d2:	4b21      	ldr	r3, [pc, #132]	; (8005758 <HAL_RCC_GetSysClockFreq+0xb0>)
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	f003 030c 	and.w	r3, r3, #12
 80056de:	2b04      	cmp	r3, #4
 80056e0:	d002      	beq.n	80056e8 <HAL_RCC_GetSysClockFreq+0x40>
 80056e2:	2b08      	cmp	r3, #8
 80056e4:	d003      	beq.n	80056ee <HAL_RCC_GetSysClockFreq+0x46>
 80056e6:	e02b      	b.n	8005740 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80056e8:	4b1c      	ldr	r3, [pc, #112]	; (800575c <HAL_RCC_GetSysClockFreq+0xb4>)
 80056ea:	623b      	str	r3, [r7, #32]
      break;
 80056ec:	e02b      	b.n	8005746 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	0c9b      	lsrs	r3, r3, #18
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	3328      	adds	r3, #40	; 0x28
 80056f8:	443b      	add	r3, r7
 80056fa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80056fe:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d012      	beq.n	8005730 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800570a:	4b13      	ldr	r3, [pc, #76]	; (8005758 <HAL_RCC_GetSysClockFreq+0xb0>)
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	0c5b      	lsrs	r3, r3, #17
 8005710:	f003 0301 	and.w	r3, r3, #1
 8005714:	3328      	adds	r3, #40	; 0x28
 8005716:	443b      	add	r3, r7
 8005718:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800571c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	4a0e      	ldr	r2, [pc, #56]	; (800575c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005722:	fb03 f202 	mul.w	r2, r3, r2
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	fbb2 f3f3 	udiv	r3, r2, r3
 800572c:	627b      	str	r3, [r7, #36]	; 0x24
 800572e:	e004      	b.n	800573a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	4a0b      	ldr	r2, [pc, #44]	; (8005760 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005734:	fb02 f303 	mul.w	r3, r2, r3
 8005738:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800573a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800573c:	623b      	str	r3, [r7, #32]
      break;
 800573e:	e002      	b.n	8005746 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005740:	4b06      	ldr	r3, [pc, #24]	; (800575c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005742:	623b      	str	r3, [r7, #32]
      break;
 8005744:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005746:	6a3b      	ldr	r3, [r7, #32]
}
 8005748:	4618      	mov	r0, r3
 800574a:	3728      	adds	r7, #40	; 0x28
 800574c:	46bd      	mov	sp, r7
 800574e:	bc90      	pop	{r4, r7}
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	0800a0b0 	.word	0x0800a0b0
 8005758:	40021000 	.word	0x40021000
 800575c:	007a1200 	.word	0x007a1200
 8005760:	003d0900 	.word	0x003d0900

08005764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005764:	b480      	push	{r7}
 8005766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005768:	4b02      	ldr	r3, [pc, #8]	; (8005774 <HAL_RCC_GetHCLKFreq+0x10>)
 800576a:	681b      	ldr	r3, [r3, #0]
}
 800576c:	4618      	mov	r0, r3
 800576e:	46bd      	mov	sp, r7
 8005770:	bc80      	pop	{r7}
 8005772:	4770      	bx	lr
 8005774:	20000008 	.word	0x20000008

08005778 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800577c:	f7ff fff2 	bl	8005764 <HAL_RCC_GetHCLKFreq>
 8005780:	4602      	mov	r2, r0
 8005782:	4b05      	ldr	r3, [pc, #20]	; (8005798 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	0a1b      	lsrs	r3, r3, #8
 8005788:	f003 0307 	and.w	r3, r3, #7
 800578c:	4903      	ldr	r1, [pc, #12]	; (800579c <HAL_RCC_GetPCLK1Freq+0x24>)
 800578e:	5ccb      	ldrb	r3, [r1, r3]
 8005790:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005794:	4618      	mov	r0, r3
 8005796:	bd80      	pop	{r7, pc}
 8005798:	40021000 	.word	0x40021000
 800579c:	0800a0ec 	.word	0x0800a0ec

080057a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80057a4:	f7ff ffde 	bl	8005764 <HAL_RCC_GetHCLKFreq>
 80057a8:	4602      	mov	r2, r0
 80057aa:	4b05      	ldr	r3, [pc, #20]	; (80057c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	0adb      	lsrs	r3, r3, #11
 80057b0:	f003 0307 	and.w	r3, r3, #7
 80057b4:	4903      	ldr	r1, [pc, #12]	; (80057c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057b6:	5ccb      	ldrb	r3, [r1, r3]
 80057b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057bc:	4618      	mov	r0, r3
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	40021000 	.word	0x40021000
 80057c4:	0800a0ec 	.word	0x0800a0ec

080057c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80057d0:	4b0a      	ldr	r3, [pc, #40]	; (80057fc <RCC_Delay+0x34>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a0a      	ldr	r2, [pc, #40]	; (8005800 <RCC_Delay+0x38>)
 80057d6:	fba2 2303 	umull	r2, r3, r2, r3
 80057da:	0a5b      	lsrs	r3, r3, #9
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	fb02 f303 	mul.w	r3, r2, r3
 80057e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80057e4:	bf00      	nop
  }
  while (Delay --);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	1e5a      	subs	r2, r3, #1
 80057ea:	60fa      	str	r2, [r7, #12]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1f9      	bne.n	80057e4 <RCC_Delay+0x1c>
}
 80057f0:	bf00      	nop
 80057f2:	bf00      	nop
 80057f4:	3714      	adds	r7, #20
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bc80      	pop	{r7}
 80057fa:	4770      	bx	lr
 80057fc:	20000008 	.word	0x20000008
 8005800:	10624dd3 	.word	0x10624dd3

08005804 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	2300      	movs	r3, #0
 8005812:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d07d      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005820:	2300      	movs	r3, #0
 8005822:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005824:	4b4f      	ldr	r3, [pc, #316]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005826:	69db      	ldr	r3, [r3, #28]
 8005828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10d      	bne.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005830:	4b4c      	ldr	r3, [pc, #304]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005832:	69db      	ldr	r3, [r3, #28]
 8005834:	4a4b      	ldr	r2, [pc, #300]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005836:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800583a:	61d3      	str	r3, [r2, #28]
 800583c:	4b49      	ldr	r3, [pc, #292]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005844:	60bb      	str	r3, [r7, #8]
 8005846:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005848:	2301      	movs	r3, #1
 800584a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800584c:	4b46      	ldr	r3, [pc, #280]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005854:	2b00      	cmp	r3, #0
 8005856:	d118      	bne.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005858:	4b43      	ldr	r3, [pc, #268]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a42      	ldr	r2, [pc, #264]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800585e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005862:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005864:	f7fd fbbe 	bl	8002fe4 <HAL_GetTick>
 8005868:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800586a:	e008      	b.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800586c:	f7fd fbba 	bl	8002fe4 <HAL_GetTick>
 8005870:	4602      	mov	r2, r0
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	2b64      	cmp	r3, #100	; 0x64
 8005878:	d901      	bls.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e06d      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800587e:	4b3a      	ldr	r3, [pc, #232]	; (8005968 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005886:	2b00      	cmp	r3, #0
 8005888:	d0f0      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800588a:	4b36      	ldr	r3, [pc, #216]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005892:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d02e      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d027      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058a8:	4b2e      	ldr	r3, [pc, #184]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80058b2:	4b2e      	ldr	r3, [pc, #184]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80058b4:	2201      	movs	r2, #1
 80058b6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80058b8:	4b2c      	ldr	r3, [pc, #176]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80058ba:	2200      	movs	r2, #0
 80058bc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80058be:	4a29      	ldr	r2, [pc, #164]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d014      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ce:	f7fd fb89 	bl	8002fe4 <HAL_GetTick>
 80058d2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058d4:	e00a      	b.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058d6:	f7fd fb85 	bl	8002fe4 <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d901      	bls.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e036      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ec:	4b1d      	ldr	r3, [pc, #116]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d0ee      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058f8:	4b1a      	ldr	r3, [pc, #104]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058fa:	6a1b      	ldr	r3, [r3, #32]
 80058fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	4917      	ldr	r1, [pc, #92]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005906:	4313      	orrs	r3, r2
 8005908:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800590a:	7dfb      	ldrb	r3, [r7, #23]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d105      	bne.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005910:	4b14      	ldr	r3, [pc, #80]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	4a13      	ldr	r2, [pc, #76]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005916:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800591a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0302 	and.w	r3, r3, #2
 8005924:	2b00      	cmp	r3, #0
 8005926:	d008      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005928:	4b0e      	ldr	r3, [pc, #56]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	490b      	ldr	r1, [pc, #44]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005936:	4313      	orrs	r3, r2
 8005938:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0310 	and.w	r3, r3, #16
 8005942:	2b00      	cmp	r3, #0
 8005944:	d008      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005946:	4b07      	ldr	r3, [pc, #28]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	4904      	ldr	r1, [pc, #16]	; (8005964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005954:	4313      	orrs	r3, r2
 8005956:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	40021000 	.word	0x40021000
 8005968:	40007000 	.word	0x40007000
 800596c:	42420440 	.word	0x42420440

08005970 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005970:	b590      	push	{r4, r7, lr}
 8005972:	b08d      	sub	sp, #52	; 0x34
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005978:	4b58      	ldr	r3, [pc, #352]	; (8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800597a:	f107 040c 	add.w	r4, r7, #12
 800597e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005980:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005984:	f240 2301 	movw	r3, #513	; 0x201
 8005988:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800598a:	2300      	movs	r3, #0
 800598c:	627b      	str	r3, [r7, #36]	; 0x24
 800598e:	2300      	movs	r3, #0
 8005990:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005992:	2300      	movs	r3, #0
 8005994:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005996:	2300      	movs	r3, #0
 8005998:	61fb      	str	r3, [r7, #28]
 800599a:	2300      	movs	r3, #0
 800599c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b10      	cmp	r3, #16
 80059a2:	d00a      	beq.n	80059ba <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b10      	cmp	r3, #16
 80059a8:	f200 808e 	bhi.w	8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d049      	beq.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d079      	beq.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80059b8:	e086      	b.n	8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 80059ba:	4b49      	ldr	r3, [pc, #292]	; (8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80059c0:	4b47      	ldr	r3, [pc, #284]	; (8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d07f      	beq.n	8005acc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	0c9b      	lsrs	r3, r3, #18
 80059d0:	f003 030f 	and.w	r3, r3, #15
 80059d4:	3330      	adds	r3, #48	; 0x30
 80059d6:	443b      	add	r3, r7
 80059d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80059dc:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d017      	beq.n	8005a18 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80059e8:	4b3d      	ldr	r3, [pc, #244]	; (8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	0c5b      	lsrs	r3, r3, #17
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	3330      	adds	r3, #48	; 0x30
 80059f4:	443b      	add	r3, r7
 80059f6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80059fa:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00d      	beq.n	8005a22 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005a06:	4a37      	ldr	r2, [pc, #220]	; (8005ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0a:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	fb02 f303 	mul.w	r3, r2, r3
 8005a14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a16:	e004      	b.n	8005a22 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005a18:	6a3b      	ldr	r3, [r7, #32]
 8005a1a:	4a33      	ldr	r2, [pc, #204]	; (8005ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8005a1c:	fb02 f303 	mul.w	r3, r2, r3
 8005a20:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005a22:	4b2f      	ldr	r3, [pc, #188]	; (8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a2e:	d102      	bne.n	8005a36 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8005a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a32:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005a34:	e04a      	b.n	8005acc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8005a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	4a2c      	ldr	r2, [pc, #176]	; (8005aec <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8005a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a40:	085b      	lsrs	r3, r3, #1
 8005a42:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005a44:	e042      	b.n	8005acc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8005a46:	4b26      	ldr	r3, [pc, #152]	; (8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a56:	d108      	bne.n	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	f003 0302 	and.w	r3, r3, #2
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d003      	beq.n	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8005a62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a66:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a68:	e01f      	b.n	8005aaa <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a74:	d109      	bne.n	8005a8a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8005a76:	4b1a      	ldr	r3, [pc, #104]	; (8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8005a82:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005a86:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a88:	e00f      	b.n	8005aaa <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a94:	d11c      	bne.n	8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005a96:	4b12      	ldr	r3, [pc, #72]	; (8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d016      	beq.n	8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8005aa2:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005aa6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005aa8:	e012      	b.n	8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005aaa:	e011      	b.n	8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005aac:	f7ff fe78 	bl	80057a0 <HAL_RCC_GetPCLK2Freq>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	4b0b      	ldr	r3, [pc, #44]	; (8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	0b9b      	lsrs	r3, r3, #14
 8005ab8:	f003 0303 	and.w	r3, r3, #3
 8005abc:	3301      	adds	r3, #1
 8005abe:	005b      	lsls	r3, r3, #1
 8005ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005ac6:	e004      	b.n	8005ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005ac8:	bf00      	nop
 8005aca:	e002      	b.n	8005ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005acc:	bf00      	nop
 8005ace:	e000      	b.n	8005ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005ad0:	bf00      	nop
    }
  }
  return (frequency);
 8005ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3734      	adds	r7, #52	; 0x34
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd90      	pop	{r4, r7, pc}
 8005adc:	0800a0c0 	.word	0x0800a0c0
 8005ae0:	40021000 	.word	0x40021000
 8005ae4:	007a1200 	.word	0x007a1200
 8005ae8:	003d0900 	.word	0x003d0900
 8005aec:	aaaaaaab 	.word	0xaaaaaaab

08005af0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e03f      	b.n	8005b82 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d106      	bne.n	8005b1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f7fd f8fe 	bl	8002d18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2224      	movs	r2, #36	; 0x24
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68da      	ldr	r2, [r3, #12]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f000 fd9b 	bl	8006670 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	691a      	ldr	r2, [r3, #16]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	695a      	ldr	r2, [r3, #20]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68da      	ldr	r2, [r3, #12]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2220      	movs	r2, #32
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2220      	movs	r2, #32
 8005b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3708      	adds	r7, #8
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}

08005b8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b8a:	b580      	push	{r7, lr}
 8005b8c:	b08a      	sub	sp, #40	; 0x28
 8005b8e:	af02      	add	r7, sp, #8
 8005b90:	60f8      	str	r0, [r7, #12]
 8005b92:	60b9      	str	r1, [r7, #8]
 8005b94:	603b      	str	r3, [r7, #0]
 8005b96:	4613      	mov	r3, r2
 8005b98:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b20      	cmp	r3, #32
 8005ba8:	d17c      	bne.n	8005ca4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <HAL_UART_Transmit+0x2c>
 8005bb0:	88fb      	ldrh	r3, [r7, #6]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d101      	bne.n	8005bba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e075      	b.n	8005ca6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d101      	bne.n	8005bc8 <HAL_UART_Transmit+0x3e>
 8005bc4:	2302      	movs	r3, #2
 8005bc6:	e06e      	b.n	8005ca6 <HAL_UART_Transmit+0x11c>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2221      	movs	r2, #33	; 0x21
 8005bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bde:	f7fd fa01 	bl	8002fe4 <HAL_GetTick>
 8005be2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	88fa      	ldrh	r2, [r7, #6]
 8005be8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	88fa      	ldrh	r2, [r7, #6]
 8005bee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bf8:	d108      	bne.n	8005c0c <HAL_UART_Transmit+0x82>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d104      	bne.n	8005c0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005c02:	2300      	movs	r3, #0
 8005c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	61bb      	str	r3, [r7, #24]
 8005c0a:	e003      	b.n	8005c14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c10:	2300      	movs	r3, #0
 8005c12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005c1c:	e02a      	b.n	8005c74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	9300      	str	r3, [sp, #0]
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	2200      	movs	r2, #0
 8005c26:	2180      	movs	r1, #128	; 0x80
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f000 fb0d 	bl	8006248 <UART_WaitOnFlagUntilTimeout>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d001      	beq.n	8005c38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e036      	b.n	8005ca6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10b      	bne.n	8005c56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	881b      	ldrh	r3, [r3, #0]
 8005c42:	461a      	mov	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	3302      	adds	r3, #2
 8005c52:	61bb      	str	r3, [r7, #24]
 8005c54:	e007      	b.n	8005c66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c56:	69fb      	ldr	r3, [r7, #28]
 8005c58:	781a      	ldrb	r2, [r3, #0]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	3301      	adds	r3, #1
 8005c64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1cf      	bne.n	8005c1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	2200      	movs	r2, #0
 8005c86:	2140      	movs	r1, #64	; 0x40
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f000 fadd 	bl	8006248 <UART_WaitOnFlagUntilTimeout>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d001      	beq.n	8005c98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e006      	b.n	8005ca6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	e000      	b.n	8005ca6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005ca4:	2302      	movs	r3, #2
  }
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3720      	adds	r7, #32
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cae:	b580      	push	{r7, lr}
 8005cb0:	b086      	sub	sp, #24
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	60f8      	str	r0, [r7, #12]
 8005cb6:	60b9      	str	r1, [r7, #8]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b20      	cmp	r3, #32
 8005cc6:	d13c      	bne.n	8005d42 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d002      	beq.n	8005cd4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005cce:	88fb      	ldrh	r3, [r7, #6]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d101      	bne.n	8005cd8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e035      	b.n	8005d44 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d101      	bne.n	8005ce6 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	e02e      	b.n	8005d44 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005cf4:	88fb      	ldrh	r3, [r7, #6]
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	68b9      	ldr	r1, [r7, #8]
 8005cfa:	68f8      	ldr	r0, [r7, #12]
 8005cfc:	f000 faee 	bl	80062dc <UART_Start_Receive_DMA>
 8005d00:	4603      	mov	r3, r0
 8005d02:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005d04:	7dfb      	ldrb	r3, [r7, #23]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d119      	bne.n	8005d3e <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d113      	bne.n	8005d3a <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d12:	2300      	movs	r3, #0
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	613b      	str	r3, [r7, #16]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	613b      	str	r3, [r7, #16]
 8005d26:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68da      	ldr	r2, [r3, #12]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0210 	orr.w	r2, r2, #16
 8005d36:	60da      	str	r2, [r3, #12]
 8005d38:	e001      	b.n	8005d3e <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 8005d3e:	7dfb      	ldrb	r3, [r7, #23]
 8005d40:	e000      	b.n	8005d44 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8005d42:	2302      	movs	r3, #2
  }
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3718      	adds	r7, #24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b08a      	sub	sp, #40	; 0x28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d76:	f003 030f 	and.w	r3, r3, #15
 8005d7a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10d      	bne.n	8005d9e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d84:	f003 0320 	and.w	r3, r3, #32
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d008      	beq.n	8005d9e <HAL_UART_IRQHandler+0x52>
 8005d8c:	6a3b      	ldr	r3, [r7, #32]
 8005d8e:	f003 0320 	and.w	r3, r3, #32
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d003      	beq.n	8005d9e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fbc0 	bl	800651c <UART_Receive_IT>
      return;
 8005d9c:	e17b      	b.n	8006096 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 80b1 	beq.w	8005f08 <HAL_UART_IRQHandler+0x1bc>
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d105      	bne.n	8005dbc <HAL_UART_IRQHandler+0x70>
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f000 80a6 	beq.w	8005f08 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00a      	beq.n	8005ddc <HAL_UART_IRQHandler+0x90>
 8005dc6:	6a3b      	ldr	r3, [r7, #32]
 8005dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d005      	beq.n	8005ddc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd4:	f043 0201 	orr.w	r2, r3, #1
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dde:	f003 0304 	and.w	r3, r3, #4
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00a      	beq.n	8005dfc <HAL_UART_IRQHandler+0xb0>
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d005      	beq.n	8005dfc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df4:	f043 0202 	orr.w	r2, r3, #2
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfe:	f003 0302 	and.w	r3, r3, #2
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d00a      	beq.n	8005e1c <HAL_UART_IRQHandler+0xd0>
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d005      	beq.n	8005e1c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e14:	f043 0204 	orr.w	r2, r3, #4
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1e:	f003 0308 	and.w	r3, r3, #8
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00f      	beq.n	8005e46 <HAL_UART_IRQHandler+0xfa>
 8005e26:	6a3b      	ldr	r3, [r7, #32]
 8005e28:	f003 0320 	and.w	r3, r3, #32
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d104      	bne.n	8005e3a <HAL_UART_IRQHandler+0xee>
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d005      	beq.n	8005e46 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3e:	f043 0208 	orr.w	r2, r3, #8
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	f000 811e 	beq.w	800608c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e52:	f003 0320 	and.w	r3, r3, #32
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d007      	beq.n	8005e6a <HAL_UART_IRQHandler+0x11e>
 8005e5a:	6a3b      	ldr	r3, [r7, #32]
 8005e5c:	f003 0320 	and.w	r3, r3, #32
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d002      	beq.n	8005e6a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 fb59 	bl	800651c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	bf14      	ite	ne
 8005e78:	2301      	movne	r3, #1
 8005e7a:	2300      	moveq	r3, #0
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e84:	f003 0308 	and.w	r3, r3, #8
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d102      	bne.n	8005e92 <HAL_UART_IRQHandler+0x146>
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d031      	beq.n	8005ef6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 fa9b 	bl	80063ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d023      	beq.n	8005eee <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	695a      	ldr	r2, [r3, #20]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eb4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d013      	beq.n	8005ee6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec2:	4a76      	ldr	r2, [pc, #472]	; (800609c <HAL_UART_IRQHandler+0x350>)
 8005ec4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7fe f8ce 	bl	800406c <HAL_DMA_Abort_IT>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d016      	beq.n	8005f04 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ee0:	4610      	mov	r0, r2
 8005ee2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ee4:	e00e      	b.n	8005f04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 f8f5 	bl	80060d6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eec:	e00a      	b.n	8005f04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f8f1 	bl	80060d6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ef4:	e006      	b.n	8005f04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f8ed 	bl	80060d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f02:	e0c3      	b.n	800608c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f04:	bf00      	nop
    return;
 8005f06:	e0c1      	b.n	800608c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	f040 80a1 	bne.w	8006054 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f14:	f003 0310 	and.w	r3, r3, #16
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	f000 809b 	beq.w	8006054 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005f1e:	6a3b      	ldr	r3, [r7, #32]
 8005f20:	f003 0310 	and.w	r3, r3, #16
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	f000 8095 	beq.w	8006054 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	60fb      	str	r3, [r7, #12]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	60fb      	str	r3, [r7, #12]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	60fb      	str	r3, [r7, #12]
 8005f3e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	695b      	ldr	r3, [r3, #20]
 8005f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d04e      	beq.n	8005fec <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005f58:	8a3b      	ldrh	r3, [r7, #16]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f000 8098 	beq.w	8006090 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f64:	8a3a      	ldrh	r2, [r7, #16]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	f080 8092 	bcs.w	8006090 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	8a3a      	ldrh	r2, [r7, #16]
 8005f70:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f76:	699b      	ldr	r3, [r3, #24]
 8005f78:	2b20      	cmp	r3, #32
 8005f7a:	d02b      	beq.n	8005fd4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68da      	ldr	r2, [r3, #12]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f8a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	695a      	ldr	r2, [r3, #20]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 0201 	bic.w	r2, r2, #1
 8005f9a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	695a      	ldr	r2, [r3, #20]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005faa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2220      	movs	r2, #32
 8005fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68da      	ldr	r2, [r3, #12]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f022 0210 	bic.w	r2, r2, #16
 8005fc8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f7fe f811 	bl	8003ff6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f7fc ff19 	bl	8002e1c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005fea:	e051      	b.n	8006090 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	2b00      	cmp	r3, #0
 8006002:	d047      	beq.n	8006094 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006004:	8a7b      	ldrh	r3, [r7, #18]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d044      	beq.n	8006094 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68da      	ldr	r2, [r3, #12]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006018:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	695a      	ldr	r2, [r3, #20]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 0201 	bic.w	r2, r2, #1
 8006028:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2220      	movs	r2, #32
 800602e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f022 0210 	bic.w	r2, r2, #16
 8006046:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006048:	8a7b      	ldrh	r3, [r7, #18]
 800604a:	4619      	mov	r1, r3
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f7fc fee5 	bl	8002e1c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006052:	e01f      	b.n	8006094 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800605a:	2b00      	cmp	r3, #0
 800605c:	d008      	beq.n	8006070 <HAL_UART_IRQHandler+0x324>
 800605e:	6a3b      	ldr	r3, [r7, #32]
 8006060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006064:	2b00      	cmp	r3, #0
 8006066:	d003      	beq.n	8006070 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f9f0 	bl	800644e <UART_Transmit_IT>
    return;
 800606e:	e012      	b.n	8006096 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00d      	beq.n	8006096 <HAL_UART_IRQHandler+0x34a>
 800607a:	6a3b      	ldr	r3, [r7, #32]
 800607c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006080:	2b00      	cmp	r3, #0
 8006082:	d008      	beq.n	8006096 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fa31 	bl	80064ec <UART_EndTransmit_IT>
    return;
 800608a:	e004      	b.n	8006096 <HAL_UART_IRQHandler+0x34a>
    return;
 800608c:	bf00      	nop
 800608e:	e002      	b.n	8006096 <HAL_UART_IRQHandler+0x34a>
      return;
 8006090:	bf00      	nop
 8006092:	e000      	b.n	8006096 <HAL_UART_IRQHandler+0x34a>
      return;
 8006094:	bf00      	nop
  }
}
 8006096:	3728      	adds	r7, #40	; 0x28
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}
 800609c:	08006427 	.word	0x08006427

080060a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bc80      	pop	{r7}
 80060b0:	4770      	bx	lr

080060b2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b083      	sub	sp, #12
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80060ba:	bf00      	nop
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	bc80      	pop	{r7}
 80060c2:	4770      	bx	lr

080060c4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bc80      	pop	{r7}
 80060d4:	4770      	bx	lr

080060d6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060d6:	b480      	push	{r7}
 80060d8:	b083      	sub	sp, #12
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80060de:	bf00      	nop
 80060e0:	370c      	adds	r7, #12
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bc80      	pop	{r7}
 80060e6:	4770      	bx	lr

080060e8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0320 	and.w	r3, r3, #32
 8006100:	2b00      	cmp	r3, #0
 8006102:	d12a      	bne.n	800615a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68da      	ldr	r2, [r3, #12]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006118:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	695a      	ldr	r2, [r3, #20]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0201 	bic.w	r2, r2, #1
 8006128:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	695a      	ldr	r2, [r3, #20]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006138:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2220      	movs	r2, #32
 800613e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006146:	2b01      	cmp	r3, #1
 8006148:	d107      	bne.n	800615a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68da      	ldr	r2, [r3, #12]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0210 	bic.w	r2, r2, #16
 8006158:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615e:	2b01      	cmp	r3, #1
 8006160:	d106      	bne.n	8006170 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006166:	4619      	mov	r1, r3
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f7fc fe57 	bl	8002e1c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800616e:	e002      	b.n	8006176 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f7ff ff9e 	bl	80060b2 <HAL_UART_RxCpltCallback>
}
 8006176:	bf00      	nop
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800617e:	b580      	push	{r7, lr}
 8006180:	b084      	sub	sp, #16
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006190:	2b01      	cmp	r3, #1
 8006192:	d108      	bne.n	80061a6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006198:	085b      	lsrs	r3, r3, #1
 800619a:	b29b      	uxth	r3, r3
 800619c:	4619      	mov	r1, r3
 800619e:	68f8      	ldr	r0, [r7, #12]
 80061a0:	f7fc fe3c 	bl	8002e1c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80061a4:	e002      	b.n	80061ac <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f7ff ff8c 	bl	80060c4 <HAL_UART_RxHalfCpltCallback>
}
 80061ac:	bf00      	nop
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80061bc:	2300      	movs	r3, #0
 80061be:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	bf14      	ite	ne
 80061d4:	2301      	movne	r3, #1
 80061d6:	2300      	moveq	r3, #0
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b21      	cmp	r3, #33	; 0x21
 80061e6:	d108      	bne.n	80061fa <UART_DMAError+0x46>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d005      	beq.n	80061fa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	2200      	movs	r2, #0
 80061f2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80061f4:	68b8      	ldr	r0, [r7, #8]
 80061f6:	f000 f8d5 	bl	80063a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006204:	2b00      	cmp	r3, #0
 8006206:	bf14      	ite	ne
 8006208:	2301      	movne	r3, #1
 800620a:	2300      	moveq	r3, #0
 800620c:	b2db      	uxtb	r3, r3
 800620e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006216:	b2db      	uxtb	r3, r3
 8006218:	2b22      	cmp	r3, #34	; 0x22
 800621a:	d108      	bne.n	800622e <UART_DMAError+0x7a>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d005      	beq.n	800622e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	2200      	movs	r2, #0
 8006226:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006228:	68b8      	ldr	r0, [r7, #8]
 800622a:	f000 f8d0 	bl	80063ce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006232:	f043 0210 	orr.w	r2, r3, #16
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800623a:	68b8      	ldr	r0, [r7, #8]
 800623c:	f7ff ff4b 	bl	80060d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006240:	bf00      	nop
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	4613      	mov	r3, r2
 8006256:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006258:	e02c      	b.n	80062b4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006260:	d028      	beq.n	80062b4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006262:	69bb      	ldr	r3, [r7, #24]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d007      	beq.n	8006278 <UART_WaitOnFlagUntilTimeout+0x30>
 8006268:	f7fc febc 	bl	8002fe4 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	69ba      	ldr	r2, [r7, #24]
 8006274:	429a      	cmp	r2, r3
 8006276:	d21d      	bcs.n	80062b4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68da      	ldr	r2, [r3, #12]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006286:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695a      	ldr	r2, [r3, #20]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f022 0201 	bic.w	r2, r2, #1
 8006296:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2220      	movs	r2, #32
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e00f      	b.n	80062d4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	4013      	ands	r3, r2
 80062be:	68ba      	ldr	r2, [r7, #8]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	bf0c      	ite	eq
 80062c4:	2301      	moveq	r3, #1
 80062c6:	2300      	movne	r3, #0
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	461a      	mov	r2, r3
 80062cc:	79fb      	ldrb	r3, [r7, #7]
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d0c3      	beq.n	800625a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	4613      	mov	r3, r2
 80062e8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	88fa      	ldrh	r2, [r7, #6]
 80062f4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2222      	movs	r2, #34	; 0x22
 8006300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006308:	4a23      	ldr	r2, [pc, #140]	; (8006398 <UART_Start_Receive_DMA+0xbc>)
 800630a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006310:	4a22      	ldr	r2, [pc, #136]	; (800639c <UART_Start_Receive_DMA+0xc0>)
 8006312:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006318:	4a21      	ldr	r2, [pc, #132]	; (80063a0 <UART_Start_Receive_DMA+0xc4>)
 800631a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006320:	2200      	movs	r2, #0
 8006322:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006324:	f107 0308 	add.w	r3, r7, #8
 8006328:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3304      	adds	r3, #4
 8006334:	4619      	mov	r1, r3
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	88fb      	ldrh	r3, [r7, #6]
 800633c:	f7fd fdfc 	bl	8003f38 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006340:	2300      	movs	r3, #0
 8006342:	613b      	str	r3, [r7, #16]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	613b      	str	r3, [r7, #16]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	613b      	str	r3, [r7, #16]
 8006354:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68da      	ldr	r2, [r3, #12]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800636c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	695a      	ldr	r2, [r3, #20]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f042 0201 	orr.w	r2, r2, #1
 800637c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	695a      	ldr	r2, [r3, #20]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800638c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3718      	adds	r7, #24
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	080060e9 	.word	0x080060e9
 800639c:	0800617f 	.word	0x0800617f
 80063a0:	080061b5 	.word	0x080061b5

080063a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68da      	ldr	r2, [r3, #12]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80063ba:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2220      	movs	r2, #32
 80063c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bc80      	pop	{r7}
 80063cc:	4770      	bx	lr

080063ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063ce:	b480      	push	{r7}
 80063d0:	b083      	sub	sp, #12
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68da      	ldr	r2, [r3, #12]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80063e4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	695a      	ldr	r2, [r3, #20]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f022 0201 	bic.w	r2, r2, #1
 80063f4:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d107      	bne.n	800640e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68da      	ldr	r2, [r3, #12]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f022 0210 	bic.w	r2, r2, #16
 800640c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2220      	movs	r2, #32
 8006412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800641c:	bf00      	nop
 800641e:	370c      	adds	r7, #12
 8006420:	46bd      	mov	sp, r7
 8006422:	bc80      	pop	{r7}
 8006424:	4770      	bx	lr

08006426 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b084      	sub	sp, #16
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006432:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f7ff fe48 	bl	80060d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006446:	bf00      	nop
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800644e:	b480      	push	{r7}
 8006450:	b085      	sub	sp, #20
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b21      	cmp	r3, #33	; 0x21
 8006460:	d13e      	bne.n	80064e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800646a:	d114      	bne.n	8006496 <UART_Transmit_IT+0x48>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d110      	bne.n	8006496 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	881b      	ldrh	r3, [r3, #0]
 800647e:	461a      	mov	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006488:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	1c9a      	adds	r2, r3, #2
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	621a      	str	r2, [r3, #32]
 8006494:	e008      	b.n	80064a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	1c59      	adds	r1, r3, #1
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	6211      	str	r1, [r2, #32]
 80064a0:	781a      	ldrb	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	3b01      	subs	r3, #1
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	4619      	mov	r1, r3
 80064b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d10f      	bne.n	80064dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68da      	ldr	r2, [r3, #12]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68da      	ldr	r2, [r3, #12]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064dc:	2300      	movs	r3, #0
 80064de:	e000      	b.n	80064e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80064e0:	2302      	movs	r3, #2
  }
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3714      	adds	r7, #20
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bc80      	pop	{r7}
 80064ea:	4770      	bx	lr

080064ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68da      	ldr	r2, [r3, #12]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006502:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2220      	movs	r2, #32
 8006508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f7ff fdc7 	bl	80060a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	3708      	adds	r7, #8
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b086      	sub	sp, #24
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b22      	cmp	r3, #34	; 0x22
 800652e:	f040 8099 	bne.w	8006664 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800653a:	d117      	bne.n	800656c <UART_Receive_IT+0x50>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d113      	bne.n	800656c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006544:	2300      	movs	r3, #0
 8006546:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	b29b      	uxth	r3, r3
 8006556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800655a:	b29a      	uxth	r2, r3
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006564:	1c9a      	adds	r2, r3, #2
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	629a      	str	r2, [r3, #40]	; 0x28
 800656a:	e026      	b.n	80065ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006570:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006572:	2300      	movs	r3, #0
 8006574:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800657e:	d007      	beq.n	8006590 <UART_Receive_IT+0x74>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10a      	bne.n	800659e <UART_Receive_IT+0x82>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d106      	bne.n	800659e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	b2da      	uxtb	r2, r3
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	701a      	strb	r2, [r3, #0]
 800659c:	e008      	b.n	80065b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b4:	1c5a      	adds	r2, r3, #1
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065be:	b29b      	uxth	r3, r3
 80065c0:	3b01      	subs	r3, #1
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	4619      	mov	r1, r3
 80065c8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d148      	bne.n	8006660 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68da      	ldr	r2, [r3, #12]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f022 0220 	bic.w	r2, r2, #32
 80065dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	68da      	ldr	r2, [r3, #12]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	695a      	ldr	r2, [r3, #20]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f022 0201 	bic.w	r2, r2, #1
 80065fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2220      	movs	r2, #32
 8006602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800660a:	2b01      	cmp	r3, #1
 800660c:	d123      	bne.n	8006656 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0210 	bic.w	r2, r2, #16
 8006622:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0310 	and.w	r3, r3, #16
 800662e:	2b10      	cmp	r3, #16
 8006630:	d10a      	bne.n	8006648 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006632:	2300      	movs	r3, #0
 8006634:	60fb      	str	r3, [r7, #12]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	60fb      	str	r3, [r7, #12]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	60fb      	str	r3, [r7, #12]
 8006646:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800664c:	4619      	mov	r1, r3
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7fc fbe4 	bl	8002e1c <HAL_UARTEx_RxEventCallback>
 8006654:	e002      	b.n	800665c <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f7ff fd2b 	bl	80060b2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800665c:	2300      	movs	r3, #0
 800665e:	e002      	b.n	8006666 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006660:	2300      	movs	r3, #0
 8006662:	e000      	b.n	8006666 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006664:	2302      	movs	r3, #2
  }
}
 8006666:	4618      	mov	r0, r3
 8006668:	3718      	adds	r7, #24
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
	...

08006670 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	68da      	ldr	r2, [r3, #12]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	689a      	ldr	r2, [r3, #8]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	695b      	ldr	r3, [r3, #20]
 800669c:	4313      	orrs	r3, r2
 800669e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80066aa:	f023 030c 	bic.w	r3, r3, #12
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	68b9      	ldr	r1, [r7, #8]
 80066b4:	430b      	orrs	r3, r1
 80066b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	699a      	ldr	r2, [r3, #24]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a2c      	ldr	r2, [pc, #176]	; (8006784 <UART_SetConfig+0x114>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d103      	bne.n	80066e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80066d8:	f7ff f862 	bl	80057a0 <HAL_RCC_GetPCLK2Freq>
 80066dc:	60f8      	str	r0, [r7, #12]
 80066de:	e002      	b.n	80066e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80066e0:	f7ff f84a 	bl	8005778 <HAL_RCC_GetPCLK1Freq>
 80066e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	4613      	mov	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4413      	add	r3, r2
 80066ee:	009a      	lsls	r2, r3, #2
 80066f0:	441a      	add	r2, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066fc:	4a22      	ldr	r2, [pc, #136]	; (8006788 <UART_SetConfig+0x118>)
 80066fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006702:	095b      	lsrs	r3, r3, #5
 8006704:	0119      	lsls	r1, r3, #4
 8006706:	68fa      	ldr	r2, [r7, #12]
 8006708:	4613      	mov	r3, r2
 800670a:	009b      	lsls	r3, r3, #2
 800670c:	4413      	add	r3, r2
 800670e:	009a      	lsls	r2, r3, #2
 8006710:	441a      	add	r2, r3
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	fbb2 f2f3 	udiv	r2, r2, r3
 800671c:	4b1a      	ldr	r3, [pc, #104]	; (8006788 <UART_SetConfig+0x118>)
 800671e:	fba3 0302 	umull	r0, r3, r3, r2
 8006722:	095b      	lsrs	r3, r3, #5
 8006724:	2064      	movs	r0, #100	; 0x64
 8006726:	fb00 f303 	mul.w	r3, r0, r3
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	011b      	lsls	r3, r3, #4
 800672e:	3332      	adds	r3, #50	; 0x32
 8006730:	4a15      	ldr	r2, [pc, #84]	; (8006788 <UART_SetConfig+0x118>)
 8006732:	fba2 2303 	umull	r2, r3, r2, r3
 8006736:	095b      	lsrs	r3, r3, #5
 8006738:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800673c:	4419      	add	r1, r3
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	4613      	mov	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	009a      	lsls	r2, r3, #2
 8006748:	441a      	add	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	fbb2 f2f3 	udiv	r2, r2, r3
 8006754:	4b0c      	ldr	r3, [pc, #48]	; (8006788 <UART_SetConfig+0x118>)
 8006756:	fba3 0302 	umull	r0, r3, r3, r2
 800675a:	095b      	lsrs	r3, r3, #5
 800675c:	2064      	movs	r0, #100	; 0x64
 800675e:	fb00 f303 	mul.w	r3, r0, r3
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	3332      	adds	r3, #50	; 0x32
 8006768:	4a07      	ldr	r2, [pc, #28]	; (8006788 <UART_SetConfig+0x118>)
 800676a:	fba2 2303 	umull	r2, r3, r2, r3
 800676e:	095b      	lsrs	r3, r3, #5
 8006770:	f003 020f 	and.w	r2, r3, #15
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	440a      	add	r2, r1
 800677a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800677c:	bf00      	nop
 800677e:	3710      	adds	r7, #16
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	40013800 	.word	0x40013800
 8006788:	51eb851f 	.word	0x51eb851f

0800678c <__errno>:
 800678c:	4b01      	ldr	r3, [pc, #4]	; (8006794 <__errno+0x8>)
 800678e:	6818      	ldr	r0, [r3, #0]
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	20000014 	.word	0x20000014

08006798 <__libc_init_array>:
 8006798:	b570      	push	{r4, r5, r6, lr}
 800679a:	2600      	movs	r6, #0
 800679c:	4d0c      	ldr	r5, [pc, #48]	; (80067d0 <__libc_init_array+0x38>)
 800679e:	4c0d      	ldr	r4, [pc, #52]	; (80067d4 <__libc_init_array+0x3c>)
 80067a0:	1b64      	subs	r4, r4, r5
 80067a2:	10a4      	asrs	r4, r4, #2
 80067a4:	42a6      	cmp	r6, r4
 80067a6:	d109      	bne.n	80067bc <__libc_init_array+0x24>
 80067a8:	f003 fbda 	bl	8009f60 <_init>
 80067ac:	2600      	movs	r6, #0
 80067ae:	4d0a      	ldr	r5, [pc, #40]	; (80067d8 <__libc_init_array+0x40>)
 80067b0:	4c0a      	ldr	r4, [pc, #40]	; (80067dc <__libc_init_array+0x44>)
 80067b2:	1b64      	subs	r4, r4, r5
 80067b4:	10a4      	asrs	r4, r4, #2
 80067b6:	42a6      	cmp	r6, r4
 80067b8:	d105      	bne.n	80067c6 <__libc_init_array+0x2e>
 80067ba:	bd70      	pop	{r4, r5, r6, pc}
 80067bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80067c0:	4798      	blx	r3
 80067c2:	3601      	adds	r6, #1
 80067c4:	e7ee      	b.n	80067a4 <__libc_init_array+0xc>
 80067c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80067ca:	4798      	blx	r3
 80067cc:	3601      	adds	r6, #1
 80067ce:	e7f2      	b.n	80067b6 <__libc_init_array+0x1e>
 80067d0:	0800a4e8 	.word	0x0800a4e8
 80067d4:	0800a4e8 	.word	0x0800a4e8
 80067d8:	0800a4e8 	.word	0x0800a4e8
 80067dc:	0800a4ec 	.word	0x0800a4ec

080067e0 <malloc>:
 80067e0:	4b02      	ldr	r3, [pc, #8]	; (80067ec <malloc+0xc>)
 80067e2:	4601      	mov	r1, r0
 80067e4:	6818      	ldr	r0, [r3, #0]
 80067e6:	f000 b881 	b.w	80068ec <_malloc_r>
 80067ea:	bf00      	nop
 80067ec:	20000014 	.word	0x20000014

080067f0 <memcpy>:
 80067f0:	440a      	add	r2, r1
 80067f2:	4291      	cmp	r1, r2
 80067f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80067f8:	d100      	bne.n	80067fc <memcpy+0xc>
 80067fa:	4770      	bx	lr
 80067fc:	b510      	push	{r4, lr}
 80067fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006802:	4291      	cmp	r1, r2
 8006804:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006808:	d1f9      	bne.n	80067fe <memcpy+0xe>
 800680a:	bd10      	pop	{r4, pc}

0800680c <memset>:
 800680c:	4603      	mov	r3, r0
 800680e:	4402      	add	r2, r0
 8006810:	4293      	cmp	r3, r2
 8006812:	d100      	bne.n	8006816 <memset+0xa>
 8006814:	4770      	bx	lr
 8006816:	f803 1b01 	strb.w	r1, [r3], #1
 800681a:	e7f9      	b.n	8006810 <memset+0x4>

0800681c <_free_r>:
 800681c:	b538      	push	{r3, r4, r5, lr}
 800681e:	4605      	mov	r5, r0
 8006820:	2900      	cmp	r1, #0
 8006822:	d040      	beq.n	80068a6 <_free_r+0x8a>
 8006824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006828:	1f0c      	subs	r4, r1, #4
 800682a:	2b00      	cmp	r3, #0
 800682c:	bfb8      	it	lt
 800682e:	18e4      	addlt	r4, r4, r3
 8006830:	f001 fff2 	bl	8008818 <__malloc_lock>
 8006834:	4a1c      	ldr	r2, [pc, #112]	; (80068a8 <_free_r+0x8c>)
 8006836:	6813      	ldr	r3, [r2, #0]
 8006838:	b933      	cbnz	r3, 8006848 <_free_r+0x2c>
 800683a:	6063      	str	r3, [r4, #4]
 800683c:	6014      	str	r4, [r2, #0]
 800683e:	4628      	mov	r0, r5
 8006840:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006844:	f001 bfee 	b.w	8008824 <__malloc_unlock>
 8006848:	42a3      	cmp	r3, r4
 800684a:	d908      	bls.n	800685e <_free_r+0x42>
 800684c:	6820      	ldr	r0, [r4, #0]
 800684e:	1821      	adds	r1, r4, r0
 8006850:	428b      	cmp	r3, r1
 8006852:	bf01      	itttt	eq
 8006854:	6819      	ldreq	r1, [r3, #0]
 8006856:	685b      	ldreq	r3, [r3, #4]
 8006858:	1809      	addeq	r1, r1, r0
 800685a:	6021      	streq	r1, [r4, #0]
 800685c:	e7ed      	b.n	800683a <_free_r+0x1e>
 800685e:	461a      	mov	r2, r3
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	b10b      	cbz	r3, 8006868 <_free_r+0x4c>
 8006864:	42a3      	cmp	r3, r4
 8006866:	d9fa      	bls.n	800685e <_free_r+0x42>
 8006868:	6811      	ldr	r1, [r2, #0]
 800686a:	1850      	adds	r0, r2, r1
 800686c:	42a0      	cmp	r0, r4
 800686e:	d10b      	bne.n	8006888 <_free_r+0x6c>
 8006870:	6820      	ldr	r0, [r4, #0]
 8006872:	4401      	add	r1, r0
 8006874:	1850      	adds	r0, r2, r1
 8006876:	4283      	cmp	r3, r0
 8006878:	6011      	str	r1, [r2, #0]
 800687a:	d1e0      	bne.n	800683e <_free_r+0x22>
 800687c:	6818      	ldr	r0, [r3, #0]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	4401      	add	r1, r0
 8006882:	6011      	str	r1, [r2, #0]
 8006884:	6053      	str	r3, [r2, #4]
 8006886:	e7da      	b.n	800683e <_free_r+0x22>
 8006888:	d902      	bls.n	8006890 <_free_r+0x74>
 800688a:	230c      	movs	r3, #12
 800688c:	602b      	str	r3, [r5, #0]
 800688e:	e7d6      	b.n	800683e <_free_r+0x22>
 8006890:	6820      	ldr	r0, [r4, #0]
 8006892:	1821      	adds	r1, r4, r0
 8006894:	428b      	cmp	r3, r1
 8006896:	bf01      	itttt	eq
 8006898:	6819      	ldreq	r1, [r3, #0]
 800689a:	685b      	ldreq	r3, [r3, #4]
 800689c:	1809      	addeq	r1, r1, r0
 800689e:	6021      	streq	r1, [r4, #0]
 80068a0:	6063      	str	r3, [r4, #4]
 80068a2:	6054      	str	r4, [r2, #4]
 80068a4:	e7cb      	b.n	800683e <_free_r+0x22>
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	200025ec 	.word	0x200025ec

080068ac <sbrk_aligned>:
 80068ac:	b570      	push	{r4, r5, r6, lr}
 80068ae:	4e0e      	ldr	r6, [pc, #56]	; (80068e8 <sbrk_aligned+0x3c>)
 80068b0:	460c      	mov	r4, r1
 80068b2:	6831      	ldr	r1, [r6, #0]
 80068b4:	4605      	mov	r5, r0
 80068b6:	b911      	cbnz	r1, 80068be <sbrk_aligned+0x12>
 80068b8:	f000 fd8e 	bl	80073d8 <_sbrk_r>
 80068bc:	6030      	str	r0, [r6, #0]
 80068be:	4621      	mov	r1, r4
 80068c0:	4628      	mov	r0, r5
 80068c2:	f000 fd89 	bl	80073d8 <_sbrk_r>
 80068c6:	1c43      	adds	r3, r0, #1
 80068c8:	d00a      	beq.n	80068e0 <sbrk_aligned+0x34>
 80068ca:	1cc4      	adds	r4, r0, #3
 80068cc:	f024 0403 	bic.w	r4, r4, #3
 80068d0:	42a0      	cmp	r0, r4
 80068d2:	d007      	beq.n	80068e4 <sbrk_aligned+0x38>
 80068d4:	1a21      	subs	r1, r4, r0
 80068d6:	4628      	mov	r0, r5
 80068d8:	f000 fd7e 	bl	80073d8 <_sbrk_r>
 80068dc:	3001      	adds	r0, #1
 80068de:	d101      	bne.n	80068e4 <sbrk_aligned+0x38>
 80068e0:	f04f 34ff 	mov.w	r4, #4294967295
 80068e4:	4620      	mov	r0, r4
 80068e6:	bd70      	pop	{r4, r5, r6, pc}
 80068e8:	200025f0 	.word	0x200025f0

080068ec <_malloc_r>:
 80068ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068f0:	1ccd      	adds	r5, r1, #3
 80068f2:	f025 0503 	bic.w	r5, r5, #3
 80068f6:	3508      	adds	r5, #8
 80068f8:	2d0c      	cmp	r5, #12
 80068fa:	bf38      	it	cc
 80068fc:	250c      	movcc	r5, #12
 80068fe:	2d00      	cmp	r5, #0
 8006900:	4607      	mov	r7, r0
 8006902:	db01      	blt.n	8006908 <_malloc_r+0x1c>
 8006904:	42a9      	cmp	r1, r5
 8006906:	d905      	bls.n	8006914 <_malloc_r+0x28>
 8006908:	230c      	movs	r3, #12
 800690a:	2600      	movs	r6, #0
 800690c:	603b      	str	r3, [r7, #0]
 800690e:	4630      	mov	r0, r6
 8006910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006914:	4e2e      	ldr	r6, [pc, #184]	; (80069d0 <_malloc_r+0xe4>)
 8006916:	f001 ff7f 	bl	8008818 <__malloc_lock>
 800691a:	6833      	ldr	r3, [r6, #0]
 800691c:	461c      	mov	r4, r3
 800691e:	bb34      	cbnz	r4, 800696e <_malloc_r+0x82>
 8006920:	4629      	mov	r1, r5
 8006922:	4638      	mov	r0, r7
 8006924:	f7ff ffc2 	bl	80068ac <sbrk_aligned>
 8006928:	1c43      	adds	r3, r0, #1
 800692a:	4604      	mov	r4, r0
 800692c:	d14d      	bne.n	80069ca <_malloc_r+0xde>
 800692e:	6834      	ldr	r4, [r6, #0]
 8006930:	4626      	mov	r6, r4
 8006932:	2e00      	cmp	r6, #0
 8006934:	d140      	bne.n	80069b8 <_malloc_r+0xcc>
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	4631      	mov	r1, r6
 800693a:	4638      	mov	r0, r7
 800693c:	eb04 0803 	add.w	r8, r4, r3
 8006940:	f000 fd4a 	bl	80073d8 <_sbrk_r>
 8006944:	4580      	cmp	r8, r0
 8006946:	d13a      	bne.n	80069be <_malloc_r+0xd2>
 8006948:	6821      	ldr	r1, [r4, #0]
 800694a:	3503      	adds	r5, #3
 800694c:	1a6d      	subs	r5, r5, r1
 800694e:	f025 0503 	bic.w	r5, r5, #3
 8006952:	3508      	adds	r5, #8
 8006954:	2d0c      	cmp	r5, #12
 8006956:	bf38      	it	cc
 8006958:	250c      	movcc	r5, #12
 800695a:	4638      	mov	r0, r7
 800695c:	4629      	mov	r1, r5
 800695e:	f7ff ffa5 	bl	80068ac <sbrk_aligned>
 8006962:	3001      	adds	r0, #1
 8006964:	d02b      	beq.n	80069be <_malloc_r+0xd2>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	442b      	add	r3, r5
 800696a:	6023      	str	r3, [r4, #0]
 800696c:	e00e      	b.n	800698c <_malloc_r+0xa0>
 800696e:	6822      	ldr	r2, [r4, #0]
 8006970:	1b52      	subs	r2, r2, r5
 8006972:	d41e      	bmi.n	80069b2 <_malloc_r+0xc6>
 8006974:	2a0b      	cmp	r2, #11
 8006976:	d916      	bls.n	80069a6 <_malloc_r+0xba>
 8006978:	1961      	adds	r1, r4, r5
 800697a:	42a3      	cmp	r3, r4
 800697c:	6025      	str	r5, [r4, #0]
 800697e:	bf18      	it	ne
 8006980:	6059      	strne	r1, [r3, #4]
 8006982:	6863      	ldr	r3, [r4, #4]
 8006984:	bf08      	it	eq
 8006986:	6031      	streq	r1, [r6, #0]
 8006988:	5162      	str	r2, [r4, r5]
 800698a:	604b      	str	r3, [r1, #4]
 800698c:	4638      	mov	r0, r7
 800698e:	f104 060b 	add.w	r6, r4, #11
 8006992:	f001 ff47 	bl	8008824 <__malloc_unlock>
 8006996:	f026 0607 	bic.w	r6, r6, #7
 800699a:	1d23      	adds	r3, r4, #4
 800699c:	1af2      	subs	r2, r6, r3
 800699e:	d0b6      	beq.n	800690e <_malloc_r+0x22>
 80069a0:	1b9b      	subs	r3, r3, r6
 80069a2:	50a3      	str	r3, [r4, r2]
 80069a4:	e7b3      	b.n	800690e <_malloc_r+0x22>
 80069a6:	6862      	ldr	r2, [r4, #4]
 80069a8:	42a3      	cmp	r3, r4
 80069aa:	bf0c      	ite	eq
 80069ac:	6032      	streq	r2, [r6, #0]
 80069ae:	605a      	strne	r2, [r3, #4]
 80069b0:	e7ec      	b.n	800698c <_malloc_r+0xa0>
 80069b2:	4623      	mov	r3, r4
 80069b4:	6864      	ldr	r4, [r4, #4]
 80069b6:	e7b2      	b.n	800691e <_malloc_r+0x32>
 80069b8:	4634      	mov	r4, r6
 80069ba:	6876      	ldr	r6, [r6, #4]
 80069bc:	e7b9      	b.n	8006932 <_malloc_r+0x46>
 80069be:	230c      	movs	r3, #12
 80069c0:	4638      	mov	r0, r7
 80069c2:	603b      	str	r3, [r7, #0]
 80069c4:	f001 ff2e 	bl	8008824 <__malloc_unlock>
 80069c8:	e7a1      	b.n	800690e <_malloc_r+0x22>
 80069ca:	6025      	str	r5, [r4, #0]
 80069cc:	e7de      	b.n	800698c <_malloc_r+0xa0>
 80069ce:	bf00      	nop
 80069d0:	200025ec 	.word	0x200025ec

080069d4 <__cvt>:
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069da:	461f      	mov	r7, r3
 80069dc:	bfbb      	ittet	lt
 80069de:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80069e2:	461f      	movlt	r7, r3
 80069e4:	2300      	movge	r3, #0
 80069e6:	232d      	movlt	r3, #45	; 0x2d
 80069e8:	b088      	sub	sp, #32
 80069ea:	4614      	mov	r4, r2
 80069ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069ee:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80069f0:	7013      	strb	r3, [r2, #0]
 80069f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80069f4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80069f8:	f023 0820 	bic.w	r8, r3, #32
 80069fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a00:	d005      	beq.n	8006a0e <__cvt+0x3a>
 8006a02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a06:	d100      	bne.n	8006a0a <__cvt+0x36>
 8006a08:	3501      	adds	r5, #1
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	e000      	b.n	8006a10 <__cvt+0x3c>
 8006a0e:	2303      	movs	r3, #3
 8006a10:	aa07      	add	r2, sp, #28
 8006a12:	9204      	str	r2, [sp, #16]
 8006a14:	aa06      	add	r2, sp, #24
 8006a16:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006a1a:	e9cd 3500 	strd	r3, r5, [sp]
 8006a1e:	4622      	mov	r2, r4
 8006a20:	463b      	mov	r3, r7
 8006a22:	f000 fec9 	bl	80077b8 <_dtoa_r>
 8006a26:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a2a:	4606      	mov	r6, r0
 8006a2c:	d102      	bne.n	8006a34 <__cvt+0x60>
 8006a2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a30:	07db      	lsls	r3, r3, #31
 8006a32:	d522      	bpl.n	8006a7a <__cvt+0xa6>
 8006a34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a38:	eb06 0905 	add.w	r9, r6, r5
 8006a3c:	d110      	bne.n	8006a60 <__cvt+0x8c>
 8006a3e:	7833      	ldrb	r3, [r6, #0]
 8006a40:	2b30      	cmp	r3, #48	; 0x30
 8006a42:	d10a      	bne.n	8006a5a <__cvt+0x86>
 8006a44:	2200      	movs	r2, #0
 8006a46:	2300      	movs	r3, #0
 8006a48:	4620      	mov	r0, r4
 8006a4a:	4639      	mov	r1, r7
 8006a4c:	f7f9 ffac 	bl	80009a8 <__aeabi_dcmpeq>
 8006a50:	b918      	cbnz	r0, 8006a5a <__cvt+0x86>
 8006a52:	f1c5 0501 	rsb	r5, r5, #1
 8006a56:	f8ca 5000 	str.w	r5, [sl]
 8006a5a:	f8da 3000 	ldr.w	r3, [sl]
 8006a5e:	4499      	add	r9, r3
 8006a60:	2200      	movs	r2, #0
 8006a62:	2300      	movs	r3, #0
 8006a64:	4620      	mov	r0, r4
 8006a66:	4639      	mov	r1, r7
 8006a68:	f7f9 ff9e 	bl	80009a8 <__aeabi_dcmpeq>
 8006a6c:	b108      	cbz	r0, 8006a72 <__cvt+0x9e>
 8006a6e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006a72:	2230      	movs	r2, #48	; 0x30
 8006a74:	9b07      	ldr	r3, [sp, #28]
 8006a76:	454b      	cmp	r3, r9
 8006a78:	d307      	bcc.n	8006a8a <__cvt+0xb6>
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	9b07      	ldr	r3, [sp, #28]
 8006a7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a80:	1b9b      	subs	r3, r3, r6
 8006a82:	6013      	str	r3, [r2, #0]
 8006a84:	b008      	add	sp, #32
 8006a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a8a:	1c59      	adds	r1, r3, #1
 8006a8c:	9107      	str	r1, [sp, #28]
 8006a8e:	701a      	strb	r2, [r3, #0]
 8006a90:	e7f0      	b.n	8006a74 <__cvt+0xa0>

08006a92 <__exponent>:
 8006a92:	4603      	mov	r3, r0
 8006a94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a96:	2900      	cmp	r1, #0
 8006a98:	f803 2b02 	strb.w	r2, [r3], #2
 8006a9c:	bfb6      	itet	lt
 8006a9e:	222d      	movlt	r2, #45	; 0x2d
 8006aa0:	222b      	movge	r2, #43	; 0x2b
 8006aa2:	4249      	neglt	r1, r1
 8006aa4:	2909      	cmp	r1, #9
 8006aa6:	7042      	strb	r2, [r0, #1]
 8006aa8:	dd2b      	ble.n	8006b02 <__exponent+0x70>
 8006aaa:	f10d 0407 	add.w	r4, sp, #7
 8006aae:	46a4      	mov	ip, r4
 8006ab0:	270a      	movs	r7, #10
 8006ab2:	fb91 f6f7 	sdiv	r6, r1, r7
 8006ab6:	460a      	mov	r2, r1
 8006ab8:	46a6      	mov	lr, r4
 8006aba:	fb07 1516 	mls	r5, r7, r6, r1
 8006abe:	2a63      	cmp	r2, #99	; 0x63
 8006ac0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	f104 34ff 	add.w	r4, r4, #4294967295
 8006aca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006ace:	dcf0      	bgt.n	8006ab2 <__exponent+0x20>
 8006ad0:	3130      	adds	r1, #48	; 0x30
 8006ad2:	f1ae 0502 	sub.w	r5, lr, #2
 8006ad6:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006ada:	4629      	mov	r1, r5
 8006adc:	1c44      	adds	r4, r0, #1
 8006ade:	4561      	cmp	r1, ip
 8006ae0:	d30a      	bcc.n	8006af8 <__exponent+0x66>
 8006ae2:	f10d 0209 	add.w	r2, sp, #9
 8006ae6:	eba2 020e 	sub.w	r2, r2, lr
 8006aea:	4565      	cmp	r5, ip
 8006aec:	bf88      	it	hi
 8006aee:	2200      	movhi	r2, #0
 8006af0:	4413      	add	r3, r2
 8006af2:	1a18      	subs	r0, r3, r0
 8006af4:	b003      	add	sp, #12
 8006af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006af8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006afc:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b00:	e7ed      	b.n	8006ade <__exponent+0x4c>
 8006b02:	2330      	movs	r3, #48	; 0x30
 8006b04:	3130      	adds	r1, #48	; 0x30
 8006b06:	7083      	strb	r3, [r0, #2]
 8006b08:	70c1      	strb	r1, [r0, #3]
 8006b0a:	1d03      	adds	r3, r0, #4
 8006b0c:	e7f1      	b.n	8006af2 <__exponent+0x60>
	...

08006b10 <_printf_float>:
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	b091      	sub	sp, #68	; 0x44
 8006b16:	460c      	mov	r4, r1
 8006b18:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006b1c:	4616      	mov	r6, r2
 8006b1e:	461f      	mov	r7, r3
 8006b20:	4605      	mov	r5, r0
 8006b22:	f001 fdeb 	bl	80086fc <_localeconv_r>
 8006b26:	6803      	ldr	r3, [r0, #0]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b2c:	f7f9 fb10 	bl	8000150 <strlen>
 8006b30:	2300      	movs	r3, #0
 8006b32:	930e      	str	r3, [sp, #56]	; 0x38
 8006b34:	f8d8 3000 	ldr.w	r3, [r8]
 8006b38:	900a      	str	r0, [sp, #40]	; 0x28
 8006b3a:	3307      	adds	r3, #7
 8006b3c:	f023 0307 	bic.w	r3, r3, #7
 8006b40:	f103 0208 	add.w	r2, r3, #8
 8006b44:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006b48:	f8d4 b000 	ldr.w	fp, [r4]
 8006b4c:	f8c8 2000 	str.w	r2, [r8]
 8006b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b54:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006b58:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006b5c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006b60:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b62:	f04f 32ff 	mov.w	r2, #4294967295
 8006b66:	4640      	mov	r0, r8
 8006b68:	4b9c      	ldr	r3, [pc, #624]	; (8006ddc <_printf_float+0x2cc>)
 8006b6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b6c:	f7f9 ff4e 	bl	8000a0c <__aeabi_dcmpun>
 8006b70:	bb70      	cbnz	r0, 8006bd0 <_printf_float+0xc0>
 8006b72:	f04f 32ff 	mov.w	r2, #4294967295
 8006b76:	4640      	mov	r0, r8
 8006b78:	4b98      	ldr	r3, [pc, #608]	; (8006ddc <_printf_float+0x2cc>)
 8006b7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b7c:	f7f9 ff28 	bl	80009d0 <__aeabi_dcmple>
 8006b80:	bb30      	cbnz	r0, 8006bd0 <_printf_float+0xc0>
 8006b82:	2200      	movs	r2, #0
 8006b84:	2300      	movs	r3, #0
 8006b86:	4640      	mov	r0, r8
 8006b88:	4651      	mov	r1, sl
 8006b8a:	f7f9 ff17 	bl	80009bc <__aeabi_dcmplt>
 8006b8e:	b110      	cbz	r0, 8006b96 <_printf_float+0x86>
 8006b90:	232d      	movs	r3, #45	; 0x2d
 8006b92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b96:	4b92      	ldr	r3, [pc, #584]	; (8006de0 <_printf_float+0x2d0>)
 8006b98:	4892      	ldr	r0, [pc, #584]	; (8006de4 <_printf_float+0x2d4>)
 8006b9a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006b9e:	bf94      	ite	ls
 8006ba0:	4698      	movls	r8, r3
 8006ba2:	4680      	movhi	r8, r0
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	f04f 0a00 	mov.w	sl, #0
 8006baa:	6123      	str	r3, [r4, #16]
 8006bac:	f02b 0304 	bic.w	r3, fp, #4
 8006bb0:	6023      	str	r3, [r4, #0]
 8006bb2:	4633      	mov	r3, r6
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	9700      	str	r7, [sp, #0]
 8006bba:	aa0f      	add	r2, sp, #60	; 0x3c
 8006bbc:	f000 f9d4 	bl	8006f68 <_printf_common>
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	f040 8090 	bne.w	8006ce6 <_printf_float+0x1d6>
 8006bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bca:	b011      	add	sp, #68	; 0x44
 8006bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd0:	4642      	mov	r2, r8
 8006bd2:	4653      	mov	r3, sl
 8006bd4:	4640      	mov	r0, r8
 8006bd6:	4651      	mov	r1, sl
 8006bd8:	f7f9 ff18 	bl	8000a0c <__aeabi_dcmpun>
 8006bdc:	b148      	cbz	r0, 8006bf2 <_printf_float+0xe2>
 8006bde:	f1ba 0f00 	cmp.w	sl, #0
 8006be2:	bfb8      	it	lt
 8006be4:	232d      	movlt	r3, #45	; 0x2d
 8006be6:	4880      	ldr	r0, [pc, #512]	; (8006de8 <_printf_float+0x2d8>)
 8006be8:	bfb8      	it	lt
 8006bea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006bee:	4b7f      	ldr	r3, [pc, #508]	; (8006dec <_printf_float+0x2dc>)
 8006bf0:	e7d3      	b.n	8006b9a <_printf_float+0x8a>
 8006bf2:	6863      	ldr	r3, [r4, #4]
 8006bf4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	d142      	bne.n	8006c82 <_printf_float+0x172>
 8006bfc:	2306      	movs	r3, #6
 8006bfe:	6063      	str	r3, [r4, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	9206      	str	r2, [sp, #24]
 8006c04:	aa0e      	add	r2, sp, #56	; 0x38
 8006c06:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006c0a:	aa0d      	add	r2, sp, #52	; 0x34
 8006c0c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006c10:	9203      	str	r2, [sp, #12]
 8006c12:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006c16:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006c1a:	6023      	str	r3, [r4, #0]
 8006c1c:	6863      	ldr	r3, [r4, #4]
 8006c1e:	4642      	mov	r2, r8
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	4628      	mov	r0, r5
 8006c24:	4653      	mov	r3, sl
 8006c26:	910b      	str	r1, [sp, #44]	; 0x2c
 8006c28:	f7ff fed4 	bl	80069d4 <__cvt>
 8006c2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c2e:	4680      	mov	r8, r0
 8006c30:	2947      	cmp	r1, #71	; 0x47
 8006c32:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006c34:	d108      	bne.n	8006c48 <_printf_float+0x138>
 8006c36:	1cc8      	adds	r0, r1, #3
 8006c38:	db02      	blt.n	8006c40 <_printf_float+0x130>
 8006c3a:	6863      	ldr	r3, [r4, #4]
 8006c3c:	4299      	cmp	r1, r3
 8006c3e:	dd40      	ble.n	8006cc2 <_printf_float+0x1b2>
 8006c40:	f1a9 0902 	sub.w	r9, r9, #2
 8006c44:	fa5f f989 	uxtb.w	r9, r9
 8006c48:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006c4c:	d81f      	bhi.n	8006c8e <_printf_float+0x17e>
 8006c4e:	464a      	mov	r2, r9
 8006c50:	3901      	subs	r1, #1
 8006c52:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006c56:	910d      	str	r1, [sp, #52]	; 0x34
 8006c58:	f7ff ff1b 	bl	8006a92 <__exponent>
 8006c5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c5e:	4682      	mov	sl, r0
 8006c60:	1813      	adds	r3, r2, r0
 8006c62:	2a01      	cmp	r2, #1
 8006c64:	6123      	str	r3, [r4, #16]
 8006c66:	dc02      	bgt.n	8006c6e <_printf_float+0x15e>
 8006c68:	6822      	ldr	r2, [r4, #0]
 8006c6a:	07d2      	lsls	r2, r2, #31
 8006c6c:	d501      	bpl.n	8006c72 <_printf_float+0x162>
 8006c6e:	3301      	adds	r3, #1
 8006c70:	6123      	str	r3, [r4, #16]
 8006c72:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d09b      	beq.n	8006bb2 <_printf_float+0xa2>
 8006c7a:	232d      	movs	r3, #45	; 0x2d
 8006c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c80:	e797      	b.n	8006bb2 <_printf_float+0xa2>
 8006c82:	2947      	cmp	r1, #71	; 0x47
 8006c84:	d1bc      	bne.n	8006c00 <_printf_float+0xf0>
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1ba      	bne.n	8006c00 <_printf_float+0xf0>
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e7b7      	b.n	8006bfe <_printf_float+0xee>
 8006c8e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006c92:	d118      	bne.n	8006cc6 <_printf_float+0x1b6>
 8006c94:	2900      	cmp	r1, #0
 8006c96:	6863      	ldr	r3, [r4, #4]
 8006c98:	dd0b      	ble.n	8006cb2 <_printf_float+0x1a2>
 8006c9a:	6121      	str	r1, [r4, #16]
 8006c9c:	b913      	cbnz	r3, 8006ca4 <_printf_float+0x194>
 8006c9e:	6822      	ldr	r2, [r4, #0]
 8006ca0:	07d0      	lsls	r0, r2, #31
 8006ca2:	d502      	bpl.n	8006caa <_printf_float+0x19a>
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	440b      	add	r3, r1
 8006ca8:	6123      	str	r3, [r4, #16]
 8006caa:	f04f 0a00 	mov.w	sl, #0
 8006cae:	65a1      	str	r1, [r4, #88]	; 0x58
 8006cb0:	e7df      	b.n	8006c72 <_printf_float+0x162>
 8006cb2:	b913      	cbnz	r3, 8006cba <_printf_float+0x1aa>
 8006cb4:	6822      	ldr	r2, [r4, #0]
 8006cb6:	07d2      	lsls	r2, r2, #31
 8006cb8:	d501      	bpl.n	8006cbe <_printf_float+0x1ae>
 8006cba:	3302      	adds	r3, #2
 8006cbc:	e7f4      	b.n	8006ca8 <_printf_float+0x198>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e7f2      	b.n	8006ca8 <_printf_float+0x198>
 8006cc2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006cc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cc8:	4299      	cmp	r1, r3
 8006cca:	db05      	blt.n	8006cd8 <_printf_float+0x1c8>
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	6121      	str	r1, [r4, #16]
 8006cd0:	07d8      	lsls	r0, r3, #31
 8006cd2:	d5ea      	bpl.n	8006caa <_printf_float+0x19a>
 8006cd4:	1c4b      	adds	r3, r1, #1
 8006cd6:	e7e7      	b.n	8006ca8 <_printf_float+0x198>
 8006cd8:	2900      	cmp	r1, #0
 8006cda:	bfcc      	ite	gt
 8006cdc:	2201      	movgt	r2, #1
 8006cde:	f1c1 0202 	rsble	r2, r1, #2
 8006ce2:	4413      	add	r3, r2
 8006ce4:	e7e0      	b.n	8006ca8 <_printf_float+0x198>
 8006ce6:	6823      	ldr	r3, [r4, #0]
 8006ce8:	055a      	lsls	r2, r3, #21
 8006cea:	d407      	bmi.n	8006cfc <_printf_float+0x1ec>
 8006cec:	6923      	ldr	r3, [r4, #16]
 8006cee:	4642      	mov	r2, r8
 8006cf0:	4631      	mov	r1, r6
 8006cf2:	4628      	mov	r0, r5
 8006cf4:	47b8      	blx	r7
 8006cf6:	3001      	adds	r0, #1
 8006cf8:	d12b      	bne.n	8006d52 <_printf_float+0x242>
 8006cfa:	e764      	b.n	8006bc6 <_printf_float+0xb6>
 8006cfc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006d00:	f240 80dd 	bls.w	8006ebe <_printf_float+0x3ae>
 8006d04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	f7f9 fe4c 	bl	80009a8 <__aeabi_dcmpeq>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	d033      	beq.n	8006d7c <_printf_float+0x26c>
 8006d14:	2301      	movs	r3, #1
 8006d16:	4631      	mov	r1, r6
 8006d18:	4628      	mov	r0, r5
 8006d1a:	4a35      	ldr	r2, [pc, #212]	; (8006df0 <_printf_float+0x2e0>)
 8006d1c:	47b8      	blx	r7
 8006d1e:	3001      	adds	r0, #1
 8006d20:	f43f af51 	beq.w	8006bc6 <_printf_float+0xb6>
 8006d24:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	db02      	blt.n	8006d32 <_printf_float+0x222>
 8006d2c:	6823      	ldr	r3, [r4, #0]
 8006d2e:	07d8      	lsls	r0, r3, #31
 8006d30:	d50f      	bpl.n	8006d52 <_printf_float+0x242>
 8006d32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d36:	4631      	mov	r1, r6
 8006d38:	4628      	mov	r0, r5
 8006d3a:	47b8      	blx	r7
 8006d3c:	3001      	adds	r0, #1
 8006d3e:	f43f af42 	beq.w	8006bc6 <_printf_float+0xb6>
 8006d42:	f04f 0800 	mov.w	r8, #0
 8006d46:	f104 091a 	add.w	r9, r4, #26
 8006d4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	4543      	cmp	r3, r8
 8006d50:	dc09      	bgt.n	8006d66 <_printf_float+0x256>
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	079b      	lsls	r3, r3, #30
 8006d56:	f100 8102 	bmi.w	8006f5e <_printf_float+0x44e>
 8006d5a:	68e0      	ldr	r0, [r4, #12]
 8006d5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d5e:	4298      	cmp	r0, r3
 8006d60:	bfb8      	it	lt
 8006d62:	4618      	movlt	r0, r3
 8006d64:	e731      	b.n	8006bca <_printf_float+0xba>
 8006d66:	2301      	movs	r3, #1
 8006d68:	464a      	mov	r2, r9
 8006d6a:	4631      	mov	r1, r6
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	47b8      	blx	r7
 8006d70:	3001      	adds	r0, #1
 8006d72:	f43f af28 	beq.w	8006bc6 <_printf_float+0xb6>
 8006d76:	f108 0801 	add.w	r8, r8, #1
 8006d7a:	e7e6      	b.n	8006d4a <_printf_float+0x23a>
 8006d7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	dc38      	bgt.n	8006df4 <_printf_float+0x2e4>
 8006d82:	2301      	movs	r3, #1
 8006d84:	4631      	mov	r1, r6
 8006d86:	4628      	mov	r0, r5
 8006d88:	4a19      	ldr	r2, [pc, #100]	; (8006df0 <_printf_float+0x2e0>)
 8006d8a:	47b8      	blx	r7
 8006d8c:	3001      	adds	r0, #1
 8006d8e:	f43f af1a 	beq.w	8006bc6 <_printf_float+0xb6>
 8006d92:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d96:	4313      	orrs	r3, r2
 8006d98:	d102      	bne.n	8006da0 <_printf_float+0x290>
 8006d9a:	6823      	ldr	r3, [r4, #0]
 8006d9c:	07d9      	lsls	r1, r3, #31
 8006d9e:	d5d8      	bpl.n	8006d52 <_printf_float+0x242>
 8006da0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006da4:	4631      	mov	r1, r6
 8006da6:	4628      	mov	r0, r5
 8006da8:	47b8      	blx	r7
 8006daa:	3001      	adds	r0, #1
 8006dac:	f43f af0b 	beq.w	8006bc6 <_printf_float+0xb6>
 8006db0:	f04f 0900 	mov.w	r9, #0
 8006db4:	f104 0a1a 	add.w	sl, r4, #26
 8006db8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dba:	425b      	negs	r3, r3
 8006dbc:	454b      	cmp	r3, r9
 8006dbe:	dc01      	bgt.n	8006dc4 <_printf_float+0x2b4>
 8006dc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dc2:	e794      	b.n	8006cee <_printf_float+0x1de>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	4652      	mov	r2, sl
 8006dc8:	4631      	mov	r1, r6
 8006dca:	4628      	mov	r0, r5
 8006dcc:	47b8      	blx	r7
 8006dce:	3001      	adds	r0, #1
 8006dd0:	f43f aef9 	beq.w	8006bc6 <_printf_float+0xb6>
 8006dd4:	f109 0901 	add.w	r9, r9, #1
 8006dd8:	e7ee      	b.n	8006db8 <_printf_float+0x2a8>
 8006dda:	bf00      	nop
 8006ddc:	7fefffff 	.word	0x7fefffff
 8006de0:	0800a0f8 	.word	0x0800a0f8
 8006de4:	0800a0fc 	.word	0x0800a0fc
 8006de8:	0800a104 	.word	0x0800a104
 8006dec:	0800a100 	.word	0x0800a100
 8006df0:	0800a389 	.word	0x0800a389
 8006df4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006df6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	bfa8      	it	ge
 8006dfc:	461a      	movge	r2, r3
 8006dfe:	2a00      	cmp	r2, #0
 8006e00:	4691      	mov	r9, r2
 8006e02:	dc37      	bgt.n	8006e74 <_printf_float+0x364>
 8006e04:	f04f 0b00 	mov.w	fp, #0
 8006e08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e0c:	f104 021a 	add.w	r2, r4, #26
 8006e10:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006e14:	ebaa 0309 	sub.w	r3, sl, r9
 8006e18:	455b      	cmp	r3, fp
 8006e1a:	dc33      	bgt.n	8006e84 <_printf_float+0x374>
 8006e1c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e20:	429a      	cmp	r2, r3
 8006e22:	db3b      	blt.n	8006e9c <_printf_float+0x38c>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	07da      	lsls	r2, r3, #31
 8006e28:	d438      	bmi.n	8006e9c <_printf_float+0x38c>
 8006e2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e2c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006e2e:	eba3 020a 	sub.w	r2, r3, sl
 8006e32:	eba3 0901 	sub.w	r9, r3, r1
 8006e36:	4591      	cmp	r9, r2
 8006e38:	bfa8      	it	ge
 8006e3a:	4691      	movge	r9, r2
 8006e3c:	f1b9 0f00 	cmp.w	r9, #0
 8006e40:	dc34      	bgt.n	8006eac <_printf_float+0x39c>
 8006e42:	f04f 0800 	mov.w	r8, #0
 8006e46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e4a:	f104 0a1a 	add.w	sl, r4, #26
 8006e4e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e52:	1a9b      	subs	r3, r3, r2
 8006e54:	eba3 0309 	sub.w	r3, r3, r9
 8006e58:	4543      	cmp	r3, r8
 8006e5a:	f77f af7a 	ble.w	8006d52 <_printf_float+0x242>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4652      	mov	r2, sl
 8006e62:	4631      	mov	r1, r6
 8006e64:	4628      	mov	r0, r5
 8006e66:	47b8      	blx	r7
 8006e68:	3001      	adds	r0, #1
 8006e6a:	f43f aeac 	beq.w	8006bc6 <_printf_float+0xb6>
 8006e6e:	f108 0801 	add.w	r8, r8, #1
 8006e72:	e7ec      	b.n	8006e4e <_printf_float+0x33e>
 8006e74:	4613      	mov	r3, r2
 8006e76:	4631      	mov	r1, r6
 8006e78:	4642      	mov	r2, r8
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	47b8      	blx	r7
 8006e7e:	3001      	adds	r0, #1
 8006e80:	d1c0      	bne.n	8006e04 <_printf_float+0x2f4>
 8006e82:	e6a0      	b.n	8006bc6 <_printf_float+0xb6>
 8006e84:	2301      	movs	r3, #1
 8006e86:	4631      	mov	r1, r6
 8006e88:	4628      	mov	r0, r5
 8006e8a:	920b      	str	r2, [sp, #44]	; 0x2c
 8006e8c:	47b8      	blx	r7
 8006e8e:	3001      	adds	r0, #1
 8006e90:	f43f ae99 	beq.w	8006bc6 <_printf_float+0xb6>
 8006e94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e96:	f10b 0b01 	add.w	fp, fp, #1
 8006e9a:	e7b9      	b.n	8006e10 <_printf_float+0x300>
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	47b8      	blx	r7
 8006ea6:	3001      	adds	r0, #1
 8006ea8:	d1bf      	bne.n	8006e2a <_printf_float+0x31a>
 8006eaa:	e68c      	b.n	8006bc6 <_printf_float+0xb6>
 8006eac:	464b      	mov	r3, r9
 8006eae:	4631      	mov	r1, r6
 8006eb0:	4628      	mov	r0, r5
 8006eb2:	eb08 020a 	add.w	r2, r8, sl
 8006eb6:	47b8      	blx	r7
 8006eb8:	3001      	adds	r0, #1
 8006eba:	d1c2      	bne.n	8006e42 <_printf_float+0x332>
 8006ebc:	e683      	b.n	8006bc6 <_printf_float+0xb6>
 8006ebe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ec0:	2a01      	cmp	r2, #1
 8006ec2:	dc01      	bgt.n	8006ec8 <_printf_float+0x3b8>
 8006ec4:	07db      	lsls	r3, r3, #31
 8006ec6:	d537      	bpl.n	8006f38 <_printf_float+0x428>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	4642      	mov	r2, r8
 8006ecc:	4631      	mov	r1, r6
 8006ece:	4628      	mov	r0, r5
 8006ed0:	47b8      	blx	r7
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	f43f ae77 	beq.w	8006bc6 <_printf_float+0xb6>
 8006ed8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006edc:	4631      	mov	r1, r6
 8006ede:	4628      	mov	r0, r5
 8006ee0:	47b8      	blx	r7
 8006ee2:	3001      	adds	r0, #1
 8006ee4:	f43f ae6f 	beq.w	8006bc6 <_printf_float+0xb6>
 8006ee8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006eec:	2200      	movs	r2, #0
 8006eee:	2300      	movs	r3, #0
 8006ef0:	f7f9 fd5a 	bl	80009a8 <__aeabi_dcmpeq>
 8006ef4:	b9d8      	cbnz	r0, 8006f2e <_printf_float+0x41e>
 8006ef6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ef8:	f108 0201 	add.w	r2, r8, #1
 8006efc:	3b01      	subs	r3, #1
 8006efe:	4631      	mov	r1, r6
 8006f00:	4628      	mov	r0, r5
 8006f02:	47b8      	blx	r7
 8006f04:	3001      	adds	r0, #1
 8006f06:	d10e      	bne.n	8006f26 <_printf_float+0x416>
 8006f08:	e65d      	b.n	8006bc6 <_printf_float+0xb6>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	464a      	mov	r2, r9
 8006f0e:	4631      	mov	r1, r6
 8006f10:	4628      	mov	r0, r5
 8006f12:	47b8      	blx	r7
 8006f14:	3001      	adds	r0, #1
 8006f16:	f43f ae56 	beq.w	8006bc6 <_printf_float+0xb6>
 8006f1a:	f108 0801 	add.w	r8, r8, #1
 8006f1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f20:	3b01      	subs	r3, #1
 8006f22:	4543      	cmp	r3, r8
 8006f24:	dcf1      	bgt.n	8006f0a <_printf_float+0x3fa>
 8006f26:	4653      	mov	r3, sl
 8006f28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f2c:	e6e0      	b.n	8006cf0 <_printf_float+0x1e0>
 8006f2e:	f04f 0800 	mov.w	r8, #0
 8006f32:	f104 091a 	add.w	r9, r4, #26
 8006f36:	e7f2      	b.n	8006f1e <_printf_float+0x40e>
 8006f38:	2301      	movs	r3, #1
 8006f3a:	4642      	mov	r2, r8
 8006f3c:	e7df      	b.n	8006efe <_printf_float+0x3ee>
 8006f3e:	2301      	movs	r3, #1
 8006f40:	464a      	mov	r2, r9
 8006f42:	4631      	mov	r1, r6
 8006f44:	4628      	mov	r0, r5
 8006f46:	47b8      	blx	r7
 8006f48:	3001      	adds	r0, #1
 8006f4a:	f43f ae3c 	beq.w	8006bc6 <_printf_float+0xb6>
 8006f4e:	f108 0801 	add.w	r8, r8, #1
 8006f52:	68e3      	ldr	r3, [r4, #12]
 8006f54:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006f56:	1a5b      	subs	r3, r3, r1
 8006f58:	4543      	cmp	r3, r8
 8006f5a:	dcf0      	bgt.n	8006f3e <_printf_float+0x42e>
 8006f5c:	e6fd      	b.n	8006d5a <_printf_float+0x24a>
 8006f5e:	f04f 0800 	mov.w	r8, #0
 8006f62:	f104 0919 	add.w	r9, r4, #25
 8006f66:	e7f4      	b.n	8006f52 <_printf_float+0x442>

08006f68 <_printf_common>:
 8006f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f6c:	4616      	mov	r6, r2
 8006f6e:	4699      	mov	r9, r3
 8006f70:	688a      	ldr	r2, [r1, #8]
 8006f72:	690b      	ldr	r3, [r1, #16]
 8006f74:	4607      	mov	r7, r0
 8006f76:	4293      	cmp	r3, r2
 8006f78:	bfb8      	it	lt
 8006f7a:	4613      	movlt	r3, r2
 8006f7c:	6033      	str	r3, [r6, #0]
 8006f7e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f82:	460c      	mov	r4, r1
 8006f84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f88:	b10a      	cbz	r2, 8006f8e <_printf_common+0x26>
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	6033      	str	r3, [r6, #0]
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	0699      	lsls	r1, r3, #26
 8006f92:	bf42      	ittt	mi
 8006f94:	6833      	ldrmi	r3, [r6, #0]
 8006f96:	3302      	addmi	r3, #2
 8006f98:	6033      	strmi	r3, [r6, #0]
 8006f9a:	6825      	ldr	r5, [r4, #0]
 8006f9c:	f015 0506 	ands.w	r5, r5, #6
 8006fa0:	d106      	bne.n	8006fb0 <_printf_common+0x48>
 8006fa2:	f104 0a19 	add.w	sl, r4, #25
 8006fa6:	68e3      	ldr	r3, [r4, #12]
 8006fa8:	6832      	ldr	r2, [r6, #0]
 8006faa:	1a9b      	subs	r3, r3, r2
 8006fac:	42ab      	cmp	r3, r5
 8006fae:	dc28      	bgt.n	8007002 <_printf_common+0x9a>
 8006fb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006fb4:	1e13      	subs	r3, r2, #0
 8006fb6:	6822      	ldr	r2, [r4, #0]
 8006fb8:	bf18      	it	ne
 8006fba:	2301      	movne	r3, #1
 8006fbc:	0692      	lsls	r2, r2, #26
 8006fbe:	d42d      	bmi.n	800701c <_printf_common+0xb4>
 8006fc0:	4649      	mov	r1, r9
 8006fc2:	4638      	mov	r0, r7
 8006fc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fc8:	47c0      	blx	r8
 8006fca:	3001      	adds	r0, #1
 8006fcc:	d020      	beq.n	8007010 <_printf_common+0xa8>
 8006fce:	6823      	ldr	r3, [r4, #0]
 8006fd0:	68e5      	ldr	r5, [r4, #12]
 8006fd2:	f003 0306 	and.w	r3, r3, #6
 8006fd6:	2b04      	cmp	r3, #4
 8006fd8:	bf18      	it	ne
 8006fda:	2500      	movne	r5, #0
 8006fdc:	6832      	ldr	r2, [r6, #0]
 8006fde:	f04f 0600 	mov.w	r6, #0
 8006fe2:	68a3      	ldr	r3, [r4, #8]
 8006fe4:	bf08      	it	eq
 8006fe6:	1aad      	subeq	r5, r5, r2
 8006fe8:	6922      	ldr	r2, [r4, #16]
 8006fea:	bf08      	it	eq
 8006fec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	bfc4      	itt	gt
 8006ff4:	1a9b      	subgt	r3, r3, r2
 8006ff6:	18ed      	addgt	r5, r5, r3
 8006ff8:	341a      	adds	r4, #26
 8006ffa:	42b5      	cmp	r5, r6
 8006ffc:	d11a      	bne.n	8007034 <_printf_common+0xcc>
 8006ffe:	2000      	movs	r0, #0
 8007000:	e008      	b.n	8007014 <_printf_common+0xac>
 8007002:	2301      	movs	r3, #1
 8007004:	4652      	mov	r2, sl
 8007006:	4649      	mov	r1, r9
 8007008:	4638      	mov	r0, r7
 800700a:	47c0      	blx	r8
 800700c:	3001      	adds	r0, #1
 800700e:	d103      	bne.n	8007018 <_printf_common+0xb0>
 8007010:	f04f 30ff 	mov.w	r0, #4294967295
 8007014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007018:	3501      	adds	r5, #1
 800701a:	e7c4      	b.n	8006fa6 <_printf_common+0x3e>
 800701c:	2030      	movs	r0, #48	; 0x30
 800701e:	18e1      	adds	r1, r4, r3
 8007020:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007024:	1c5a      	adds	r2, r3, #1
 8007026:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800702a:	4422      	add	r2, r4
 800702c:	3302      	adds	r3, #2
 800702e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007032:	e7c5      	b.n	8006fc0 <_printf_common+0x58>
 8007034:	2301      	movs	r3, #1
 8007036:	4622      	mov	r2, r4
 8007038:	4649      	mov	r1, r9
 800703a:	4638      	mov	r0, r7
 800703c:	47c0      	blx	r8
 800703e:	3001      	adds	r0, #1
 8007040:	d0e6      	beq.n	8007010 <_printf_common+0xa8>
 8007042:	3601      	adds	r6, #1
 8007044:	e7d9      	b.n	8006ffa <_printf_common+0x92>
	...

08007048 <_printf_i>:
 8007048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800704c:	7e0f      	ldrb	r7, [r1, #24]
 800704e:	4691      	mov	r9, r2
 8007050:	2f78      	cmp	r7, #120	; 0x78
 8007052:	4680      	mov	r8, r0
 8007054:	460c      	mov	r4, r1
 8007056:	469a      	mov	sl, r3
 8007058:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800705a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800705e:	d807      	bhi.n	8007070 <_printf_i+0x28>
 8007060:	2f62      	cmp	r7, #98	; 0x62
 8007062:	d80a      	bhi.n	800707a <_printf_i+0x32>
 8007064:	2f00      	cmp	r7, #0
 8007066:	f000 80d9 	beq.w	800721c <_printf_i+0x1d4>
 800706a:	2f58      	cmp	r7, #88	; 0x58
 800706c:	f000 80a4 	beq.w	80071b8 <_printf_i+0x170>
 8007070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007074:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007078:	e03a      	b.n	80070f0 <_printf_i+0xa8>
 800707a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800707e:	2b15      	cmp	r3, #21
 8007080:	d8f6      	bhi.n	8007070 <_printf_i+0x28>
 8007082:	a101      	add	r1, pc, #4	; (adr r1, 8007088 <_printf_i+0x40>)
 8007084:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007088:	080070e1 	.word	0x080070e1
 800708c:	080070f5 	.word	0x080070f5
 8007090:	08007071 	.word	0x08007071
 8007094:	08007071 	.word	0x08007071
 8007098:	08007071 	.word	0x08007071
 800709c:	08007071 	.word	0x08007071
 80070a0:	080070f5 	.word	0x080070f5
 80070a4:	08007071 	.word	0x08007071
 80070a8:	08007071 	.word	0x08007071
 80070ac:	08007071 	.word	0x08007071
 80070b0:	08007071 	.word	0x08007071
 80070b4:	08007203 	.word	0x08007203
 80070b8:	08007125 	.word	0x08007125
 80070bc:	080071e5 	.word	0x080071e5
 80070c0:	08007071 	.word	0x08007071
 80070c4:	08007071 	.word	0x08007071
 80070c8:	08007225 	.word	0x08007225
 80070cc:	08007071 	.word	0x08007071
 80070d0:	08007125 	.word	0x08007125
 80070d4:	08007071 	.word	0x08007071
 80070d8:	08007071 	.word	0x08007071
 80070dc:	080071ed 	.word	0x080071ed
 80070e0:	682b      	ldr	r3, [r5, #0]
 80070e2:	1d1a      	adds	r2, r3, #4
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	602a      	str	r2, [r5, #0]
 80070e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070f0:	2301      	movs	r3, #1
 80070f2:	e0a4      	b.n	800723e <_printf_i+0x1f6>
 80070f4:	6820      	ldr	r0, [r4, #0]
 80070f6:	6829      	ldr	r1, [r5, #0]
 80070f8:	0606      	lsls	r6, r0, #24
 80070fa:	f101 0304 	add.w	r3, r1, #4
 80070fe:	d50a      	bpl.n	8007116 <_printf_i+0xce>
 8007100:	680e      	ldr	r6, [r1, #0]
 8007102:	602b      	str	r3, [r5, #0]
 8007104:	2e00      	cmp	r6, #0
 8007106:	da03      	bge.n	8007110 <_printf_i+0xc8>
 8007108:	232d      	movs	r3, #45	; 0x2d
 800710a:	4276      	negs	r6, r6
 800710c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007110:	230a      	movs	r3, #10
 8007112:	485e      	ldr	r0, [pc, #376]	; (800728c <_printf_i+0x244>)
 8007114:	e019      	b.n	800714a <_printf_i+0x102>
 8007116:	680e      	ldr	r6, [r1, #0]
 8007118:	f010 0f40 	tst.w	r0, #64	; 0x40
 800711c:	602b      	str	r3, [r5, #0]
 800711e:	bf18      	it	ne
 8007120:	b236      	sxthne	r6, r6
 8007122:	e7ef      	b.n	8007104 <_printf_i+0xbc>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	6820      	ldr	r0, [r4, #0]
 8007128:	1d19      	adds	r1, r3, #4
 800712a:	6029      	str	r1, [r5, #0]
 800712c:	0601      	lsls	r1, r0, #24
 800712e:	d501      	bpl.n	8007134 <_printf_i+0xec>
 8007130:	681e      	ldr	r6, [r3, #0]
 8007132:	e002      	b.n	800713a <_printf_i+0xf2>
 8007134:	0646      	lsls	r6, r0, #25
 8007136:	d5fb      	bpl.n	8007130 <_printf_i+0xe8>
 8007138:	881e      	ldrh	r6, [r3, #0]
 800713a:	2f6f      	cmp	r7, #111	; 0x6f
 800713c:	bf0c      	ite	eq
 800713e:	2308      	moveq	r3, #8
 8007140:	230a      	movne	r3, #10
 8007142:	4852      	ldr	r0, [pc, #328]	; (800728c <_printf_i+0x244>)
 8007144:	2100      	movs	r1, #0
 8007146:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800714a:	6865      	ldr	r5, [r4, #4]
 800714c:	2d00      	cmp	r5, #0
 800714e:	bfa8      	it	ge
 8007150:	6821      	ldrge	r1, [r4, #0]
 8007152:	60a5      	str	r5, [r4, #8]
 8007154:	bfa4      	itt	ge
 8007156:	f021 0104 	bicge.w	r1, r1, #4
 800715a:	6021      	strge	r1, [r4, #0]
 800715c:	b90e      	cbnz	r6, 8007162 <_printf_i+0x11a>
 800715e:	2d00      	cmp	r5, #0
 8007160:	d04d      	beq.n	80071fe <_printf_i+0x1b6>
 8007162:	4615      	mov	r5, r2
 8007164:	fbb6 f1f3 	udiv	r1, r6, r3
 8007168:	fb03 6711 	mls	r7, r3, r1, r6
 800716c:	5dc7      	ldrb	r7, [r0, r7]
 800716e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007172:	4637      	mov	r7, r6
 8007174:	42bb      	cmp	r3, r7
 8007176:	460e      	mov	r6, r1
 8007178:	d9f4      	bls.n	8007164 <_printf_i+0x11c>
 800717a:	2b08      	cmp	r3, #8
 800717c:	d10b      	bne.n	8007196 <_printf_i+0x14e>
 800717e:	6823      	ldr	r3, [r4, #0]
 8007180:	07de      	lsls	r6, r3, #31
 8007182:	d508      	bpl.n	8007196 <_printf_i+0x14e>
 8007184:	6923      	ldr	r3, [r4, #16]
 8007186:	6861      	ldr	r1, [r4, #4]
 8007188:	4299      	cmp	r1, r3
 800718a:	bfde      	ittt	le
 800718c:	2330      	movle	r3, #48	; 0x30
 800718e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007192:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007196:	1b52      	subs	r2, r2, r5
 8007198:	6122      	str	r2, [r4, #16]
 800719a:	464b      	mov	r3, r9
 800719c:	4621      	mov	r1, r4
 800719e:	4640      	mov	r0, r8
 80071a0:	f8cd a000 	str.w	sl, [sp]
 80071a4:	aa03      	add	r2, sp, #12
 80071a6:	f7ff fedf 	bl	8006f68 <_printf_common>
 80071aa:	3001      	adds	r0, #1
 80071ac:	d14c      	bne.n	8007248 <_printf_i+0x200>
 80071ae:	f04f 30ff 	mov.w	r0, #4294967295
 80071b2:	b004      	add	sp, #16
 80071b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b8:	4834      	ldr	r0, [pc, #208]	; (800728c <_printf_i+0x244>)
 80071ba:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80071be:	6829      	ldr	r1, [r5, #0]
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	f851 6b04 	ldr.w	r6, [r1], #4
 80071c6:	6029      	str	r1, [r5, #0]
 80071c8:	061d      	lsls	r5, r3, #24
 80071ca:	d514      	bpl.n	80071f6 <_printf_i+0x1ae>
 80071cc:	07df      	lsls	r7, r3, #31
 80071ce:	bf44      	itt	mi
 80071d0:	f043 0320 	orrmi.w	r3, r3, #32
 80071d4:	6023      	strmi	r3, [r4, #0]
 80071d6:	b91e      	cbnz	r6, 80071e0 <_printf_i+0x198>
 80071d8:	6823      	ldr	r3, [r4, #0]
 80071da:	f023 0320 	bic.w	r3, r3, #32
 80071de:	6023      	str	r3, [r4, #0]
 80071e0:	2310      	movs	r3, #16
 80071e2:	e7af      	b.n	8007144 <_printf_i+0xfc>
 80071e4:	6823      	ldr	r3, [r4, #0]
 80071e6:	f043 0320 	orr.w	r3, r3, #32
 80071ea:	6023      	str	r3, [r4, #0]
 80071ec:	2378      	movs	r3, #120	; 0x78
 80071ee:	4828      	ldr	r0, [pc, #160]	; (8007290 <_printf_i+0x248>)
 80071f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80071f4:	e7e3      	b.n	80071be <_printf_i+0x176>
 80071f6:	0659      	lsls	r1, r3, #25
 80071f8:	bf48      	it	mi
 80071fa:	b2b6      	uxthmi	r6, r6
 80071fc:	e7e6      	b.n	80071cc <_printf_i+0x184>
 80071fe:	4615      	mov	r5, r2
 8007200:	e7bb      	b.n	800717a <_printf_i+0x132>
 8007202:	682b      	ldr	r3, [r5, #0]
 8007204:	6826      	ldr	r6, [r4, #0]
 8007206:	1d18      	adds	r0, r3, #4
 8007208:	6961      	ldr	r1, [r4, #20]
 800720a:	6028      	str	r0, [r5, #0]
 800720c:	0635      	lsls	r5, r6, #24
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	d501      	bpl.n	8007216 <_printf_i+0x1ce>
 8007212:	6019      	str	r1, [r3, #0]
 8007214:	e002      	b.n	800721c <_printf_i+0x1d4>
 8007216:	0670      	lsls	r0, r6, #25
 8007218:	d5fb      	bpl.n	8007212 <_printf_i+0x1ca>
 800721a:	8019      	strh	r1, [r3, #0]
 800721c:	2300      	movs	r3, #0
 800721e:	4615      	mov	r5, r2
 8007220:	6123      	str	r3, [r4, #16]
 8007222:	e7ba      	b.n	800719a <_printf_i+0x152>
 8007224:	682b      	ldr	r3, [r5, #0]
 8007226:	2100      	movs	r1, #0
 8007228:	1d1a      	adds	r2, r3, #4
 800722a:	602a      	str	r2, [r5, #0]
 800722c:	681d      	ldr	r5, [r3, #0]
 800722e:	6862      	ldr	r2, [r4, #4]
 8007230:	4628      	mov	r0, r5
 8007232:	f001 fae3 	bl	80087fc <memchr>
 8007236:	b108      	cbz	r0, 800723c <_printf_i+0x1f4>
 8007238:	1b40      	subs	r0, r0, r5
 800723a:	6060      	str	r0, [r4, #4]
 800723c:	6863      	ldr	r3, [r4, #4]
 800723e:	6123      	str	r3, [r4, #16]
 8007240:	2300      	movs	r3, #0
 8007242:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007246:	e7a8      	b.n	800719a <_printf_i+0x152>
 8007248:	462a      	mov	r2, r5
 800724a:	4649      	mov	r1, r9
 800724c:	4640      	mov	r0, r8
 800724e:	6923      	ldr	r3, [r4, #16]
 8007250:	47d0      	blx	sl
 8007252:	3001      	adds	r0, #1
 8007254:	d0ab      	beq.n	80071ae <_printf_i+0x166>
 8007256:	6823      	ldr	r3, [r4, #0]
 8007258:	079b      	lsls	r3, r3, #30
 800725a:	d413      	bmi.n	8007284 <_printf_i+0x23c>
 800725c:	68e0      	ldr	r0, [r4, #12]
 800725e:	9b03      	ldr	r3, [sp, #12]
 8007260:	4298      	cmp	r0, r3
 8007262:	bfb8      	it	lt
 8007264:	4618      	movlt	r0, r3
 8007266:	e7a4      	b.n	80071b2 <_printf_i+0x16a>
 8007268:	2301      	movs	r3, #1
 800726a:	4632      	mov	r2, r6
 800726c:	4649      	mov	r1, r9
 800726e:	4640      	mov	r0, r8
 8007270:	47d0      	blx	sl
 8007272:	3001      	adds	r0, #1
 8007274:	d09b      	beq.n	80071ae <_printf_i+0x166>
 8007276:	3501      	adds	r5, #1
 8007278:	68e3      	ldr	r3, [r4, #12]
 800727a:	9903      	ldr	r1, [sp, #12]
 800727c:	1a5b      	subs	r3, r3, r1
 800727e:	42ab      	cmp	r3, r5
 8007280:	dcf2      	bgt.n	8007268 <_printf_i+0x220>
 8007282:	e7eb      	b.n	800725c <_printf_i+0x214>
 8007284:	2500      	movs	r5, #0
 8007286:	f104 0619 	add.w	r6, r4, #25
 800728a:	e7f5      	b.n	8007278 <_printf_i+0x230>
 800728c:	0800a108 	.word	0x0800a108
 8007290:	0800a119 	.word	0x0800a119

08007294 <iprintf>:
 8007294:	b40f      	push	{r0, r1, r2, r3}
 8007296:	4b0a      	ldr	r3, [pc, #40]	; (80072c0 <iprintf+0x2c>)
 8007298:	b513      	push	{r0, r1, r4, lr}
 800729a:	681c      	ldr	r4, [r3, #0]
 800729c:	b124      	cbz	r4, 80072a8 <iprintf+0x14>
 800729e:	69a3      	ldr	r3, [r4, #24]
 80072a0:	b913      	cbnz	r3, 80072a8 <iprintf+0x14>
 80072a2:	4620      	mov	r0, r4
 80072a4:	f001 f98c 	bl	80085c0 <__sinit>
 80072a8:	ab05      	add	r3, sp, #20
 80072aa:	4620      	mov	r0, r4
 80072ac:	9a04      	ldr	r2, [sp, #16]
 80072ae:	68a1      	ldr	r1, [r4, #8]
 80072b0:	9301      	str	r3, [sp, #4]
 80072b2:	f002 f84f 	bl	8009354 <_vfiprintf_r>
 80072b6:	b002      	add	sp, #8
 80072b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072bc:	b004      	add	sp, #16
 80072be:	4770      	bx	lr
 80072c0:	20000014 	.word	0x20000014

080072c4 <putchar>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4b08      	ldr	r3, [pc, #32]	; (80072e8 <putchar+0x24>)
 80072c8:	4605      	mov	r5, r0
 80072ca:	681c      	ldr	r4, [r3, #0]
 80072cc:	b124      	cbz	r4, 80072d8 <putchar+0x14>
 80072ce:	69a3      	ldr	r3, [r4, #24]
 80072d0:	b913      	cbnz	r3, 80072d8 <putchar+0x14>
 80072d2:	4620      	mov	r0, r4
 80072d4:	f001 f974 	bl	80085c0 <__sinit>
 80072d8:	4629      	mov	r1, r5
 80072da:	4620      	mov	r0, r4
 80072dc:	68a2      	ldr	r2, [r4, #8]
 80072de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072e2:	f002 bab9 	b.w	8009858 <_putc_r>
 80072e6:	bf00      	nop
 80072e8:	20000014 	.word	0x20000014

080072ec <_puts_r>:
 80072ec:	b570      	push	{r4, r5, r6, lr}
 80072ee:	460e      	mov	r6, r1
 80072f0:	4605      	mov	r5, r0
 80072f2:	b118      	cbz	r0, 80072fc <_puts_r+0x10>
 80072f4:	6983      	ldr	r3, [r0, #24]
 80072f6:	b90b      	cbnz	r3, 80072fc <_puts_r+0x10>
 80072f8:	f001 f962 	bl	80085c0 <__sinit>
 80072fc:	69ab      	ldr	r3, [r5, #24]
 80072fe:	68ac      	ldr	r4, [r5, #8]
 8007300:	b913      	cbnz	r3, 8007308 <_puts_r+0x1c>
 8007302:	4628      	mov	r0, r5
 8007304:	f001 f95c 	bl	80085c0 <__sinit>
 8007308:	4b2c      	ldr	r3, [pc, #176]	; (80073bc <_puts_r+0xd0>)
 800730a:	429c      	cmp	r4, r3
 800730c:	d120      	bne.n	8007350 <_puts_r+0x64>
 800730e:	686c      	ldr	r4, [r5, #4]
 8007310:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007312:	07db      	lsls	r3, r3, #31
 8007314:	d405      	bmi.n	8007322 <_puts_r+0x36>
 8007316:	89a3      	ldrh	r3, [r4, #12]
 8007318:	0598      	lsls	r0, r3, #22
 800731a:	d402      	bmi.n	8007322 <_puts_r+0x36>
 800731c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800731e:	f001 f9f2 	bl	8008706 <__retarget_lock_acquire_recursive>
 8007322:	89a3      	ldrh	r3, [r4, #12]
 8007324:	0719      	lsls	r1, r3, #28
 8007326:	d51d      	bpl.n	8007364 <_puts_r+0x78>
 8007328:	6923      	ldr	r3, [r4, #16]
 800732a:	b1db      	cbz	r3, 8007364 <_puts_r+0x78>
 800732c:	3e01      	subs	r6, #1
 800732e:	68a3      	ldr	r3, [r4, #8]
 8007330:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007334:	3b01      	subs	r3, #1
 8007336:	60a3      	str	r3, [r4, #8]
 8007338:	bb39      	cbnz	r1, 800738a <_puts_r+0x9e>
 800733a:	2b00      	cmp	r3, #0
 800733c:	da38      	bge.n	80073b0 <_puts_r+0xc4>
 800733e:	4622      	mov	r2, r4
 8007340:	210a      	movs	r1, #10
 8007342:	4628      	mov	r0, r5
 8007344:	f000 f8c8 	bl	80074d8 <__swbuf_r>
 8007348:	3001      	adds	r0, #1
 800734a:	d011      	beq.n	8007370 <_puts_r+0x84>
 800734c:	250a      	movs	r5, #10
 800734e:	e011      	b.n	8007374 <_puts_r+0x88>
 8007350:	4b1b      	ldr	r3, [pc, #108]	; (80073c0 <_puts_r+0xd4>)
 8007352:	429c      	cmp	r4, r3
 8007354:	d101      	bne.n	800735a <_puts_r+0x6e>
 8007356:	68ac      	ldr	r4, [r5, #8]
 8007358:	e7da      	b.n	8007310 <_puts_r+0x24>
 800735a:	4b1a      	ldr	r3, [pc, #104]	; (80073c4 <_puts_r+0xd8>)
 800735c:	429c      	cmp	r4, r3
 800735e:	bf08      	it	eq
 8007360:	68ec      	ldreq	r4, [r5, #12]
 8007362:	e7d5      	b.n	8007310 <_puts_r+0x24>
 8007364:	4621      	mov	r1, r4
 8007366:	4628      	mov	r0, r5
 8007368:	f000 f91a 	bl	80075a0 <__swsetup_r>
 800736c:	2800      	cmp	r0, #0
 800736e:	d0dd      	beq.n	800732c <_puts_r+0x40>
 8007370:	f04f 35ff 	mov.w	r5, #4294967295
 8007374:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007376:	07da      	lsls	r2, r3, #31
 8007378:	d405      	bmi.n	8007386 <_puts_r+0x9a>
 800737a:	89a3      	ldrh	r3, [r4, #12]
 800737c:	059b      	lsls	r3, r3, #22
 800737e:	d402      	bmi.n	8007386 <_puts_r+0x9a>
 8007380:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007382:	f001 f9c1 	bl	8008708 <__retarget_lock_release_recursive>
 8007386:	4628      	mov	r0, r5
 8007388:	bd70      	pop	{r4, r5, r6, pc}
 800738a:	2b00      	cmp	r3, #0
 800738c:	da04      	bge.n	8007398 <_puts_r+0xac>
 800738e:	69a2      	ldr	r2, [r4, #24]
 8007390:	429a      	cmp	r2, r3
 8007392:	dc06      	bgt.n	80073a2 <_puts_r+0xb6>
 8007394:	290a      	cmp	r1, #10
 8007396:	d004      	beq.n	80073a2 <_puts_r+0xb6>
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	1c5a      	adds	r2, r3, #1
 800739c:	6022      	str	r2, [r4, #0]
 800739e:	7019      	strb	r1, [r3, #0]
 80073a0:	e7c5      	b.n	800732e <_puts_r+0x42>
 80073a2:	4622      	mov	r2, r4
 80073a4:	4628      	mov	r0, r5
 80073a6:	f000 f897 	bl	80074d8 <__swbuf_r>
 80073aa:	3001      	adds	r0, #1
 80073ac:	d1bf      	bne.n	800732e <_puts_r+0x42>
 80073ae:	e7df      	b.n	8007370 <_puts_r+0x84>
 80073b0:	250a      	movs	r5, #10
 80073b2:	6823      	ldr	r3, [r4, #0]
 80073b4:	1c5a      	adds	r2, r3, #1
 80073b6:	6022      	str	r2, [r4, #0]
 80073b8:	701d      	strb	r5, [r3, #0]
 80073ba:	e7db      	b.n	8007374 <_puts_r+0x88>
 80073bc:	0800a1dc 	.word	0x0800a1dc
 80073c0:	0800a1fc 	.word	0x0800a1fc
 80073c4:	0800a1bc 	.word	0x0800a1bc

080073c8 <puts>:
 80073c8:	4b02      	ldr	r3, [pc, #8]	; (80073d4 <puts+0xc>)
 80073ca:	4601      	mov	r1, r0
 80073cc:	6818      	ldr	r0, [r3, #0]
 80073ce:	f7ff bf8d 	b.w	80072ec <_puts_r>
 80073d2:	bf00      	nop
 80073d4:	20000014 	.word	0x20000014

080073d8 <_sbrk_r>:
 80073d8:	b538      	push	{r3, r4, r5, lr}
 80073da:	2300      	movs	r3, #0
 80073dc:	4d05      	ldr	r5, [pc, #20]	; (80073f4 <_sbrk_r+0x1c>)
 80073de:	4604      	mov	r4, r0
 80073e0:	4608      	mov	r0, r1
 80073e2:	602b      	str	r3, [r5, #0]
 80073e4:	f7fb fc32 	bl	8002c4c <_sbrk>
 80073e8:	1c43      	adds	r3, r0, #1
 80073ea:	d102      	bne.n	80073f2 <_sbrk_r+0x1a>
 80073ec:	682b      	ldr	r3, [r5, #0]
 80073ee:	b103      	cbz	r3, 80073f2 <_sbrk_r+0x1a>
 80073f0:	6023      	str	r3, [r4, #0]
 80073f2:	bd38      	pop	{r3, r4, r5, pc}
 80073f4:	200025f8 	.word	0x200025f8

080073f8 <siscanf>:
 80073f8:	b40e      	push	{r1, r2, r3}
 80073fa:	f44f 7201 	mov.w	r2, #516	; 0x204
 80073fe:	b530      	push	{r4, r5, lr}
 8007400:	b09c      	sub	sp, #112	; 0x70
 8007402:	ac1f      	add	r4, sp, #124	; 0x7c
 8007404:	f854 5b04 	ldr.w	r5, [r4], #4
 8007408:	f8ad 2014 	strh.w	r2, [sp, #20]
 800740c:	9002      	str	r0, [sp, #8]
 800740e:	9006      	str	r0, [sp, #24]
 8007410:	f7f8 fe9e 	bl	8000150 <strlen>
 8007414:	4b0b      	ldr	r3, [pc, #44]	; (8007444 <siscanf+0x4c>)
 8007416:	9003      	str	r0, [sp, #12]
 8007418:	930b      	str	r3, [sp, #44]	; 0x2c
 800741a:	2300      	movs	r3, #0
 800741c:	930f      	str	r3, [sp, #60]	; 0x3c
 800741e:	9314      	str	r3, [sp, #80]	; 0x50
 8007420:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007424:	9007      	str	r0, [sp, #28]
 8007426:	4808      	ldr	r0, [pc, #32]	; (8007448 <siscanf+0x50>)
 8007428:	f8ad 3016 	strh.w	r3, [sp, #22]
 800742c:	462a      	mov	r2, r5
 800742e:	4623      	mov	r3, r4
 8007430:	a902      	add	r1, sp, #8
 8007432:	6800      	ldr	r0, [r0, #0]
 8007434:	9401      	str	r4, [sp, #4]
 8007436:	f001 fdeb 	bl	8009010 <__ssvfiscanf_r>
 800743a:	b01c      	add	sp, #112	; 0x70
 800743c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007440:	b003      	add	sp, #12
 8007442:	4770      	bx	lr
 8007444:	0800746f 	.word	0x0800746f
 8007448:	20000014 	.word	0x20000014

0800744c <__sread>:
 800744c:	b510      	push	{r4, lr}
 800744e:	460c      	mov	r4, r1
 8007450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007454:	f002 fa48 	bl	80098e8 <_read_r>
 8007458:	2800      	cmp	r0, #0
 800745a:	bfab      	itete	ge
 800745c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800745e:	89a3      	ldrhlt	r3, [r4, #12]
 8007460:	181b      	addge	r3, r3, r0
 8007462:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007466:	bfac      	ite	ge
 8007468:	6563      	strge	r3, [r4, #84]	; 0x54
 800746a:	81a3      	strhlt	r3, [r4, #12]
 800746c:	bd10      	pop	{r4, pc}

0800746e <__seofread>:
 800746e:	2000      	movs	r0, #0
 8007470:	4770      	bx	lr

08007472 <__swrite>:
 8007472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007476:	461f      	mov	r7, r3
 8007478:	898b      	ldrh	r3, [r1, #12]
 800747a:	4605      	mov	r5, r0
 800747c:	05db      	lsls	r3, r3, #23
 800747e:	460c      	mov	r4, r1
 8007480:	4616      	mov	r6, r2
 8007482:	d505      	bpl.n	8007490 <__swrite+0x1e>
 8007484:	2302      	movs	r3, #2
 8007486:	2200      	movs	r2, #0
 8007488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800748c:	f001 f93e 	bl	800870c <_lseek_r>
 8007490:	89a3      	ldrh	r3, [r4, #12]
 8007492:	4632      	mov	r2, r6
 8007494:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007498:	81a3      	strh	r3, [r4, #12]
 800749a:	4628      	mov	r0, r5
 800749c:	463b      	mov	r3, r7
 800749e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074a6:	f000 b869 	b.w	800757c <_write_r>

080074aa <__sseek>:
 80074aa:	b510      	push	{r4, lr}
 80074ac:	460c      	mov	r4, r1
 80074ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074b2:	f001 f92b 	bl	800870c <_lseek_r>
 80074b6:	1c43      	adds	r3, r0, #1
 80074b8:	89a3      	ldrh	r3, [r4, #12]
 80074ba:	bf15      	itete	ne
 80074bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80074be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80074c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80074c6:	81a3      	strheq	r3, [r4, #12]
 80074c8:	bf18      	it	ne
 80074ca:	81a3      	strhne	r3, [r4, #12]
 80074cc:	bd10      	pop	{r4, pc}

080074ce <__sclose>:
 80074ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d2:	f000 b8d3 	b.w	800767c <_close_r>
	...

080074d8 <__swbuf_r>:
 80074d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074da:	460e      	mov	r6, r1
 80074dc:	4614      	mov	r4, r2
 80074de:	4605      	mov	r5, r0
 80074e0:	b118      	cbz	r0, 80074ea <__swbuf_r+0x12>
 80074e2:	6983      	ldr	r3, [r0, #24]
 80074e4:	b90b      	cbnz	r3, 80074ea <__swbuf_r+0x12>
 80074e6:	f001 f86b 	bl	80085c0 <__sinit>
 80074ea:	4b21      	ldr	r3, [pc, #132]	; (8007570 <__swbuf_r+0x98>)
 80074ec:	429c      	cmp	r4, r3
 80074ee:	d12b      	bne.n	8007548 <__swbuf_r+0x70>
 80074f0:	686c      	ldr	r4, [r5, #4]
 80074f2:	69a3      	ldr	r3, [r4, #24]
 80074f4:	60a3      	str	r3, [r4, #8]
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	071a      	lsls	r2, r3, #28
 80074fa:	d52f      	bpl.n	800755c <__swbuf_r+0x84>
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	b36b      	cbz	r3, 800755c <__swbuf_r+0x84>
 8007500:	6923      	ldr	r3, [r4, #16]
 8007502:	6820      	ldr	r0, [r4, #0]
 8007504:	b2f6      	uxtb	r6, r6
 8007506:	1ac0      	subs	r0, r0, r3
 8007508:	6963      	ldr	r3, [r4, #20]
 800750a:	4637      	mov	r7, r6
 800750c:	4283      	cmp	r3, r0
 800750e:	dc04      	bgt.n	800751a <__swbuf_r+0x42>
 8007510:	4621      	mov	r1, r4
 8007512:	4628      	mov	r0, r5
 8007514:	f000 ffc0 	bl	8008498 <_fflush_r>
 8007518:	bb30      	cbnz	r0, 8007568 <__swbuf_r+0x90>
 800751a:	68a3      	ldr	r3, [r4, #8]
 800751c:	3001      	adds	r0, #1
 800751e:	3b01      	subs	r3, #1
 8007520:	60a3      	str	r3, [r4, #8]
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	1c5a      	adds	r2, r3, #1
 8007526:	6022      	str	r2, [r4, #0]
 8007528:	701e      	strb	r6, [r3, #0]
 800752a:	6963      	ldr	r3, [r4, #20]
 800752c:	4283      	cmp	r3, r0
 800752e:	d004      	beq.n	800753a <__swbuf_r+0x62>
 8007530:	89a3      	ldrh	r3, [r4, #12]
 8007532:	07db      	lsls	r3, r3, #31
 8007534:	d506      	bpl.n	8007544 <__swbuf_r+0x6c>
 8007536:	2e0a      	cmp	r6, #10
 8007538:	d104      	bne.n	8007544 <__swbuf_r+0x6c>
 800753a:	4621      	mov	r1, r4
 800753c:	4628      	mov	r0, r5
 800753e:	f000 ffab 	bl	8008498 <_fflush_r>
 8007542:	b988      	cbnz	r0, 8007568 <__swbuf_r+0x90>
 8007544:	4638      	mov	r0, r7
 8007546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007548:	4b0a      	ldr	r3, [pc, #40]	; (8007574 <__swbuf_r+0x9c>)
 800754a:	429c      	cmp	r4, r3
 800754c:	d101      	bne.n	8007552 <__swbuf_r+0x7a>
 800754e:	68ac      	ldr	r4, [r5, #8]
 8007550:	e7cf      	b.n	80074f2 <__swbuf_r+0x1a>
 8007552:	4b09      	ldr	r3, [pc, #36]	; (8007578 <__swbuf_r+0xa0>)
 8007554:	429c      	cmp	r4, r3
 8007556:	bf08      	it	eq
 8007558:	68ec      	ldreq	r4, [r5, #12]
 800755a:	e7ca      	b.n	80074f2 <__swbuf_r+0x1a>
 800755c:	4621      	mov	r1, r4
 800755e:	4628      	mov	r0, r5
 8007560:	f000 f81e 	bl	80075a0 <__swsetup_r>
 8007564:	2800      	cmp	r0, #0
 8007566:	d0cb      	beq.n	8007500 <__swbuf_r+0x28>
 8007568:	f04f 37ff 	mov.w	r7, #4294967295
 800756c:	e7ea      	b.n	8007544 <__swbuf_r+0x6c>
 800756e:	bf00      	nop
 8007570:	0800a1dc 	.word	0x0800a1dc
 8007574:	0800a1fc 	.word	0x0800a1fc
 8007578:	0800a1bc 	.word	0x0800a1bc

0800757c <_write_r>:
 800757c:	b538      	push	{r3, r4, r5, lr}
 800757e:	4604      	mov	r4, r0
 8007580:	4608      	mov	r0, r1
 8007582:	4611      	mov	r1, r2
 8007584:	2200      	movs	r2, #0
 8007586:	4d05      	ldr	r5, [pc, #20]	; (800759c <_write_r+0x20>)
 8007588:	602a      	str	r2, [r5, #0]
 800758a:	461a      	mov	r2, r3
 800758c:	f7fb fb12 	bl	8002bb4 <_write>
 8007590:	1c43      	adds	r3, r0, #1
 8007592:	d102      	bne.n	800759a <_write_r+0x1e>
 8007594:	682b      	ldr	r3, [r5, #0]
 8007596:	b103      	cbz	r3, 800759a <_write_r+0x1e>
 8007598:	6023      	str	r3, [r4, #0]
 800759a:	bd38      	pop	{r3, r4, r5, pc}
 800759c:	200025f8 	.word	0x200025f8

080075a0 <__swsetup_r>:
 80075a0:	4b32      	ldr	r3, [pc, #200]	; (800766c <__swsetup_r+0xcc>)
 80075a2:	b570      	push	{r4, r5, r6, lr}
 80075a4:	681d      	ldr	r5, [r3, #0]
 80075a6:	4606      	mov	r6, r0
 80075a8:	460c      	mov	r4, r1
 80075aa:	b125      	cbz	r5, 80075b6 <__swsetup_r+0x16>
 80075ac:	69ab      	ldr	r3, [r5, #24]
 80075ae:	b913      	cbnz	r3, 80075b6 <__swsetup_r+0x16>
 80075b0:	4628      	mov	r0, r5
 80075b2:	f001 f805 	bl	80085c0 <__sinit>
 80075b6:	4b2e      	ldr	r3, [pc, #184]	; (8007670 <__swsetup_r+0xd0>)
 80075b8:	429c      	cmp	r4, r3
 80075ba:	d10f      	bne.n	80075dc <__swsetup_r+0x3c>
 80075bc:	686c      	ldr	r4, [r5, #4]
 80075be:	89a3      	ldrh	r3, [r4, #12]
 80075c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075c4:	0719      	lsls	r1, r3, #28
 80075c6:	d42c      	bmi.n	8007622 <__swsetup_r+0x82>
 80075c8:	06dd      	lsls	r5, r3, #27
 80075ca:	d411      	bmi.n	80075f0 <__swsetup_r+0x50>
 80075cc:	2309      	movs	r3, #9
 80075ce:	6033      	str	r3, [r6, #0]
 80075d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80075d4:	f04f 30ff 	mov.w	r0, #4294967295
 80075d8:	81a3      	strh	r3, [r4, #12]
 80075da:	e03e      	b.n	800765a <__swsetup_r+0xba>
 80075dc:	4b25      	ldr	r3, [pc, #148]	; (8007674 <__swsetup_r+0xd4>)
 80075de:	429c      	cmp	r4, r3
 80075e0:	d101      	bne.n	80075e6 <__swsetup_r+0x46>
 80075e2:	68ac      	ldr	r4, [r5, #8]
 80075e4:	e7eb      	b.n	80075be <__swsetup_r+0x1e>
 80075e6:	4b24      	ldr	r3, [pc, #144]	; (8007678 <__swsetup_r+0xd8>)
 80075e8:	429c      	cmp	r4, r3
 80075ea:	bf08      	it	eq
 80075ec:	68ec      	ldreq	r4, [r5, #12]
 80075ee:	e7e6      	b.n	80075be <__swsetup_r+0x1e>
 80075f0:	0758      	lsls	r0, r3, #29
 80075f2:	d512      	bpl.n	800761a <__swsetup_r+0x7a>
 80075f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075f6:	b141      	cbz	r1, 800760a <__swsetup_r+0x6a>
 80075f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075fc:	4299      	cmp	r1, r3
 80075fe:	d002      	beq.n	8007606 <__swsetup_r+0x66>
 8007600:	4630      	mov	r0, r6
 8007602:	f7ff f90b 	bl	800681c <_free_r>
 8007606:	2300      	movs	r3, #0
 8007608:	6363      	str	r3, [r4, #52]	; 0x34
 800760a:	89a3      	ldrh	r3, [r4, #12]
 800760c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007610:	81a3      	strh	r3, [r4, #12]
 8007612:	2300      	movs	r3, #0
 8007614:	6063      	str	r3, [r4, #4]
 8007616:	6923      	ldr	r3, [r4, #16]
 8007618:	6023      	str	r3, [r4, #0]
 800761a:	89a3      	ldrh	r3, [r4, #12]
 800761c:	f043 0308 	orr.w	r3, r3, #8
 8007620:	81a3      	strh	r3, [r4, #12]
 8007622:	6923      	ldr	r3, [r4, #16]
 8007624:	b94b      	cbnz	r3, 800763a <__swsetup_r+0x9a>
 8007626:	89a3      	ldrh	r3, [r4, #12]
 8007628:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800762c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007630:	d003      	beq.n	800763a <__swsetup_r+0x9a>
 8007632:	4621      	mov	r1, r4
 8007634:	4630      	mov	r0, r6
 8007636:	f001 f8a1 	bl	800877c <__smakebuf_r>
 800763a:	89a0      	ldrh	r0, [r4, #12]
 800763c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007640:	f010 0301 	ands.w	r3, r0, #1
 8007644:	d00a      	beq.n	800765c <__swsetup_r+0xbc>
 8007646:	2300      	movs	r3, #0
 8007648:	60a3      	str	r3, [r4, #8]
 800764a:	6963      	ldr	r3, [r4, #20]
 800764c:	425b      	negs	r3, r3
 800764e:	61a3      	str	r3, [r4, #24]
 8007650:	6923      	ldr	r3, [r4, #16]
 8007652:	b943      	cbnz	r3, 8007666 <__swsetup_r+0xc6>
 8007654:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007658:	d1ba      	bne.n	80075d0 <__swsetup_r+0x30>
 800765a:	bd70      	pop	{r4, r5, r6, pc}
 800765c:	0781      	lsls	r1, r0, #30
 800765e:	bf58      	it	pl
 8007660:	6963      	ldrpl	r3, [r4, #20]
 8007662:	60a3      	str	r3, [r4, #8]
 8007664:	e7f4      	b.n	8007650 <__swsetup_r+0xb0>
 8007666:	2000      	movs	r0, #0
 8007668:	e7f7      	b.n	800765a <__swsetup_r+0xba>
 800766a:	bf00      	nop
 800766c:	20000014 	.word	0x20000014
 8007670:	0800a1dc 	.word	0x0800a1dc
 8007674:	0800a1fc 	.word	0x0800a1fc
 8007678:	0800a1bc 	.word	0x0800a1bc

0800767c <_close_r>:
 800767c:	b538      	push	{r3, r4, r5, lr}
 800767e:	2300      	movs	r3, #0
 8007680:	4d05      	ldr	r5, [pc, #20]	; (8007698 <_close_r+0x1c>)
 8007682:	4604      	mov	r4, r0
 8007684:	4608      	mov	r0, r1
 8007686:	602b      	str	r3, [r5, #0]
 8007688:	f7fb fab0 	bl	8002bec <_close>
 800768c:	1c43      	adds	r3, r0, #1
 800768e:	d102      	bne.n	8007696 <_close_r+0x1a>
 8007690:	682b      	ldr	r3, [r5, #0]
 8007692:	b103      	cbz	r3, 8007696 <_close_r+0x1a>
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	bd38      	pop	{r3, r4, r5, pc}
 8007698:	200025f8 	.word	0x200025f8

0800769c <quorem>:
 800769c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076a0:	6903      	ldr	r3, [r0, #16]
 80076a2:	690c      	ldr	r4, [r1, #16]
 80076a4:	4607      	mov	r7, r0
 80076a6:	42a3      	cmp	r3, r4
 80076a8:	f2c0 8082 	blt.w	80077b0 <quorem+0x114>
 80076ac:	3c01      	subs	r4, #1
 80076ae:	f100 0514 	add.w	r5, r0, #20
 80076b2:	f101 0814 	add.w	r8, r1, #20
 80076b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076ba:	9301      	str	r3, [sp, #4]
 80076bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80076c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076c4:	3301      	adds	r3, #1
 80076c6:	429a      	cmp	r2, r3
 80076c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80076cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80076d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80076d4:	d331      	bcc.n	800773a <quorem+0x9e>
 80076d6:	f04f 0e00 	mov.w	lr, #0
 80076da:	4640      	mov	r0, r8
 80076dc:	46ac      	mov	ip, r5
 80076de:	46f2      	mov	sl, lr
 80076e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80076e4:	b293      	uxth	r3, r2
 80076e6:	fb06 e303 	mla	r3, r6, r3, lr
 80076ea:	0c12      	lsrs	r2, r2, #16
 80076ec:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	fb06 e202 	mla	r2, r6, r2, lr
 80076f6:	ebaa 0303 	sub.w	r3, sl, r3
 80076fa:	f8dc a000 	ldr.w	sl, [ip]
 80076fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007702:	fa1f fa8a 	uxth.w	sl, sl
 8007706:	4453      	add	r3, sl
 8007708:	f8dc a000 	ldr.w	sl, [ip]
 800770c:	b292      	uxth	r2, r2
 800770e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007712:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007716:	b29b      	uxth	r3, r3
 8007718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800771c:	4581      	cmp	r9, r0
 800771e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007722:	f84c 3b04 	str.w	r3, [ip], #4
 8007726:	d2db      	bcs.n	80076e0 <quorem+0x44>
 8007728:	f855 300b 	ldr.w	r3, [r5, fp]
 800772c:	b92b      	cbnz	r3, 800773a <quorem+0x9e>
 800772e:	9b01      	ldr	r3, [sp, #4]
 8007730:	3b04      	subs	r3, #4
 8007732:	429d      	cmp	r5, r3
 8007734:	461a      	mov	r2, r3
 8007736:	d32f      	bcc.n	8007798 <quorem+0xfc>
 8007738:	613c      	str	r4, [r7, #16]
 800773a:	4638      	mov	r0, r7
 800773c:	f001 faf6 	bl	8008d2c <__mcmp>
 8007740:	2800      	cmp	r0, #0
 8007742:	db25      	blt.n	8007790 <quorem+0xf4>
 8007744:	4628      	mov	r0, r5
 8007746:	f04f 0c00 	mov.w	ip, #0
 800774a:	3601      	adds	r6, #1
 800774c:	f858 1b04 	ldr.w	r1, [r8], #4
 8007750:	f8d0 e000 	ldr.w	lr, [r0]
 8007754:	b28b      	uxth	r3, r1
 8007756:	ebac 0303 	sub.w	r3, ip, r3
 800775a:	fa1f f28e 	uxth.w	r2, lr
 800775e:	4413      	add	r3, r2
 8007760:	0c0a      	lsrs	r2, r1, #16
 8007762:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007766:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800776a:	b29b      	uxth	r3, r3
 800776c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007770:	45c1      	cmp	r9, r8
 8007772:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007776:	f840 3b04 	str.w	r3, [r0], #4
 800777a:	d2e7      	bcs.n	800774c <quorem+0xb0>
 800777c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007780:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007784:	b922      	cbnz	r2, 8007790 <quorem+0xf4>
 8007786:	3b04      	subs	r3, #4
 8007788:	429d      	cmp	r5, r3
 800778a:	461a      	mov	r2, r3
 800778c:	d30a      	bcc.n	80077a4 <quorem+0x108>
 800778e:	613c      	str	r4, [r7, #16]
 8007790:	4630      	mov	r0, r6
 8007792:	b003      	add	sp, #12
 8007794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007798:	6812      	ldr	r2, [r2, #0]
 800779a:	3b04      	subs	r3, #4
 800779c:	2a00      	cmp	r2, #0
 800779e:	d1cb      	bne.n	8007738 <quorem+0x9c>
 80077a0:	3c01      	subs	r4, #1
 80077a2:	e7c6      	b.n	8007732 <quorem+0x96>
 80077a4:	6812      	ldr	r2, [r2, #0]
 80077a6:	3b04      	subs	r3, #4
 80077a8:	2a00      	cmp	r2, #0
 80077aa:	d1f0      	bne.n	800778e <quorem+0xf2>
 80077ac:	3c01      	subs	r4, #1
 80077ae:	e7eb      	b.n	8007788 <quorem+0xec>
 80077b0:	2000      	movs	r0, #0
 80077b2:	e7ee      	b.n	8007792 <quorem+0xf6>
 80077b4:	0000      	movs	r0, r0
	...

080077b8 <_dtoa_r>:
 80077b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077bc:	4616      	mov	r6, r2
 80077be:	461f      	mov	r7, r3
 80077c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80077c2:	b099      	sub	sp, #100	; 0x64
 80077c4:	4605      	mov	r5, r0
 80077c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80077ca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80077ce:	b974      	cbnz	r4, 80077ee <_dtoa_r+0x36>
 80077d0:	2010      	movs	r0, #16
 80077d2:	f7ff f805 	bl	80067e0 <malloc>
 80077d6:	4602      	mov	r2, r0
 80077d8:	6268      	str	r0, [r5, #36]	; 0x24
 80077da:	b920      	cbnz	r0, 80077e6 <_dtoa_r+0x2e>
 80077dc:	21ea      	movs	r1, #234	; 0xea
 80077de:	4ba8      	ldr	r3, [pc, #672]	; (8007a80 <_dtoa_r+0x2c8>)
 80077e0:	48a8      	ldr	r0, [pc, #672]	; (8007a84 <_dtoa_r+0x2cc>)
 80077e2:	f002 f9f5 	bl	8009bd0 <__assert_func>
 80077e6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077ea:	6004      	str	r4, [r0, #0]
 80077ec:	60c4      	str	r4, [r0, #12]
 80077ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80077f0:	6819      	ldr	r1, [r3, #0]
 80077f2:	b151      	cbz	r1, 800780a <_dtoa_r+0x52>
 80077f4:	685a      	ldr	r2, [r3, #4]
 80077f6:	2301      	movs	r3, #1
 80077f8:	4093      	lsls	r3, r2
 80077fa:	604a      	str	r2, [r1, #4]
 80077fc:	608b      	str	r3, [r1, #8]
 80077fe:	4628      	mov	r0, r5
 8007800:	f001 f856 	bl	80088b0 <_Bfree>
 8007804:	2200      	movs	r2, #0
 8007806:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	1e3b      	subs	r3, r7, #0
 800780c:	bfaf      	iteee	ge
 800780e:	2300      	movge	r3, #0
 8007810:	2201      	movlt	r2, #1
 8007812:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007816:	9305      	strlt	r3, [sp, #20]
 8007818:	bfa8      	it	ge
 800781a:	f8c8 3000 	strge.w	r3, [r8]
 800781e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007822:	4b99      	ldr	r3, [pc, #612]	; (8007a88 <_dtoa_r+0x2d0>)
 8007824:	bfb8      	it	lt
 8007826:	f8c8 2000 	strlt.w	r2, [r8]
 800782a:	ea33 0309 	bics.w	r3, r3, r9
 800782e:	d119      	bne.n	8007864 <_dtoa_r+0xac>
 8007830:	f242 730f 	movw	r3, #9999	; 0x270f
 8007834:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007836:	6013      	str	r3, [r2, #0]
 8007838:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800783c:	4333      	orrs	r3, r6
 800783e:	f000 857f 	beq.w	8008340 <_dtoa_r+0xb88>
 8007842:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007844:	b953      	cbnz	r3, 800785c <_dtoa_r+0xa4>
 8007846:	4b91      	ldr	r3, [pc, #580]	; (8007a8c <_dtoa_r+0x2d4>)
 8007848:	e022      	b.n	8007890 <_dtoa_r+0xd8>
 800784a:	4b91      	ldr	r3, [pc, #580]	; (8007a90 <_dtoa_r+0x2d8>)
 800784c:	9303      	str	r3, [sp, #12]
 800784e:	3308      	adds	r3, #8
 8007850:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007852:	6013      	str	r3, [r2, #0]
 8007854:	9803      	ldr	r0, [sp, #12]
 8007856:	b019      	add	sp, #100	; 0x64
 8007858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800785c:	4b8b      	ldr	r3, [pc, #556]	; (8007a8c <_dtoa_r+0x2d4>)
 800785e:	9303      	str	r3, [sp, #12]
 8007860:	3303      	adds	r3, #3
 8007862:	e7f5      	b.n	8007850 <_dtoa_r+0x98>
 8007864:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007868:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800786c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007870:	2200      	movs	r2, #0
 8007872:	2300      	movs	r3, #0
 8007874:	f7f9 f898 	bl	80009a8 <__aeabi_dcmpeq>
 8007878:	4680      	mov	r8, r0
 800787a:	b158      	cbz	r0, 8007894 <_dtoa_r+0xdc>
 800787c:	2301      	movs	r3, #1
 800787e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007880:	6013      	str	r3, [r2, #0]
 8007882:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007884:	2b00      	cmp	r3, #0
 8007886:	f000 8558 	beq.w	800833a <_dtoa_r+0xb82>
 800788a:	4882      	ldr	r0, [pc, #520]	; (8007a94 <_dtoa_r+0x2dc>)
 800788c:	6018      	str	r0, [r3, #0]
 800788e:	1e43      	subs	r3, r0, #1
 8007890:	9303      	str	r3, [sp, #12]
 8007892:	e7df      	b.n	8007854 <_dtoa_r+0x9c>
 8007894:	ab16      	add	r3, sp, #88	; 0x58
 8007896:	9301      	str	r3, [sp, #4]
 8007898:	ab17      	add	r3, sp, #92	; 0x5c
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	4628      	mov	r0, r5
 800789e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80078a2:	f001 faeb 	bl	8008e7c <__d2b>
 80078a6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80078aa:	4683      	mov	fp, r0
 80078ac:	2c00      	cmp	r4, #0
 80078ae:	d07f      	beq.n	80079b0 <_dtoa_r+0x1f8>
 80078b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80078b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078b6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80078ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078be:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80078c2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80078c6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80078ca:	2200      	movs	r2, #0
 80078cc:	4b72      	ldr	r3, [pc, #456]	; (8007a98 <_dtoa_r+0x2e0>)
 80078ce:	f7f8 fc4b 	bl	8000168 <__aeabi_dsub>
 80078d2:	a365      	add	r3, pc, #404	; (adr r3, 8007a68 <_dtoa_r+0x2b0>)
 80078d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d8:	f7f8 fdfe 	bl	80004d8 <__aeabi_dmul>
 80078dc:	a364      	add	r3, pc, #400	; (adr r3, 8007a70 <_dtoa_r+0x2b8>)
 80078de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e2:	f7f8 fc43 	bl	800016c <__adddf3>
 80078e6:	4606      	mov	r6, r0
 80078e8:	4620      	mov	r0, r4
 80078ea:	460f      	mov	r7, r1
 80078ec:	f7f8 fd8a 	bl	8000404 <__aeabi_i2d>
 80078f0:	a361      	add	r3, pc, #388	; (adr r3, 8007a78 <_dtoa_r+0x2c0>)
 80078f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f6:	f7f8 fdef 	bl	80004d8 <__aeabi_dmul>
 80078fa:	4602      	mov	r2, r0
 80078fc:	460b      	mov	r3, r1
 80078fe:	4630      	mov	r0, r6
 8007900:	4639      	mov	r1, r7
 8007902:	f7f8 fc33 	bl	800016c <__adddf3>
 8007906:	4606      	mov	r6, r0
 8007908:	460f      	mov	r7, r1
 800790a:	f7f9 f895 	bl	8000a38 <__aeabi_d2iz>
 800790e:	2200      	movs	r2, #0
 8007910:	4682      	mov	sl, r0
 8007912:	2300      	movs	r3, #0
 8007914:	4630      	mov	r0, r6
 8007916:	4639      	mov	r1, r7
 8007918:	f7f9 f850 	bl	80009bc <__aeabi_dcmplt>
 800791c:	b148      	cbz	r0, 8007932 <_dtoa_r+0x17a>
 800791e:	4650      	mov	r0, sl
 8007920:	f7f8 fd70 	bl	8000404 <__aeabi_i2d>
 8007924:	4632      	mov	r2, r6
 8007926:	463b      	mov	r3, r7
 8007928:	f7f9 f83e 	bl	80009a8 <__aeabi_dcmpeq>
 800792c:	b908      	cbnz	r0, 8007932 <_dtoa_r+0x17a>
 800792e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007932:	f1ba 0f16 	cmp.w	sl, #22
 8007936:	d858      	bhi.n	80079ea <_dtoa_r+0x232>
 8007938:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800793c:	4b57      	ldr	r3, [pc, #348]	; (8007a9c <_dtoa_r+0x2e4>)
 800793e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007946:	f7f9 f839 	bl	80009bc <__aeabi_dcmplt>
 800794a:	2800      	cmp	r0, #0
 800794c:	d04f      	beq.n	80079ee <_dtoa_r+0x236>
 800794e:	2300      	movs	r3, #0
 8007950:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007954:	930f      	str	r3, [sp, #60]	; 0x3c
 8007956:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007958:	1b1c      	subs	r4, r3, r4
 800795a:	1e63      	subs	r3, r4, #1
 800795c:	9309      	str	r3, [sp, #36]	; 0x24
 800795e:	bf49      	itett	mi
 8007960:	f1c4 0301 	rsbmi	r3, r4, #1
 8007964:	2300      	movpl	r3, #0
 8007966:	9306      	strmi	r3, [sp, #24]
 8007968:	2300      	movmi	r3, #0
 800796a:	bf54      	ite	pl
 800796c:	9306      	strpl	r3, [sp, #24]
 800796e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007970:	f1ba 0f00 	cmp.w	sl, #0
 8007974:	db3d      	blt.n	80079f2 <_dtoa_r+0x23a>
 8007976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007978:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800797c:	4453      	add	r3, sl
 800797e:	9309      	str	r3, [sp, #36]	; 0x24
 8007980:	2300      	movs	r3, #0
 8007982:	930a      	str	r3, [sp, #40]	; 0x28
 8007984:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007986:	2b09      	cmp	r3, #9
 8007988:	f200 808c 	bhi.w	8007aa4 <_dtoa_r+0x2ec>
 800798c:	2b05      	cmp	r3, #5
 800798e:	bfc4      	itt	gt
 8007990:	3b04      	subgt	r3, #4
 8007992:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007994:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007996:	bfc8      	it	gt
 8007998:	2400      	movgt	r4, #0
 800799a:	f1a3 0302 	sub.w	r3, r3, #2
 800799e:	bfd8      	it	le
 80079a0:	2401      	movle	r4, #1
 80079a2:	2b03      	cmp	r3, #3
 80079a4:	f200 808a 	bhi.w	8007abc <_dtoa_r+0x304>
 80079a8:	e8df f003 	tbb	[pc, r3]
 80079ac:	5b4d4f2d 	.word	0x5b4d4f2d
 80079b0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80079b4:	441c      	add	r4, r3
 80079b6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80079ba:	2b20      	cmp	r3, #32
 80079bc:	bfc3      	ittte	gt
 80079be:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80079c2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80079c6:	fa09 f303 	lslgt.w	r3, r9, r3
 80079ca:	f1c3 0320 	rsble	r3, r3, #32
 80079ce:	bfc6      	itte	gt
 80079d0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80079d4:	4318      	orrgt	r0, r3
 80079d6:	fa06 f003 	lslle.w	r0, r6, r3
 80079da:	f7f8 fd03 	bl	80003e4 <__aeabi_ui2d>
 80079de:	2301      	movs	r3, #1
 80079e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80079e4:	3c01      	subs	r4, #1
 80079e6:	9313      	str	r3, [sp, #76]	; 0x4c
 80079e8:	e76f      	b.n	80078ca <_dtoa_r+0x112>
 80079ea:	2301      	movs	r3, #1
 80079ec:	e7b2      	b.n	8007954 <_dtoa_r+0x19c>
 80079ee:	900f      	str	r0, [sp, #60]	; 0x3c
 80079f0:	e7b1      	b.n	8007956 <_dtoa_r+0x19e>
 80079f2:	9b06      	ldr	r3, [sp, #24]
 80079f4:	eba3 030a 	sub.w	r3, r3, sl
 80079f8:	9306      	str	r3, [sp, #24]
 80079fa:	f1ca 0300 	rsb	r3, sl, #0
 80079fe:	930a      	str	r3, [sp, #40]	; 0x28
 8007a00:	2300      	movs	r3, #0
 8007a02:	930e      	str	r3, [sp, #56]	; 0x38
 8007a04:	e7be      	b.n	8007984 <_dtoa_r+0x1cc>
 8007a06:	2300      	movs	r3, #0
 8007a08:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	dc58      	bgt.n	8007ac2 <_dtoa_r+0x30a>
 8007a10:	f04f 0901 	mov.w	r9, #1
 8007a14:	464b      	mov	r3, r9
 8007a16:	f8cd 9020 	str.w	r9, [sp, #32]
 8007a1a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007a1e:	2200      	movs	r2, #0
 8007a20:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007a22:	6042      	str	r2, [r0, #4]
 8007a24:	2204      	movs	r2, #4
 8007a26:	f102 0614 	add.w	r6, r2, #20
 8007a2a:	429e      	cmp	r6, r3
 8007a2c:	6841      	ldr	r1, [r0, #4]
 8007a2e:	d94e      	bls.n	8007ace <_dtoa_r+0x316>
 8007a30:	4628      	mov	r0, r5
 8007a32:	f000 fefd 	bl	8008830 <_Balloc>
 8007a36:	9003      	str	r0, [sp, #12]
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	d14c      	bne.n	8007ad6 <_dtoa_r+0x31e>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007a42:	4b17      	ldr	r3, [pc, #92]	; (8007aa0 <_dtoa_r+0x2e8>)
 8007a44:	e6cc      	b.n	80077e0 <_dtoa_r+0x28>
 8007a46:	2301      	movs	r3, #1
 8007a48:	e7de      	b.n	8007a08 <_dtoa_r+0x250>
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a50:	eb0a 0903 	add.w	r9, sl, r3
 8007a54:	f109 0301 	add.w	r3, r9, #1
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	9308      	str	r3, [sp, #32]
 8007a5c:	bfb8      	it	lt
 8007a5e:	2301      	movlt	r3, #1
 8007a60:	e7dd      	b.n	8007a1e <_dtoa_r+0x266>
 8007a62:	2301      	movs	r3, #1
 8007a64:	e7f2      	b.n	8007a4c <_dtoa_r+0x294>
 8007a66:	bf00      	nop
 8007a68:	636f4361 	.word	0x636f4361
 8007a6c:	3fd287a7 	.word	0x3fd287a7
 8007a70:	8b60c8b3 	.word	0x8b60c8b3
 8007a74:	3fc68a28 	.word	0x3fc68a28
 8007a78:	509f79fb 	.word	0x509f79fb
 8007a7c:	3fd34413 	.word	0x3fd34413
 8007a80:	0800a137 	.word	0x0800a137
 8007a84:	0800a14e 	.word	0x0800a14e
 8007a88:	7ff00000 	.word	0x7ff00000
 8007a8c:	0800a133 	.word	0x0800a133
 8007a90:	0800a12a 	.word	0x0800a12a
 8007a94:	0800a38a 	.word	0x0800a38a
 8007a98:	3ff80000 	.word	0x3ff80000
 8007a9c:	0800a2a0 	.word	0x0800a2a0
 8007aa0:	0800a1a9 	.word	0x0800a1a9
 8007aa4:	2401      	movs	r4, #1
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	940b      	str	r4, [sp, #44]	; 0x2c
 8007aaa:	9322      	str	r3, [sp, #136]	; 0x88
 8007aac:	f04f 39ff 	mov.w	r9, #4294967295
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	2312      	movs	r3, #18
 8007ab4:	f8cd 9020 	str.w	r9, [sp, #32]
 8007ab8:	9223      	str	r2, [sp, #140]	; 0x8c
 8007aba:	e7b0      	b.n	8007a1e <_dtoa_r+0x266>
 8007abc:	2301      	movs	r3, #1
 8007abe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ac0:	e7f4      	b.n	8007aac <_dtoa_r+0x2f4>
 8007ac2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007ac6:	464b      	mov	r3, r9
 8007ac8:	f8cd 9020 	str.w	r9, [sp, #32]
 8007acc:	e7a7      	b.n	8007a1e <_dtoa_r+0x266>
 8007ace:	3101      	adds	r1, #1
 8007ad0:	6041      	str	r1, [r0, #4]
 8007ad2:	0052      	lsls	r2, r2, #1
 8007ad4:	e7a7      	b.n	8007a26 <_dtoa_r+0x26e>
 8007ad6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007ad8:	9a03      	ldr	r2, [sp, #12]
 8007ada:	601a      	str	r2, [r3, #0]
 8007adc:	9b08      	ldr	r3, [sp, #32]
 8007ade:	2b0e      	cmp	r3, #14
 8007ae0:	f200 80a8 	bhi.w	8007c34 <_dtoa_r+0x47c>
 8007ae4:	2c00      	cmp	r4, #0
 8007ae6:	f000 80a5 	beq.w	8007c34 <_dtoa_r+0x47c>
 8007aea:	f1ba 0f00 	cmp.w	sl, #0
 8007aee:	dd34      	ble.n	8007b5a <_dtoa_r+0x3a2>
 8007af0:	4a9a      	ldr	r2, [pc, #616]	; (8007d5c <_dtoa_r+0x5a4>)
 8007af2:	f00a 030f 	and.w	r3, sl, #15
 8007af6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007afa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007afe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b02:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007b06:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007b0a:	d016      	beq.n	8007b3a <_dtoa_r+0x382>
 8007b0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b10:	4b93      	ldr	r3, [pc, #588]	; (8007d60 <_dtoa_r+0x5a8>)
 8007b12:	2703      	movs	r7, #3
 8007b14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b18:	f7f8 fe08 	bl	800072c <__aeabi_ddiv>
 8007b1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b20:	f004 040f 	and.w	r4, r4, #15
 8007b24:	4e8e      	ldr	r6, [pc, #568]	; (8007d60 <_dtoa_r+0x5a8>)
 8007b26:	b954      	cbnz	r4, 8007b3e <_dtoa_r+0x386>
 8007b28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b30:	f7f8 fdfc 	bl	800072c <__aeabi_ddiv>
 8007b34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b38:	e029      	b.n	8007b8e <_dtoa_r+0x3d6>
 8007b3a:	2702      	movs	r7, #2
 8007b3c:	e7f2      	b.n	8007b24 <_dtoa_r+0x36c>
 8007b3e:	07e1      	lsls	r1, r4, #31
 8007b40:	d508      	bpl.n	8007b54 <_dtoa_r+0x39c>
 8007b42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b46:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b4a:	f7f8 fcc5 	bl	80004d8 <__aeabi_dmul>
 8007b4e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007b52:	3701      	adds	r7, #1
 8007b54:	1064      	asrs	r4, r4, #1
 8007b56:	3608      	adds	r6, #8
 8007b58:	e7e5      	b.n	8007b26 <_dtoa_r+0x36e>
 8007b5a:	f000 80a5 	beq.w	8007ca8 <_dtoa_r+0x4f0>
 8007b5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b62:	f1ca 0400 	rsb	r4, sl, #0
 8007b66:	4b7d      	ldr	r3, [pc, #500]	; (8007d5c <_dtoa_r+0x5a4>)
 8007b68:	f004 020f 	and.w	r2, r4, #15
 8007b6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b74:	f7f8 fcb0 	bl	80004d8 <__aeabi_dmul>
 8007b78:	2702      	movs	r7, #2
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b80:	4e77      	ldr	r6, [pc, #476]	; (8007d60 <_dtoa_r+0x5a8>)
 8007b82:	1124      	asrs	r4, r4, #4
 8007b84:	2c00      	cmp	r4, #0
 8007b86:	f040 8084 	bne.w	8007c92 <_dtoa_r+0x4da>
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d1d2      	bne.n	8007b34 <_dtoa_r+0x37c>
 8007b8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f000 808b 	beq.w	8007cac <_dtoa_r+0x4f4>
 8007b96:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007b9a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007b9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	4b6f      	ldr	r3, [pc, #444]	; (8007d64 <_dtoa_r+0x5ac>)
 8007ba6:	f7f8 ff09 	bl	80009bc <__aeabi_dcmplt>
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d07e      	beq.n	8007cac <_dtoa_r+0x4f4>
 8007bae:	9b08      	ldr	r3, [sp, #32]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d07b      	beq.n	8007cac <_dtoa_r+0x4f4>
 8007bb4:	f1b9 0f00 	cmp.w	r9, #0
 8007bb8:	dd38      	ble.n	8007c2c <_dtoa_r+0x474>
 8007bba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	4b69      	ldr	r3, [pc, #420]	; (8007d68 <_dtoa_r+0x5b0>)
 8007bc2:	f7f8 fc89 	bl	80004d8 <__aeabi_dmul>
 8007bc6:	464c      	mov	r4, r9
 8007bc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bcc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007bd0:	3701      	adds	r7, #1
 8007bd2:	4638      	mov	r0, r7
 8007bd4:	f7f8 fc16 	bl	8000404 <__aeabi_i2d>
 8007bd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bdc:	f7f8 fc7c 	bl	80004d8 <__aeabi_dmul>
 8007be0:	2200      	movs	r2, #0
 8007be2:	4b62      	ldr	r3, [pc, #392]	; (8007d6c <_dtoa_r+0x5b4>)
 8007be4:	f7f8 fac2 	bl	800016c <__adddf3>
 8007be8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007bec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007bf0:	9611      	str	r6, [sp, #68]	; 0x44
 8007bf2:	2c00      	cmp	r4, #0
 8007bf4:	d15d      	bne.n	8007cb2 <_dtoa_r+0x4fa>
 8007bf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	4b5c      	ldr	r3, [pc, #368]	; (8007d70 <_dtoa_r+0x5b8>)
 8007bfe:	f7f8 fab3 	bl	8000168 <__aeabi_dsub>
 8007c02:	4602      	mov	r2, r0
 8007c04:	460b      	mov	r3, r1
 8007c06:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c0a:	4633      	mov	r3, r6
 8007c0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c0e:	f7f8 fef3 	bl	80009f8 <__aeabi_dcmpgt>
 8007c12:	2800      	cmp	r0, #0
 8007c14:	f040 829c 	bne.w	8008150 <_dtoa_r+0x998>
 8007c18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c1e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007c22:	f7f8 fecb 	bl	80009bc <__aeabi_dcmplt>
 8007c26:	2800      	cmp	r0, #0
 8007c28:	f040 8290 	bne.w	800814c <_dtoa_r+0x994>
 8007c2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007c30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007c34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f2c0 8152 	blt.w	8007ee0 <_dtoa_r+0x728>
 8007c3c:	f1ba 0f0e 	cmp.w	sl, #14
 8007c40:	f300 814e 	bgt.w	8007ee0 <_dtoa_r+0x728>
 8007c44:	4b45      	ldr	r3, [pc, #276]	; (8007d5c <_dtoa_r+0x5a4>)
 8007c46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007c4a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007c4e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007c52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f280 80db 	bge.w	8007e10 <_dtoa_r+0x658>
 8007c5a:	9b08      	ldr	r3, [sp, #32]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f300 80d7 	bgt.w	8007e10 <_dtoa_r+0x658>
 8007c62:	f040 8272 	bne.w	800814a <_dtoa_r+0x992>
 8007c66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	4b40      	ldr	r3, [pc, #256]	; (8007d70 <_dtoa_r+0x5b8>)
 8007c6e:	f7f8 fc33 	bl	80004d8 <__aeabi_dmul>
 8007c72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c76:	f7f8 feb5 	bl	80009e4 <__aeabi_dcmpge>
 8007c7a:	9c08      	ldr	r4, [sp, #32]
 8007c7c:	4626      	mov	r6, r4
 8007c7e:	2800      	cmp	r0, #0
 8007c80:	f040 8248 	bne.w	8008114 <_dtoa_r+0x95c>
 8007c84:	2331      	movs	r3, #49	; 0x31
 8007c86:	9f03      	ldr	r7, [sp, #12]
 8007c88:	f10a 0a01 	add.w	sl, sl, #1
 8007c8c:	f807 3b01 	strb.w	r3, [r7], #1
 8007c90:	e244      	b.n	800811c <_dtoa_r+0x964>
 8007c92:	07e2      	lsls	r2, r4, #31
 8007c94:	d505      	bpl.n	8007ca2 <_dtoa_r+0x4ea>
 8007c96:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c9a:	f7f8 fc1d 	bl	80004d8 <__aeabi_dmul>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	3701      	adds	r7, #1
 8007ca2:	1064      	asrs	r4, r4, #1
 8007ca4:	3608      	adds	r6, #8
 8007ca6:	e76d      	b.n	8007b84 <_dtoa_r+0x3cc>
 8007ca8:	2702      	movs	r7, #2
 8007caa:	e770      	b.n	8007b8e <_dtoa_r+0x3d6>
 8007cac:	46d0      	mov	r8, sl
 8007cae:	9c08      	ldr	r4, [sp, #32]
 8007cb0:	e78f      	b.n	8007bd2 <_dtoa_r+0x41a>
 8007cb2:	9903      	ldr	r1, [sp, #12]
 8007cb4:	4b29      	ldr	r3, [pc, #164]	; (8007d5c <_dtoa_r+0x5a4>)
 8007cb6:	4421      	add	r1, r4
 8007cb8:	9112      	str	r1, [sp, #72]	; 0x48
 8007cba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007cbc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007cc0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007cc4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007cc8:	2900      	cmp	r1, #0
 8007cca:	d055      	beq.n	8007d78 <_dtoa_r+0x5c0>
 8007ccc:	2000      	movs	r0, #0
 8007cce:	4929      	ldr	r1, [pc, #164]	; (8007d74 <_dtoa_r+0x5bc>)
 8007cd0:	f7f8 fd2c 	bl	800072c <__aeabi_ddiv>
 8007cd4:	463b      	mov	r3, r7
 8007cd6:	4632      	mov	r2, r6
 8007cd8:	f7f8 fa46 	bl	8000168 <__aeabi_dsub>
 8007cdc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ce0:	9f03      	ldr	r7, [sp, #12]
 8007ce2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ce6:	f7f8 fea7 	bl	8000a38 <__aeabi_d2iz>
 8007cea:	4604      	mov	r4, r0
 8007cec:	f7f8 fb8a 	bl	8000404 <__aeabi_i2d>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cf8:	f7f8 fa36 	bl	8000168 <__aeabi_dsub>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	460b      	mov	r3, r1
 8007d00:	3430      	adds	r4, #48	; 0x30
 8007d02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d0a:	f807 4b01 	strb.w	r4, [r7], #1
 8007d0e:	f7f8 fe55 	bl	80009bc <__aeabi_dcmplt>
 8007d12:	2800      	cmp	r0, #0
 8007d14:	d174      	bne.n	8007e00 <_dtoa_r+0x648>
 8007d16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	4911      	ldr	r1, [pc, #68]	; (8007d64 <_dtoa_r+0x5ac>)
 8007d1e:	f7f8 fa23 	bl	8000168 <__aeabi_dsub>
 8007d22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d26:	f7f8 fe49 	bl	80009bc <__aeabi_dcmplt>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	f040 80b7 	bne.w	8007e9e <_dtoa_r+0x6e6>
 8007d30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d32:	429f      	cmp	r7, r3
 8007d34:	f43f af7a 	beq.w	8007c2c <_dtoa_r+0x474>
 8007d38:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	4b0a      	ldr	r3, [pc, #40]	; (8007d68 <_dtoa_r+0x5b0>)
 8007d40:	f7f8 fbca 	bl	80004d8 <__aeabi_dmul>
 8007d44:	2200      	movs	r2, #0
 8007d46:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007d4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d4e:	4b06      	ldr	r3, [pc, #24]	; (8007d68 <_dtoa_r+0x5b0>)
 8007d50:	f7f8 fbc2 	bl	80004d8 <__aeabi_dmul>
 8007d54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d58:	e7c3      	b.n	8007ce2 <_dtoa_r+0x52a>
 8007d5a:	bf00      	nop
 8007d5c:	0800a2a0 	.word	0x0800a2a0
 8007d60:	0800a278 	.word	0x0800a278
 8007d64:	3ff00000 	.word	0x3ff00000
 8007d68:	40240000 	.word	0x40240000
 8007d6c:	401c0000 	.word	0x401c0000
 8007d70:	40140000 	.word	0x40140000
 8007d74:	3fe00000 	.word	0x3fe00000
 8007d78:	4630      	mov	r0, r6
 8007d7a:	4639      	mov	r1, r7
 8007d7c:	f7f8 fbac 	bl	80004d8 <__aeabi_dmul>
 8007d80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d82:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007d86:	9c03      	ldr	r4, [sp, #12]
 8007d88:	9314      	str	r3, [sp, #80]	; 0x50
 8007d8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d8e:	f7f8 fe53 	bl	8000a38 <__aeabi_d2iz>
 8007d92:	9015      	str	r0, [sp, #84]	; 0x54
 8007d94:	f7f8 fb36 	bl	8000404 <__aeabi_i2d>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007da0:	f7f8 f9e2 	bl	8000168 <__aeabi_dsub>
 8007da4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007da6:	4606      	mov	r6, r0
 8007da8:	3330      	adds	r3, #48	; 0x30
 8007daa:	f804 3b01 	strb.w	r3, [r4], #1
 8007dae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007db0:	460f      	mov	r7, r1
 8007db2:	429c      	cmp	r4, r3
 8007db4:	f04f 0200 	mov.w	r2, #0
 8007db8:	d124      	bne.n	8007e04 <_dtoa_r+0x64c>
 8007dba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007dbe:	4bb0      	ldr	r3, [pc, #704]	; (8008080 <_dtoa_r+0x8c8>)
 8007dc0:	f7f8 f9d4 	bl	800016c <__adddf3>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	4630      	mov	r0, r6
 8007dca:	4639      	mov	r1, r7
 8007dcc:	f7f8 fe14 	bl	80009f8 <__aeabi_dcmpgt>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d163      	bne.n	8007e9c <_dtoa_r+0x6e4>
 8007dd4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007dd8:	2000      	movs	r0, #0
 8007dda:	49a9      	ldr	r1, [pc, #676]	; (8008080 <_dtoa_r+0x8c8>)
 8007ddc:	f7f8 f9c4 	bl	8000168 <__aeabi_dsub>
 8007de0:	4602      	mov	r2, r0
 8007de2:	460b      	mov	r3, r1
 8007de4:	4630      	mov	r0, r6
 8007de6:	4639      	mov	r1, r7
 8007de8:	f7f8 fde8 	bl	80009bc <__aeabi_dcmplt>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	f43f af1d 	beq.w	8007c2c <_dtoa_r+0x474>
 8007df2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007df4:	1e7b      	subs	r3, r7, #1
 8007df6:	9314      	str	r3, [sp, #80]	; 0x50
 8007df8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007dfc:	2b30      	cmp	r3, #48	; 0x30
 8007dfe:	d0f8      	beq.n	8007df2 <_dtoa_r+0x63a>
 8007e00:	46c2      	mov	sl, r8
 8007e02:	e03b      	b.n	8007e7c <_dtoa_r+0x6c4>
 8007e04:	4b9f      	ldr	r3, [pc, #636]	; (8008084 <_dtoa_r+0x8cc>)
 8007e06:	f7f8 fb67 	bl	80004d8 <__aeabi_dmul>
 8007e0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e0e:	e7bc      	b.n	8007d8a <_dtoa_r+0x5d2>
 8007e10:	9f03      	ldr	r7, [sp, #12]
 8007e12:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007e16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e1a:	4640      	mov	r0, r8
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	f7f8 fc85 	bl	800072c <__aeabi_ddiv>
 8007e22:	f7f8 fe09 	bl	8000a38 <__aeabi_d2iz>
 8007e26:	4604      	mov	r4, r0
 8007e28:	f7f8 faec 	bl	8000404 <__aeabi_i2d>
 8007e2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e30:	f7f8 fb52 	bl	80004d8 <__aeabi_dmul>
 8007e34:	4602      	mov	r2, r0
 8007e36:	460b      	mov	r3, r1
 8007e38:	4640      	mov	r0, r8
 8007e3a:	4649      	mov	r1, r9
 8007e3c:	f7f8 f994 	bl	8000168 <__aeabi_dsub>
 8007e40:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007e44:	f807 6b01 	strb.w	r6, [r7], #1
 8007e48:	9e03      	ldr	r6, [sp, #12]
 8007e4a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007e4e:	1bbe      	subs	r6, r7, r6
 8007e50:	45b4      	cmp	ip, r6
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	d136      	bne.n	8007ec6 <_dtoa_r+0x70e>
 8007e58:	f7f8 f988 	bl	800016c <__adddf3>
 8007e5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e60:	4680      	mov	r8, r0
 8007e62:	4689      	mov	r9, r1
 8007e64:	f7f8 fdc8 	bl	80009f8 <__aeabi_dcmpgt>
 8007e68:	bb58      	cbnz	r0, 8007ec2 <_dtoa_r+0x70a>
 8007e6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e6e:	4640      	mov	r0, r8
 8007e70:	4649      	mov	r1, r9
 8007e72:	f7f8 fd99 	bl	80009a8 <__aeabi_dcmpeq>
 8007e76:	b108      	cbz	r0, 8007e7c <_dtoa_r+0x6c4>
 8007e78:	07e1      	lsls	r1, r4, #31
 8007e7a:	d422      	bmi.n	8007ec2 <_dtoa_r+0x70a>
 8007e7c:	4628      	mov	r0, r5
 8007e7e:	4659      	mov	r1, fp
 8007e80:	f000 fd16 	bl	80088b0 <_Bfree>
 8007e84:	2300      	movs	r3, #0
 8007e86:	703b      	strb	r3, [r7, #0]
 8007e88:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007e8a:	f10a 0001 	add.w	r0, sl, #1
 8007e8e:	6018      	str	r0, [r3, #0]
 8007e90:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	f43f acde 	beq.w	8007854 <_dtoa_r+0x9c>
 8007e98:	601f      	str	r7, [r3, #0]
 8007e9a:	e4db      	b.n	8007854 <_dtoa_r+0x9c>
 8007e9c:	4627      	mov	r7, r4
 8007e9e:	463b      	mov	r3, r7
 8007ea0:	461f      	mov	r7, r3
 8007ea2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ea6:	2a39      	cmp	r2, #57	; 0x39
 8007ea8:	d107      	bne.n	8007eba <_dtoa_r+0x702>
 8007eaa:	9a03      	ldr	r2, [sp, #12]
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d1f7      	bne.n	8007ea0 <_dtoa_r+0x6e8>
 8007eb0:	2230      	movs	r2, #48	; 0x30
 8007eb2:	9903      	ldr	r1, [sp, #12]
 8007eb4:	f108 0801 	add.w	r8, r8, #1
 8007eb8:	700a      	strb	r2, [r1, #0]
 8007eba:	781a      	ldrb	r2, [r3, #0]
 8007ebc:	3201      	adds	r2, #1
 8007ebe:	701a      	strb	r2, [r3, #0]
 8007ec0:	e79e      	b.n	8007e00 <_dtoa_r+0x648>
 8007ec2:	46d0      	mov	r8, sl
 8007ec4:	e7eb      	b.n	8007e9e <_dtoa_r+0x6e6>
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	4b6e      	ldr	r3, [pc, #440]	; (8008084 <_dtoa_r+0x8cc>)
 8007eca:	f7f8 fb05 	bl	80004d8 <__aeabi_dmul>
 8007ece:	2200      	movs	r2, #0
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	4680      	mov	r8, r0
 8007ed4:	4689      	mov	r9, r1
 8007ed6:	f7f8 fd67 	bl	80009a8 <__aeabi_dcmpeq>
 8007eda:	2800      	cmp	r0, #0
 8007edc:	d09b      	beq.n	8007e16 <_dtoa_r+0x65e>
 8007ede:	e7cd      	b.n	8007e7c <_dtoa_r+0x6c4>
 8007ee0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007ee2:	2a00      	cmp	r2, #0
 8007ee4:	f000 80d0 	beq.w	8008088 <_dtoa_r+0x8d0>
 8007ee8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007eea:	2a01      	cmp	r2, #1
 8007eec:	f300 80ae 	bgt.w	800804c <_dtoa_r+0x894>
 8007ef0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ef2:	2a00      	cmp	r2, #0
 8007ef4:	f000 80a6 	beq.w	8008044 <_dtoa_r+0x88c>
 8007ef8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007efc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007efe:	9f06      	ldr	r7, [sp, #24]
 8007f00:	9a06      	ldr	r2, [sp, #24]
 8007f02:	2101      	movs	r1, #1
 8007f04:	441a      	add	r2, r3
 8007f06:	9206      	str	r2, [sp, #24]
 8007f08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	441a      	add	r2, r3
 8007f0e:	9209      	str	r2, [sp, #36]	; 0x24
 8007f10:	f000 fd84 	bl	8008a1c <__i2b>
 8007f14:	4606      	mov	r6, r0
 8007f16:	2f00      	cmp	r7, #0
 8007f18:	dd0c      	ble.n	8007f34 <_dtoa_r+0x77c>
 8007f1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	dd09      	ble.n	8007f34 <_dtoa_r+0x77c>
 8007f20:	42bb      	cmp	r3, r7
 8007f22:	bfa8      	it	ge
 8007f24:	463b      	movge	r3, r7
 8007f26:	9a06      	ldr	r2, [sp, #24]
 8007f28:	1aff      	subs	r7, r7, r3
 8007f2a:	1ad2      	subs	r2, r2, r3
 8007f2c:	9206      	str	r2, [sp, #24]
 8007f2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f30:	1ad3      	subs	r3, r2, r3
 8007f32:	9309      	str	r3, [sp, #36]	; 0x24
 8007f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f36:	b1f3      	cbz	r3, 8007f76 <_dtoa_r+0x7be>
 8007f38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f000 80a8 	beq.w	8008090 <_dtoa_r+0x8d8>
 8007f40:	2c00      	cmp	r4, #0
 8007f42:	dd10      	ble.n	8007f66 <_dtoa_r+0x7ae>
 8007f44:	4631      	mov	r1, r6
 8007f46:	4622      	mov	r2, r4
 8007f48:	4628      	mov	r0, r5
 8007f4a:	f000 fe25 	bl	8008b98 <__pow5mult>
 8007f4e:	465a      	mov	r2, fp
 8007f50:	4601      	mov	r1, r0
 8007f52:	4606      	mov	r6, r0
 8007f54:	4628      	mov	r0, r5
 8007f56:	f000 fd77 	bl	8008a48 <__multiply>
 8007f5a:	4680      	mov	r8, r0
 8007f5c:	4659      	mov	r1, fp
 8007f5e:	4628      	mov	r0, r5
 8007f60:	f000 fca6 	bl	80088b0 <_Bfree>
 8007f64:	46c3      	mov	fp, r8
 8007f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f68:	1b1a      	subs	r2, r3, r4
 8007f6a:	d004      	beq.n	8007f76 <_dtoa_r+0x7be>
 8007f6c:	4659      	mov	r1, fp
 8007f6e:	4628      	mov	r0, r5
 8007f70:	f000 fe12 	bl	8008b98 <__pow5mult>
 8007f74:	4683      	mov	fp, r0
 8007f76:	2101      	movs	r1, #1
 8007f78:	4628      	mov	r0, r5
 8007f7a:	f000 fd4f 	bl	8008a1c <__i2b>
 8007f7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f80:	4604      	mov	r4, r0
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	f340 8086 	ble.w	8008094 <_dtoa_r+0x8dc>
 8007f88:	461a      	mov	r2, r3
 8007f8a:	4601      	mov	r1, r0
 8007f8c:	4628      	mov	r0, r5
 8007f8e:	f000 fe03 	bl	8008b98 <__pow5mult>
 8007f92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f94:	4604      	mov	r4, r0
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	dd7f      	ble.n	800809a <_dtoa_r+0x8e2>
 8007f9a:	f04f 0800 	mov.w	r8, #0
 8007f9e:	6923      	ldr	r3, [r4, #16]
 8007fa0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007fa4:	6918      	ldr	r0, [r3, #16]
 8007fa6:	f000 fceb 	bl	8008980 <__hi0bits>
 8007faa:	f1c0 0020 	rsb	r0, r0, #32
 8007fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fb0:	4418      	add	r0, r3
 8007fb2:	f010 001f 	ands.w	r0, r0, #31
 8007fb6:	f000 8092 	beq.w	80080de <_dtoa_r+0x926>
 8007fba:	f1c0 0320 	rsb	r3, r0, #32
 8007fbe:	2b04      	cmp	r3, #4
 8007fc0:	f340 808a 	ble.w	80080d8 <_dtoa_r+0x920>
 8007fc4:	f1c0 001c 	rsb	r0, r0, #28
 8007fc8:	9b06      	ldr	r3, [sp, #24]
 8007fca:	4407      	add	r7, r0
 8007fcc:	4403      	add	r3, r0
 8007fce:	9306      	str	r3, [sp, #24]
 8007fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fd2:	4403      	add	r3, r0
 8007fd4:	9309      	str	r3, [sp, #36]	; 0x24
 8007fd6:	9b06      	ldr	r3, [sp, #24]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	dd05      	ble.n	8007fe8 <_dtoa_r+0x830>
 8007fdc:	4659      	mov	r1, fp
 8007fde:	461a      	mov	r2, r3
 8007fe0:	4628      	mov	r0, r5
 8007fe2:	f000 fe33 	bl	8008c4c <__lshift>
 8007fe6:	4683      	mov	fp, r0
 8007fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	dd05      	ble.n	8007ffa <_dtoa_r+0x842>
 8007fee:	4621      	mov	r1, r4
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	4628      	mov	r0, r5
 8007ff4:	f000 fe2a 	bl	8008c4c <__lshift>
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d070      	beq.n	80080e2 <_dtoa_r+0x92a>
 8008000:	4621      	mov	r1, r4
 8008002:	4658      	mov	r0, fp
 8008004:	f000 fe92 	bl	8008d2c <__mcmp>
 8008008:	2800      	cmp	r0, #0
 800800a:	da6a      	bge.n	80080e2 <_dtoa_r+0x92a>
 800800c:	2300      	movs	r3, #0
 800800e:	4659      	mov	r1, fp
 8008010:	220a      	movs	r2, #10
 8008012:	4628      	mov	r0, r5
 8008014:	f000 fc6e 	bl	80088f4 <__multadd>
 8008018:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800801a:	4683      	mov	fp, r0
 800801c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008020:	2b00      	cmp	r3, #0
 8008022:	f000 8194 	beq.w	800834e <_dtoa_r+0xb96>
 8008026:	4631      	mov	r1, r6
 8008028:	2300      	movs	r3, #0
 800802a:	220a      	movs	r2, #10
 800802c:	4628      	mov	r0, r5
 800802e:	f000 fc61 	bl	80088f4 <__multadd>
 8008032:	f1b9 0f00 	cmp.w	r9, #0
 8008036:	4606      	mov	r6, r0
 8008038:	f300 8093 	bgt.w	8008162 <_dtoa_r+0x9aa>
 800803c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800803e:	2b02      	cmp	r3, #2
 8008040:	dc57      	bgt.n	80080f2 <_dtoa_r+0x93a>
 8008042:	e08e      	b.n	8008162 <_dtoa_r+0x9aa>
 8008044:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008046:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800804a:	e757      	b.n	8007efc <_dtoa_r+0x744>
 800804c:	9b08      	ldr	r3, [sp, #32]
 800804e:	1e5c      	subs	r4, r3, #1
 8008050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008052:	42a3      	cmp	r3, r4
 8008054:	bfb7      	itett	lt
 8008056:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008058:	1b1c      	subge	r4, r3, r4
 800805a:	1ae2      	sublt	r2, r4, r3
 800805c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800805e:	bfbe      	ittt	lt
 8008060:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008062:	189b      	addlt	r3, r3, r2
 8008064:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008066:	9b08      	ldr	r3, [sp, #32]
 8008068:	bfb8      	it	lt
 800806a:	2400      	movlt	r4, #0
 800806c:	2b00      	cmp	r3, #0
 800806e:	bfbb      	ittet	lt
 8008070:	9b06      	ldrlt	r3, [sp, #24]
 8008072:	9a08      	ldrlt	r2, [sp, #32]
 8008074:	9f06      	ldrge	r7, [sp, #24]
 8008076:	1a9f      	sublt	r7, r3, r2
 8008078:	bfac      	ite	ge
 800807a:	9b08      	ldrge	r3, [sp, #32]
 800807c:	2300      	movlt	r3, #0
 800807e:	e73f      	b.n	8007f00 <_dtoa_r+0x748>
 8008080:	3fe00000 	.word	0x3fe00000
 8008084:	40240000 	.word	0x40240000
 8008088:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800808a:	9f06      	ldr	r7, [sp, #24]
 800808c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800808e:	e742      	b.n	8007f16 <_dtoa_r+0x75e>
 8008090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008092:	e76b      	b.n	8007f6c <_dtoa_r+0x7b4>
 8008094:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008096:	2b01      	cmp	r3, #1
 8008098:	dc19      	bgt.n	80080ce <_dtoa_r+0x916>
 800809a:	9b04      	ldr	r3, [sp, #16]
 800809c:	b9bb      	cbnz	r3, 80080ce <_dtoa_r+0x916>
 800809e:	9b05      	ldr	r3, [sp, #20]
 80080a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080a4:	b99b      	cbnz	r3, 80080ce <_dtoa_r+0x916>
 80080a6:	9b05      	ldr	r3, [sp, #20]
 80080a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080ac:	0d1b      	lsrs	r3, r3, #20
 80080ae:	051b      	lsls	r3, r3, #20
 80080b0:	b183      	cbz	r3, 80080d4 <_dtoa_r+0x91c>
 80080b2:	f04f 0801 	mov.w	r8, #1
 80080b6:	9b06      	ldr	r3, [sp, #24]
 80080b8:	3301      	adds	r3, #1
 80080ba:	9306      	str	r3, [sp, #24]
 80080bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080be:	3301      	adds	r3, #1
 80080c0:	9309      	str	r3, [sp, #36]	; 0x24
 80080c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f47f af6a 	bne.w	8007f9e <_dtoa_r+0x7e6>
 80080ca:	2001      	movs	r0, #1
 80080cc:	e76f      	b.n	8007fae <_dtoa_r+0x7f6>
 80080ce:	f04f 0800 	mov.w	r8, #0
 80080d2:	e7f6      	b.n	80080c2 <_dtoa_r+0x90a>
 80080d4:	4698      	mov	r8, r3
 80080d6:	e7f4      	b.n	80080c2 <_dtoa_r+0x90a>
 80080d8:	f43f af7d 	beq.w	8007fd6 <_dtoa_r+0x81e>
 80080dc:	4618      	mov	r0, r3
 80080de:	301c      	adds	r0, #28
 80080e0:	e772      	b.n	8007fc8 <_dtoa_r+0x810>
 80080e2:	9b08      	ldr	r3, [sp, #32]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	dc36      	bgt.n	8008156 <_dtoa_r+0x99e>
 80080e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080ea:	2b02      	cmp	r3, #2
 80080ec:	dd33      	ble.n	8008156 <_dtoa_r+0x99e>
 80080ee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80080f2:	f1b9 0f00 	cmp.w	r9, #0
 80080f6:	d10d      	bne.n	8008114 <_dtoa_r+0x95c>
 80080f8:	4621      	mov	r1, r4
 80080fa:	464b      	mov	r3, r9
 80080fc:	2205      	movs	r2, #5
 80080fe:	4628      	mov	r0, r5
 8008100:	f000 fbf8 	bl	80088f4 <__multadd>
 8008104:	4601      	mov	r1, r0
 8008106:	4604      	mov	r4, r0
 8008108:	4658      	mov	r0, fp
 800810a:	f000 fe0f 	bl	8008d2c <__mcmp>
 800810e:	2800      	cmp	r0, #0
 8008110:	f73f adb8 	bgt.w	8007c84 <_dtoa_r+0x4cc>
 8008114:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008116:	9f03      	ldr	r7, [sp, #12]
 8008118:	ea6f 0a03 	mvn.w	sl, r3
 800811c:	f04f 0800 	mov.w	r8, #0
 8008120:	4621      	mov	r1, r4
 8008122:	4628      	mov	r0, r5
 8008124:	f000 fbc4 	bl	80088b0 <_Bfree>
 8008128:	2e00      	cmp	r6, #0
 800812a:	f43f aea7 	beq.w	8007e7c <_dtoa_r+0x6c4>
 800812e:	f1b8 0f00 	cmp.w	r8, #0
 8008132:	d005      	beq.n	8008140 <_dtoa_r+0x988>
 8008134:	45b0      	cmp	r8, r6
 8008136:	d003      	beq.n	8008140 <_dtoa_r+0x988>
 8008138:	4641      	mov	r1, r8
 800813a:	4628      	mov	r0, r5
 800813c:	f000 fbb8 	bl	80088b0 <_Bfree>
 8008140:	4631      	mov	r1, r6
 8008142:	4628      	mov	r0, r5
 8008144:	f000 fbb4 	bl	80088b0 <_Bfree>
 8008148:	e698      	b.n	8007e7c <_dtoa_r+0x6c4>
 800814a:	2400      	movs	r4, #0
 800814c:	4626      	mov	r6, r4
 800814e:	e7e1      	b.n	8008114 <_dtoa_r+0x95c>
 8008150:	46c2      	mov	sl, r8
 8008152:	4626      	mov	r6, r4
 8008154:	e596      	b.n	8007c84 <_dtoa_r+0x4cc>
 8008156:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008158:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800815c:	2b00      	cmp	r3, #0
 800815e:	f000 80fd 	beq.w	800835c <_dtoa_r+0xba4>
 8008162:	2f00      	cmp	r7, #0
 8008164:	dd05      	ble.n	8008172 <_dtoa_r+0x9ba>
 8008166:	4631      	mov	r1, r6
 8008168:	463a      	mov	r2, r7
 800816a:	4628      	mov	r0, r5
 800816c:	f000 fd6e 	bl	8008c4c <__lshift>
 8008170:	4606      	mov	r6, r0
 8008172:	f1b8 0f00 	cmp.w	r8, #0
 8008176:	d05c      	beq.n	8008232 <_dtoa_r+0xa7a>
 8008178:	4628      	mov	r0, r5
 800817a:	6871      	ldr	r1, [r6, #4]
 800817c:	f000 fb58 	bl	8008830 <_Balloc>
 8008180:	4607      	mov	r7, r0
 8008182:	b928      	cbnz	r0, 8008190 <_dtoa_r+0x9d8>
 8008184:	4602      	mov	r2, r0
 8008186:	f240 21ea 	movw	r1, #746	; 0x2ea
 800818a:	4b7f      	ldr	r3, [pc, #508]	; (8008388 <_dtoa_r+0xbd0>)
 800818c:	f7ff bb28 	b.w	80077e0 <_dtoa_r+0x28>
 8008190:	6932      	ldr	r2, [r6, #16]
 8008192:	f106 010c 	add.w	r1, r6, #12
 8008196:	3202      	adds	r2, #2
 8008198:	0092      	lsls	r2, r2, #2
 800819a:	300c      	adds	r0, #12
 800819c:	f7fe fb28 	bl	80067f0 <memcpy>
 80081a0:	2201      	movs	r2, #1
 80081a2:	4639      	mov	r1, r7
 80081a4:	4628      	mov	r0, r5
 80081a6:	f000 fd51 	bl	8008c4c <__lshift>
 80081aa:	46b0      	mov	r8, r6
 80081ac:	4606      	mov	r6, r0
 80081ae:	9b03      	ldr	r3, [sp, #12]
 80081b0:	3301      	adds	r3, #1
 80081b2:	9308      	str	r3, [sp, #32]
 80081b4:	9b03      	ldr	r3, [sp, #12]
 80081b6:	444b      	add	r3, r9
 80081b8:	930a      	str	r3, [sp, #40]	; 0x28
 80081ba:	9b04      	ldr	r3, [sp, #16]
 80081bc:	f003 0301 	and.w	r3, r3, #1
 80081c0:	9309      	str	r3, [sp, #36]	; 0x24
 80081c2:	9b08      	ldr	r3, [sp, #32]
 80081c4:	4621      	mov	r1, r4
 80081c6:	3b01      	subs	r3, #1
 80081c8:	4658      	mov	r0, fp
 80081ca:	9304      	str	r3, [sp, #16]
 80081cc:	f7ff fa66 	bl	800769c <quorem>
 80081d0:	4603      	mov	r3, r0
 80081d2:	4641      	mov	r1, r8
 80081d4:	3330      	adds	r3, #48	; 0x30
 80081d6:	9006      	str	r0, [sp, #24]
 80081d8:	4658      	mov	r0, fp
 80081da:	930b      	str	r3, [sp, #44]	; 0x2c
 80081dc:	f000 fda6 	bl	8008d2c <__mcmp>
 80081e0:	4632      	mov	r2, r6
 80081e2:	4681      	mov	r9, r0
 80081e4:	4621      	mov	r1, r4
 80081e6:	4628      	mov	r0, r5
 80081e8:	f000 fdbc 	bl	8008d64 <__mdiff>
 80081ec:	68c2      	ldr	r2, [r0, #12]
 80081ee:	4607      	mov	r7, r0
 80081f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081f2:	bb02      	cbnz	r2, 8008236 <_dtoa_r+0xa7e>
 80081f4:	4601      	mov	r1, r0
 80081f6:	4658      	mov	r0, fp
 80081f8:	f000 fd98 	bl	8008d2c <__mcmp>
 80081fc:	4602      	mov	r2, r0
 80081fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008200:	4639      	mov	r1, r7
 8008202:	4628      	mov	r0, r5
 8008204:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008208:	f000 fb52 	bl	80088b0 <_Bfree>
 800820c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800820e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008210:	9f08      	ldr	r7, [sp, #32]
 8008212:	ea43 0102 	orr.w	r1, r3, r2
 8008216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008218:	430b      	orrs	r3, r1
 800821a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800821c:	d10d      	bne.n	800823a <_dtoa_r+0xa82>
 800821e:	2b39      	cmp	r3, #57	; 0x39
 8008220:	d029      	beq.n	8008276 <_dtoa_r+0xabe>
 8008222:	f1b9 0f00 	cmp.w	r9, #0
 8008226:	dd01      	ble.n	800822c <_dtoa_r+0xa74>
 8008228:	9b06      	ldr	r3, [sp, #24]
 800822a:	3331      	adds	r3, #49	; 0x31
 800822c:	9a04      	ldr	r2, [sp, #16]
 800822e:	7013      	strb	r3, [r2, #0]
 8008230:	e776      	b.n	8008120 <_dtoa_r+0x968>
 8008232:	4630      	mov	r0, r6
 8008234:	e7b9      	b.n	80081aa <_dtoa_r+0x9f2>
 8008236:	2201      	movs	r2, #1
 8008238:	e7e2      	b.n	8008200 <_dtoa_r+0xa48>
 800823a:	f1b9 0f00 	cmp.w	r9, #0
 800823e:	db06      	blt.n	800824e <_dtoa_r+0xa96>
 8008240:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008242:	ea41 0909 	orr.w	r9, r1, r9
 8008246:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008248:	ea59 0101 	orrs.w	r1, r9, r1
 800824c:	d120      	bne.n	8008290 <_dtoa_r+0xad8>
 800824e:	2a00      	cmp	r2, #0
 8008250:	ddec      	ble.n	800822c <_dtoa_r+0xa74>
 8008252:	4659      	mov	r1, fp
 8008254:	2201      	movs	r2, #1
 8008256:	4628      	mov	r0, r5
 8008258:	9308      	str	r3, [sp, #32]
 800825a:	f000 fcf7 	bl	8008c4c <__lshift>
 800825e:	4621      	mov	r1, r4
 8008260:	4683      	mov	fp, r0
 8008262:	f000 fd63 	bl	8008d2c <__mcmp>
 8008266:	2800      	cmp	r0, #0
 8008268:	9b08      	ldr	r3, [sp, #32]
 800826a:	dc02      	bgt.n	8008272 <_dtoa_r+0xaba>
 800826c:	d1de      	bne.n	800822c <_dtoa_r+0xa74>
 800826e:	07da      	lsls	r2, r3, #31
 8008270:	d5dc      	bpl.n	800822c <_dtoa_r+0xa74>
 8008272:	2b39      	cmp	r3, #57	; 0x39
 8008274:	d1d8      	bne.n	8008228 <_dtoa_r+0xa70>
 8008276:	2339      	movs	r3, #57	; 0x39
 8008278:	9a04      	ldr	r2, [sp, #16]
 800827a:	7013      	strb	r3, [r2, #0]
 800827c:	463b      	mov	r3, r7
 800827e:	461f      	mov	r7, r3
 8008280:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008284:	3b01      	subs	r3, #1
 8008286:	2a39      	cmp	r2, #57	; 0x39
 8008288:	d050      	beq.n	800832c <_dtoa_r+0xb74>
 800828a:	3201      	adds	r2, #1
 800828c:	701a      	strb	r2, [r3, #0]
 800828e:	e747      	b.n	8008120 <_dtoa_r+0x968>
 8008290:	2a00      	cmp	r2, #0
 8008292:	dd03      	ble.n	800829c <_dtoa_r+0xae4>
 8008294:	2b39      	cmp	r3, #57	; 0x39
 8008296:	d0ee      	beq.n	8008276 <_dtoa_r+0xabe>
 8008298:	3301      	adds	r3, #1
 800829a:	e7c7      	b.n	800822c <_dtoa_r+0xa74>
 800829c:	9a08      	ldr	r2, [sp, #32]
 800829e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80082a0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80082a4:	428a      	cmp	r2, r1
 80082a6:	d02a      	beq.n	80082fe <_dtoa_r+0xb46>
 80082a8:	4659      	mov	r1, fp
 80082aa:	2300      	movs	r3, #0
 80082ac:	220a      	movs	r2, #10
 80082ae:	4628      	mov	r0, r5
 80082b0:	f000 fb20 	bl	80088f4 <__multadd>
 80082b4:	45b0      	cmp	r8, r6
 80082b6:	4683      	mov	fp, r0
 80082b8:	f04f 0300 	mov.w	r3, #0
 80082bc:	f04f 020a 	mov.w	r2, #10
 80082c0:	4641      	mov	r1, r8
 80082c2:	4628      	mov	r0, r5
 80082c4:	d107      	bne.n	80082d6 <_dtoa_r+0xb1e>
 80082c6:	f000 fb15 	bl	80088f4 <__multadd>
 80082ca:	4680      	mov	r8, r0
 80082cc:	4606      	mov	r6, r0
 80082ce:	9b08      	ldr	r3, [sp, #32]
 80082d0:	3301      	adds	r3, #1
 80082d2:	9308      	str	r3, [sp, #32]
 80082d4:	e775      	b.n	80081c2 <_dtoa_r+0xa0a>
 80082d6:	f000 fb0d 	bl	80088f4 <__multadd>
 80082da:	4631      	mov	r1, r6
 80082dc:	4680      	mov	r8, r0
 80082de:	2300      	movs	r3, #0
 80082e0:	220a      	movs	r2, #10
 80082e2:	4628      	mov	r0, r5
 80082e4:	f000 fb06 	bl	80088f4 <__multadd>
 80082e8:	4606      	mov	r6, r0
 80082ea:	e7f0      	b.n	80082ce <_dtoa_r+0xb16>
 80082ec:	f1b9 0f00 	cmp.w	r9, #0
 80082f0:	bfcc      	ite	gt
 80082f2:	464f      	movgt	r7, r9
 80082f4:	2701      	movle	r7, #1
 80082f6:	f04f 0800 	mov.w	r8, #0
 80082fa:	9a03      	ldr	r2, [sp, #12]
 80082fc:	4417      	add	r7, r2
 80082fe:	4659      	mov	r1, fp
 8008300:	2201      	movs	r2, #1
 8008302:	4628      	mov	r0, r5
 8008304:	9308      	str	r3, [sp, #32]
 8008306:	f000 fca1 	bl	8008c4c <__lshift>
 800830a:	4621      	mov	r1, r4
 800830c:	4683      	mov	fp, r0
 800830e:	f000 fd0d 	bl	8008d2c <__mcmp>
 8008312:	2800      	cmp	r0, #0
 8008314:	dcb2      	bgt.n	800827c <_dtoa_r+0xac4>
 8008316:	d102      	bne.n	800831e <_dtoa_r+0xb66>
 8008318:	9b08      	ldr	r3, [sp, #32]
 800831a:	07db      	lsls	r3, r3, #31
 800831c:	d4ae      	bmi.n	800827c <_dtoa_r+0xac4>
 800831e:	463b      	mov	r3, r7
 8008320:	461f      	mov	r7, r3
 8008322:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008326:	2a30      	cmp	r2, #48	; 0x30
 8008328:	d0fa      	beq.n	8008320 <_dtoa_r+0xb68>
 800832a:	e6f9      	b.n	8008120 <_dtoa_r+0x968>
 800832c:	9a03      	ldr	r2, [sp, #12]
 800832e:	429a      	cmp	r2, r3
 8008330:	d1a5      	bne.n	800827e <_dtoa_r+0xac6>
 8008332:	2331      	movs	r3, #49	; 0x31
 8008334:	f10a 0a01 	add.w	sl, sl, #1
 8008338:	e779      	b.n	800822e <_dtoa_r+0xa76>
 800833a:	4b14      	ldr	r3, [pc, #80]	; (800838c <_dtoa_r+0xbd4>)
 800833c:	f7ff baa8 	b.w	8007890 <_dtoa_r+0xd8>
 8008340:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008342:	2b00      	cmp	r3, #0
 8008344:	f47f aa81 	bne.w	800784a <_dtoa_r+0x92>
 8008348:	4b11      	ldr	r3, [pc, #68]	; (8008390 <_dtoa_r+0xbd8>)
 800834a:	f7ff baa1 	b.w	8007890 <_dtoa_r+0xd8>
 800834e:	f1b9 0f00 	cmp.w	r9, #0
 8008352:	dc03      	bgt.n	800835c <_dtoa_r+0xba4>
 8008354:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008356:	2b02      	cmp	r3, #2
 8008358:	f73f aecb 	bgt.w	80080f2 <_dtoa_r+0x93a>
 800835c:	9f03      	ldr	r7, [sp, #12]
 800835e:	4621      	mov	r1, r4
 8008360:	4658      	mov	r0, fp
 8008362:	f7ff f99b 	bl	800769c <quorem>
 8008366:	9a03      	ldr	r2, [sp, #12]
 8008368:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800836c:	f807 3b01 	strb.w	r3, [r7], #1
 8008370:	1aba      	subs	r2, r7, r2
 8008372:	4591      	cmp	r9, r2
 8008374:	ddba      	ble.n	80082ec <_dtoa_r+0xb34>
 8008376:	4659      	mov	r1, fp
 8008378:	2300      	movs	r3, #0
 800837a:	220a      	movs	r2, #10
 800837c:	4628      	mov	r0, r5
 800837e:	f000 fab9 	bl	80088f4 <__multadd>
 8008382:	4683      	mov	fp, r0
 8008384:	e7eb      	b.n	800835e <_dtoa_r+0xba6>
 8008386:	bf00      	nop
 8008388:	0800a1a9 	.word	0x0800a1a9
 800838c:	0800a389 	.word	0x0800a389
 8008390:	0800a12a 	.word	0x0800a12a

08008394 <__sflush_r>:
 8008394:	898a      	ldrh	r2, [r1, #12]
 8008396:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008398:	4605      	mov	r5, r0
 800839a:	0710      	lsls	r0, r2, #28
 800839c:	460c      	mov	r4, r1
 800839e:	d457      	bmi.n	8008450 <__sflush_r+0xbc>
 80083a0:	684b      	ldr	r3, [r1, #4]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	dc04      	bgt.n	80083b0 <__sflush_r+0x1c>
 80083a6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	dc01      	bgt.n	80083b0 <__sflush_r+0x1c>
 80083ac:	2000      	movs	r0, #0
 80083ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083b2:	2e00      	cmp	r6, #0
 80083b4:	d0fa      	beq.n	80083ac <__sflush_r+0x18>
 80083b6:	2300      	movs	r3, #0
 80083b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80083bc:	682f      	ldr	r7, [r5, #0]
 80083be:	602b      	str	r3, [r5, #0]
 80083c0:	d032      	beq.n	8008428 <__sflush_r+0x94>
 80083c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80083c4:	89a3      	ldrh	r3, [r4, #12]
 80083c6:	075a      	lsls	r2, r3, #29
 80083c8:	d505      	bpl.n	80083d6 <__sflush_r+0x42>
 80083ca:	6863      	ldr	r3, [r4, #4]
 80083cc:	1ac0      	subs	r0, r0, r3
 80083ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80083d0:	b10b      	cbz	r3, 80083d6 <__sflush_r+0x42>
 80083d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80083d4:	1ac0      	subs	r0, r0, r3
 80083d6:	2300      	movs	r3, #0
 80083d8:	4602      	mov	r2, r0
 80083da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083dc:	4628      	mov	r0, r5
 80083de:	6a21      	ldr	r1, [r4, #32]
 80083e0:	47b0      	blx	r6
 80083e2:	1c43      	adds	r3, r0, #1
 80083e4:	89a3      	ldrh	r3, [r4, #12]
 80083e6:	d106      	bne.n	80083f6 <__sflush_r+0x62>
 80083e8:	6829      	ldr	r1, [r5, #0]
 80083ea:	291d      	cmp	r1, #29
 80083ec:	d82c      	bhi.n	8008448 <__sflush_r+0xb4>
 80083ee:	4a29      	ldr	r2, [pc, #164]	; (8008494 <__sflush_r+0x100>)
 80083f0:	40ca      	lsrs	r2, r1
 80083f2:	07d6      	lsls	r6, r2, #31
 80083f4:	d528      	bpl.n	8008448 <__sflush_r+0xb4>
 80083f6:	2200      	movs	r2, #0
 80083f8:	6062      	str	r2, [r4, #4]
 80083fa:	6922      	ldr	r2, [r4, #16]
 80083fc:	04d9      	lsls	r1, r3, #19
 80083fe:	6022      	str	r2, [r4, #0]
 8008400:	d504      	bpl.n	800840c <__sflush_r+0x78>
 8008402:	1c42      	adds	r2, r0, #1
 8008404:	d101      	bne.n	800840a <__sflush_r+0x76>
 8008406:	682b      	ldr	r3, [r5, #0]
 8008408:	b903      	cbnz	r3, 800840c <__sflush_r+0x78>
 800840a:	6560      	str	r0, [r4, #84]	; 0x54
 800840c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800840e:	602f      	str	r7, [r5, #0]
 8008410:	2900      	cmp	r1, #0
 8008412:	d0cb      	beq.n	80083ac <__sflush_r+0x18>
 8008414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008418:	4299      	cmp	r1, r3
 800841a:	d002      	beq.n	8008422 <__sflush_r+0x8e>
 800841c:	4628      	mov	r0, r5
 800841e:	f7fe f9fd 	bl	800681c <_free_r>
 8008422:	2000      	movs	r0, #0
 8008424:	6360      	str	r0, [r4, #52]	; 0x34
 8008426:	e7c2      	b.n	80083ae <__sflush_r+0x1a>
 8008428:	6a21      	ldr	r1, [r4, #32]
 800842a:	2301      	movs	r3, #1
 800842c:	4628      	mov	r0, r5
 800842e:	47b0      	blx	r6
 8008430:	1c41      	adds	r1, r0, #1
 8008432:	d1c7      	bne.n	80083c4 <__sflush_r+0x30>
 8008434:	682b      	ldr	r3, [r5, #0]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d0c4      	beq.n	80083c4 <__sflush_r+0x30>
 800843a:	2b1d      	cmp	r3, #29
 800843c:	d001      	beq.n	8008442 <__sflush_r+0xae>
 800843e:	2b16      	cmp	r3, #22
 8008440:	d101      	bne.n	8008446 <__sflush_r+0xb2>
 8008442:	602f      	str	r7, [r5, #0]
 8008444:	e7b2      	b.n	80083ac <__sflush_r+0x18>
 8008446:	89a3      	ldrh	r3, [r4, #12]
 8008448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800844c:	81a3      	strh	r3, [r4, #12]
 800844e:	e7ae      	b.n	80083ae <__sflush_r+0x1a>
 8008450:	690f      	ldr	r7, [r1, #16]
 8008452:	2f00      	cmp	r7, #0
 8008454:	d0aa      	beq.n	80083ac <__sflush_r+0x18>
 8008456:	0793      	lsls	r3, r2, #30
 8008458:	bf18      	it	ne
 800845a:	2300      	movne	r3, #0
 800845c:	680e      	ldr	r6, [r1, #0]
 800845e:	bf08      	it	eq
 8008460:	694b      	ldreq	r3, [r1, #20]
 8008462:	1bf6      	subs	r6, r6, r7
 8008464:	600f      	str	r7, [r1, #0]
 8008466:	608b      	str	r3, [r1, #8]
 8008468:	2e00      	cmp	r6, #0
 800846a:	dd9f      	ble.n	80083ac <__sflush_r+0x18>
 800846c:	4633      	mov	r3, r6
 800846e:	463a      	mov	r2, r7
 8008470:	4628      	mov	r0, r5
 8008472:	6a21      	ldr	r1, [r4, #32]
 8008474:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008478:	47e0      	blx	ip
 800847a:	2800      	cmp	r0, #0
 800847c:	dc06      	bgt.n	800848c <__sflush_r+0xf8>
 800847e:	89a3      	ldrh	r3, [r4, #12]
 8008480:	f04f 30ff 	mov.w	r0, #4294967295
 8008484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008488:	81a3      	strh	r3, [r4, #12]
 800848a:	e790      	b.n	80083ae <__sflush_r+0x1a>
 800848c:	4407      	add	r7, r0
 800848e:	1a36      	subs	r6, r6, r0
 8008490:	e7ea      	b.n	8008468 <__sflush_r+0xd4>
 8008492:	bf00      	nop
 8008494:	20400001 	.word	0x20400001

08008498 <_fflush_r>:
 8008498:	b538      	push	{r3, r4, r5, lr}
 800849a:	690b      	ldr	r3, [r1, #16]
 800849c:	4605      	mov	r5, r0
 800849e:	460c      	mov	r4, r1
 80084a0:	b913      	cbnz	r3, 80084a8 <_fflush_r+0x10>
 80084a2:	2500      	movs	r5, #0
 80084a4:	4628      	mov	r0, r5
 80084a6:	bd38      	pop	{r3, r4, r5, pc}
 80084a8:	b118      	cbz	r0, 80084b2 <_fflush_r+0x1a>
 80084aa:	6983      	ldr	r3, [r0, #24]
 80084ac:	b90b      	cbnz	r3, 80084b2 <_fflush_r+0x1a>
 80084ae:	f000 f887 	bl	80085c0 <__sinit>
 80084b2:	4b14      	ldr	r3, [pc, #80]	; (8008504 <_fflush_r+0x6c>)
 80084b4:	429c      	cmp	r4, r3
 80084b6:	d11b      	bne.n	80084f0 <_fflush_r+0x58>
 80084b8:	686c      	ldr	r4, [r5, #4]
 80084ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d0ef      	beq.n	80084a2 <_fflush_r+0xa>
 80084c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80084c4:	07d0      	lsls	r0, r2, #31
 80084c6:	d404      	bmi.n	80084d2 <_fflush_r+0x3a>
 80084c8:	0599      	lsls	r1, r3, #22
 80084ca:	d402      	bmi.n	80084d2 <_fflush_r+0x3a>
 80084cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084ce:	f000 f91a 	bl	8008706 <__retarget_lock_acquire_recursive>
 80084d2:	4628      	mov	r0, r5
 80084d4:	4621      	mov	r1, r4
 80084d6:	f7ff ff5d 	bl	8008394 <__sflush_r>
 80084da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084dc:	4605      	mov	r5, r0
 80084de:	07da      	lsls	r2, r3, #31
 80084e0:	d4e0      	bmi.n	80084a4 <_fflush_r+0xc>
 80084e2:	89a3      	ldrh	r3, [r4, #12]
 80084e4:	059b      	lsls	r3, r3, #22
 80084e6:	d4dd      	bmi.n	80084a4 <_fflush_r+0xc>
 80084e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084ea:	f000 f90d 	bl	8008708 <__retarget_lock_release_recursive>
 80084ee:	e7d9      	b.n	80084a4 <_fflush_r+0xc>
 80084f0:	4b05      	ldr	r3, [pc, #20]	; (8008508 <_fflush_r+0x70>)
 80084f2:	429c      	cmp	r4, r3
 80084f4:	d101      	bne.n	80084fa <_fflush_r+0x62>
 80084f6:	68ac      	ldr	r4, [r5, #8]
 80084f8:	e7df      	b.n	80084ba <_fflush_r+0x22>
 80084fa:	4b04      	ldr	r3, [pc, #16]	; (800850c <_fflush_r+0x74>)
 80084fc:	429c      	cmp	r4, r3
 80084fe:	bf08      	it	eq
 8008500:	68ec      	ldreq	r4, [r5, #12]
 8008502:	e7da      	b.n	80084ba <_fflush_r+0x22>
 8008504:	0800a1dc 	.word	0x0800a1dc
 8008508:	0800a1fc 	.word	0x0800a1fc
 800850c:	0800a1bc 	.word	0x0800a1bc

08008510 <std>:
 8008510:	2300      	movs	r3, #0
 8008512:	b510      	push	{r4, lr}
 8008514:	4604      	mov	r4, r0
 8008516:	e9c0 3300 	strd	r3, r3, [r0]
 800851a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800851e:	6083      	str	r3, [r0, #8]
 8008520:	8181      	strh	r1, [r0, #12]
 8008522:	6643      	str	r3, [r0, #100]	; 0x64
 8008524:	81c2      	strh	r2, [r0, #14]
 8008526:	6183      	str	r3, [r0, #24]
 8008528:	4619      	mov	r1, r3
 800852a:	2208      	movs	r2, #8
 800852c:	305c      	adds	r0, #92	; 0x5c
 800852e:	f7fe f96d 	bl	800680c <memset>
 8008532:	4b05      	ldr	r3, [pc, #20]	; (8008548 <std+0x38>)
 8008534:	6224      	str	r4, [r4, #32]
 8008536:	6263      	str	r3, [r4, #36]	; 0x24
 8008538:	4b04      	ldr	r3, [pc, #16]	; (800854c <std+0x3c>)
 800853a:	62a3      	str	r3, [r4, #40]	; 0x28
 800853c:	4b04      	ldr	r3, [pc, #16]	; (8008550 <std+0x40>)
 800853e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008540:	4b04      	ldr	r3, [pc, #16]	; (8008554 <std+0x44>)
 8008542:	6323      	str	r3, [r4, #48]	; 0x30
 8008544:	bd10      	pop	{r4, pc}
 8008546:	bf00      	nop
 8008548:	0800744d 	.word	0x0800744d
 800854c:	08007473 	.word	0x08007473
 8008550:	080074ab 	.word	0x080074ab
 8008554:	080074cf 	.word	0x080074cf

08008558 <_cleanup_r>:
 8008558:	4901      	ldr	r1, [pc, #4]	; (8008560 <_cleanup_r+0x8>)
 800855a:	f000 b8af 	b.w	80086bc <_fwalk_reent>
 800855e:	bf00      	nop
 8008560:	08008499 	.word	0x08008499

08008564 <__sfmoreglue>:
 8008564:	2268      	movs	r2, #104	; 0x68
 8008566:	b570      	push	{r4, r5, r6, lr}
 8008568:	1e4d      	subs	r5, r1, #1
 800856a:	4355      	muls	r5, r2
 800856c:	460e      	mov	r6, r1
 800856e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008572:	f7fe f9bb 	bl	80068ec <_malloc_r>
 8008576:	4604      	mov	r4, r0
 8008578:	b140      	cbz	r0, 800858c <__sfmoreglue+0x28>
 800857a:	2100      	movs	r1, #0
 800857c:	e9c0 1600 	strd	r1, r6, [r0]
 8008580:	300c      	adds	r0, #12
 8008582:	60a0      	str	r0, [r4, #8]
 8008584:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008588:	f7fe f940 	bl	800680c <memset>
 800858c:	4620      	mov	r0, r4
 800858e:	bd70      	pop	{r4, r5, r6, pc}

08008590 <__sfp_lock_acquire>:
 8008590:	4801      	ldr	r0, [pc, #4]	; (8008598 <__sfp_lock_acquire+0x8>)
 8008592:	f000 b8b8 	b.w	8008706 <__retarget_lock_acquire_recursive>
 8008596:	bf00      	nop
 8008598:	200025f5 	.word	0x200025f5

0800859c <__sfp_lock_release>:
 800859c:	4801      	ldr	r0, [pc, #4]	; (80085a4 <__sfp_lock_release+0x8>)
 800859e:	f000 b8b3 	b.w	8008708 <__retarget_lock_release_recursive>
 80085a2:	bf00      	nop
 80085a4:	200025f5 	.word	0x200025f5

080085a8 <__sinit_lock_acquire>:
 80085a8:	4801      	ldr	r0, [pc, #4]	; (80085b0 <__sinit_lock_acquire+0x8>)
 80085aa:	f000 b8ac 	b.w	8008706 <__retarget_lock_acquire_recursive>
 80085ae:	bf00      	nop
 80085b0:	200025f6 	.word	0x200025f6

080085b4 <__sinit_lock_release>:
 80085b4:	4801      	ldr	r0, [pc, #4]	; (80085bc <__sinit_lock_release+0x8>)
 80085b6:	f000 b8a7 	b.w	8008708 <__retarget_lock_release_recursive>
 80085ba:	bf00      	nop
 80085bc:	200025f6 	.word	0x200025f6

080085c0 <__sinit>:
 80085c0:	b510      	push	{r4, lr}
 80085c2:	4604      	mov	r4, r0
 80085c4:	f7ff fff0 	bl	80085a8 <__sinit_lock_acquire>
 80085c8:	69a3      	ldr	r3, [r4, #24]
 80085ca:	b11b      	cbz	r3, 80085d4 <__sinit+0x14>
 80085cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085d0:	f7ff bff0 	b.w	80085b4 <__sinit_lock_release>
 80085d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80085d8:	6523      	str	r3, [r4, #80]	; 0x50
 80085da:	4b13      	ldr	r3, [pc, #76]	; (8008628 <__sinit+0x68>)
 80085dc:	4a13      	ldr	r2, [pc, #76]	; (800862c <__sinit+0x6c>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80085e2:	42a3      	cmp	r3, r4
 80085e4:	bf08      	it	eq
 80085e6:	2301      	moveq	r3, #1
 80085e8:	4620      	mov	r0, r4
 80085ea:	bf08      	it	eq
 80085ec:	61a3      	streq	r3, [r4, #24]
 80085ee:	f000 f81f 	bl	8008630 <__sfp>
 80085f2:	6060      	str	r0, [r4, #4]
 80085f4:	4620      	mov	r0, r4
 80085f6:	f000 f81b 	bl	8008630 <__sfp>
 80085fa:	60a0      	str	r0, [r4, #8]
 80085fc:	4620      	mov	r0, r4
 80085fe:	f000 f817 	bl	8008630 <__sfp>
 8008602:	2200      	movs	r2, #0
 8008604:	2104      	movs	r1, #4
 8008606:	60e0      	str	r0, [r4, #12]
 8008608:	6860      	ldr	r0, [r4, #4]
 800860a:	f7ff ff81 	bl	8008510 <std>
 800860e:	2201      	movs	r2, #1
 8008610:	2109      	movs	r1, #9
 8008612:	68a0      	ldr	r0, [r4, #8]
 8008614:	f7ff ff7c 	bl	8008510 <std>
 8008618:	2202      	movs	r2, #2
 800861a:	2112      	movs	r1, #18
 800861c:	68e0      	ldr	r0, [r4, #12]
 800861e:	f7ff ff77 	bl	8008510 <std>
 8008622:	2301      	movs	r3, #1
 8008624:	61a3      	str	r3, [r4, #24]
 8008626:	e7d1      	b.n	80085cc <__sinit+0xc>
 8008628:	0800a0f4 	.word	0x0800a0f4
 800862c:	08008559 	.word	0x08008559

08008630 <__sfp>:
 8008630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008632:	4607      	mov	r7, r0
 8008634:	f7ff ffac 	bl	8008590 <__sfp_lock_acquire>
 8008638:	4b1e      	ldr	r3, [pc, #120]	; (80086b4 <__sfp+0x84>)
 800863a:	681e      	ldr	r6, [r3, #0]
 800863c:	69b3      	ldr	r3, [r6, #24]
 800863e:	b913      	cbnz	r3, 8008646 <__sfp+0x16>
 8008640:	4630      	mov	r0, r6
 8008642:	f7ff ffbd 	bl	80085c0 <__sinit>
 8008646:	3648      	adds	r6, #72	; 0x48
 8008648:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800864c:	3b01      	subs	r3, #1
 800864e:	d503      	bpl.n	8008658 <__sfp+0x28>
 8008650:	6833      	ldr	r3, [r6, #0]
 8008652:	b30b      	cbz	r3, 8008698 <__sfp+0x68>
 8008654:	6836      	ldr	r6, [r6, #0]
 8008656:	e7f7      	b.n	8008648 <__sfp+0x18>
 8008658:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800865c:	b9d5      	cbnz	r5, 8008694 <__sfp+0x64>
 800865e:	4b16      	ldr	r3, [pc, #88]	; (80086b8 <__sfp+0x88>)
 8008660:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008664:	60e3      	str	r3, [r4, #12]
 8008666:	6665      	str	r5, [r4, #100]	; 0x64
 8008668:	f000 f84c 	bl	8008704 <__retarget_lock_init_recursive>
 800866c:	f7ff ff96 	bl	800859c <__sfp_lock_release>
 8008670:	2208      	movs	r2, #8
 8008672:	4629      	mov	r1, r5
 8008674:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008678:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800867c:	6025      	str	r5, [r4, #0]
 800867e:	61a5      	str	r5, [r4, #24]
 8008680:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008684:	f7fe f8c2 	bl	800680c <memset>
 8008688:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800868c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008690:	4620      	mov	r0, r4
 8008692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008694:	3468      	adds	r4, #104	; 0x68
 8008696:	e7d9      	b.n	800864c <__sfp+0x1c>
 8008698:	2104      	movs	r1, #4
 800869a:	4638      	mov	r0, r7
 800869c:	f7ff ff62 	bl	8008564 <__sfmoreglue>
 80086a0:	4604      	mov	r4, r0
 80086a2:	6030      	str	r0, [r6, #0]
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d1d5      	bne.n	8008654 <__sfp+0x24>
 80086a8:	f7ff ff78 	bl	800859c <__sfp_lock_release>
 80086ac:	230c      	movs	r3, #12
 80086ae:	603b      	str	r3, [r7, #0]
 80086b0:	e7ee      	b.n	8008690 <__sfp+0x60>
 80086b2:	bf00      	nop
 80086b4:	0800a0f4 	.word	0x0800a0f4
 80086b8:	ffff0001 	.word	0xffff0001

080086bc <_fwalk_reent>:
 80086bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086c0:	4606      	mov	r6, r0
 80086c2:	4688      	mov	r8, r1
 80086c4:	2700      	movs	r7, #0
 80086c6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80086ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086ce:	f1b9 0901 	subs.w	r9, r9, #1
 80086d2:	d505      	bpl.n	80086e0 <_fwalk_reent+0x24>
 80086d4:	6824      	ldr	r4, [r4, #0]
 80086d6:	2c00      	cmp	r4, #0
 80086d8:	d1f7      	bne.n	80086ca <_fwalk_reent+0xe>
 80086da:	4638      	mov	r0, r7
 80086dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086e0:	89ab      	ldrh	r3, [r5, #12]
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d907      	bls.n	80086f6 <_fwalk_reent+0x3a>
 80086e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086ea:	3301      	adds	r3, #1
 80086ec:	d003      	beq.n	80086f6 <_fwalk_reent+0x3a>
 80086ee:	4629      	mov	r1, r5
 80086f0:	4630      	mov	r0, r6
 80086f2:	47c0      	blx	r8
 80086f4:	4307      	orrs	r7, r0
 80086f6:	3568      	adds	r5, #104	; 0x68
 80086f8:	e7e9      	b.n	80086ce <_fwalk_reent+0x12>
	...

080086fc <_localeconv_r>:
 80086fc:	4800      	ldr	r0, [pc, #0]	; (8008700 <_localeconv_r+0x4>)
 80086fe:	4770      	bx	lr
 8008700:	20000168 	.word	0x20000168

08008704 <__retarget_lock_init_recursive>:
 8008704:	4770      	bx	lr

08008706 <__retarget_lock_acquire_recursive>:
 8008706:	4770      	bx	lr

08008708 <__retarget_lock_release_recursive>:
 8008708:	4770      	bx	lr
	...

0800870c <_lseek_r>:
 800870c:	b538      	push	{r3, r4, r5, lr}
 800870e:	4604      	mov	r4, r0
 8008710:	4608      	mov	r0, r1
 8008712:	4611      	mov	r1, r2
 8008714:	2200      	movs	r2, #0
 8008716:	4d05      	ldr	r5, [pc, #20]	; (800872c <_lseek_r+0x20>)
 8008718:	602a      	str	r2, [r5, #0]
 800871a:	461a      	mov	r2, r3
 800871c:	f7fa fa8a 	bl	8002c34 <_lseek>
 8008720:	1c43      	adds	r3, r0, #1
 8008722:	d102      	bne.n	800872a <_lseek_r+0x1e>
 8008724:	682b      	ldr	r3, [r5, #0]
 8008726:	b103      	cbz	r3, 800872a <_lseek_r+0x1e>
 8008728:	6023      	str	r3, [r4, #0]
 800872a:	bd38      	pop	{r3, r4, r5, pc}
 800872c:	200025f8 	.word	0x200025f8

08008730 <__swhatbuf_r>:
 8008730:	b570      	push	{r4, r5, r6, lr}
 8008732:	460e      	mov	r6, r1
 8008734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008738:	4614      	mov	r4, r2
 800873a:	2900      	cmp	r1, #0
 800873c:	461d      	mov	r5, r3
 800873e:	b096      	sub	sp, #88	; 0x58
 8008740:	da08      	bge.n	8008754 <__swhatbuf_r+0x24>
 8008742:	2200      	movs	r2, #0
 8008744:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008748:	602a      	str	r2, [r5, #0]
 800874a:	061a      	lsls	r2, r3, #24
 800874c:	d410      	bmi.n	8008770 <__swhatbuf_r+0x40>
 800874e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008752:	e00e      	b.n	8008772 <__swhatbuf_r+0x42>
 8008754:	466a      	mov	r2, sp
 8008756:	f001 fa6b 	bl	8009c30 <_fstat_r>
 800875a:	2800      	cmp	r0, #0
 800875c:	dbf1      	blt.n	8008742 <__swhatbuf_r+0x12>
 800875e:	9a01      	ldr	r2, [sp, #4]
 8008760:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008764:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008768:	425a      	negs	r2, r3
 800876a:	415a      	adcs	r2, r3
 800876c:	602a      	str	r2, [r5, #0]
 800876e:	e7ee      	b.n	800874e <__swhatbuf_r+0x1e>
 8008770:	2340      	movs	r3, #64	; 0x40
 8008772:	2000      	movs	r0, #0
 8008774:	6023      	str	r3, [r4, #0]
 8008776:	b016      	add	sp, #88	; 0x58
 8008778:	bd70      	pop	{r4, r5, r6, pc}
	...

0800877c <__smakebuf_r>:
 800877c:	898b      	ldrh	r3, [r1, #12]
 800877e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008780:	079d      	lsls	r5, r3, #30
 8008782:	4606      	mov	r6, r0
 8008784:	460c      	mov	r4, r1
 8008786:	d507      	bpl.n	8008798 <__smakebuf_r+0x1c>
 8008788:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800878c:	6023      	str	r3, [r4, #0]
 800878e:	6123      	str	r3, [r4, #16]
 8008790:	2301      	movs	r3, #1
 8008792:	6163      	str	r3, [r4, #20]
 8008794:	b002      	add	sp, #8
 8008796:	bd70      	pop	{r4, r5, r6, pc}
 8008798:	466a      	mov	r2, sp
 800879a:	ab01      	add	r3, sp, #4
 800879c:	f7ff ffc8 	bl	8008730 <__swhatbuf_r>
 80087a0:	9900      	ldr	r1, [sp, #0]
 80087a2:	4605      	mov	r5, r0
 80087a4:	4630      	mov	r0, r6
 80087a6:	f7fe f8a1 	bl	80068ec <_malloc_r>
 80087aa:	b948      	cbnz	r0, 80087c0 <__smakebuf_r+0x44>
 80087ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087b0:	059a      	lsls	r2, r3, #22
 80087b2:	d4ef      	bmi.n	8008794 <__smakebuf_r+0x18>
 80087b4:	f023 0303 	bic.w	r3, r3, #3
 80087b8:	f043 0302 	orr.w	r3, r3, #2
 80087bc:	81a3      	strh	r3, [r4, #12]
 80087be:	e7e3      	b.n	8008788 <__smakebuf_r+0xc>
 80087c0:	4b0d      	ldr	r3, [pc, #52]	; (80087f8 <__smakebuf_r+0x7c>)
 80087c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80087c4:	89a3      	ldrh	r3, [r4, #12]
 80087c6:	6020      	str	r0, [r4, #0]
 80087c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087cc:	81a3      	strh	r3, [r4, #12]
 80087ce:	9b00      	ldr	r3, [sp, #0]
 80087d0:	6120      	str	r0, [r4, #16]
 80087d2:	6163      	str	r3, [r4, #20]
 80087d4:	9b01      	ldr	r3, [sp, #4]
 80087d6:	b15b      	cbz	r3, 80087f0 <__smakebuf_r+0x74>
 80087d8:	4630      	mov	r0, r6
 80087da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087de:	f001 fa39 	bl	8009c54 <_isatty_r>
 80087e2:	b128      	cbz	r0, 80087f0 <__smakebuf_r+0x74>
 80087e4:	89a3      	ldrh	r3, [r4, #12]
 80087e6:	f023 0303 	bic.w	r3, r3, #3
 80087ea:	f043 0301 	orr.w	r3, r3, #1
 80087ee:	81a3      	strh	r3, [r4, #12]
 80087f0:	89a0      	ldrh	r0, [r4, #12]
 80087f2:	4305      	orrs	r5, r0
 80087f4:	81a5      	strh	r5, [r4, #12]
 80087f6:	e7cd      	b.n	8008794 <__smakebuf_r+0x18>
 80087f8:	08008559 	.word	0x08008559

080087fc <memchr>:
 80087fc:	4603      	mov	r3, r0
 80087fe:	b510      	push	{r4, lr}
 8008800:	b2c9      	uxtb	r1, r1
 8008802:	4402      	add	r2, r0
 8008804:	4293      	cmp	r3, r2
 8008806:	4618      	mov	r0, r3
 8008808:	d101      	bne.n	800880e <memchr+0x12>
 800880a:	2000      	movs	r0, #0
 800880c:	e003      	b.n	8008816 <memchr+0x1a>
 800880e:	7804      	ldrb	r4, [r0, #0]
 8008810:	3301      	adds	r3, #1
 8008812:	428c      	cmp	r4, r1
 8008814:	d1f6      	bne.n	8008804 <memchr+0x8>
 8008816:	bd10      	pop	{r4, pc}

08008818 <__malloc_lock>:
 8008818:	4801      	ldr	r0, [pc, #4]	; (8008820 <__malloc_lock+0x8>)
 800881a:	f7ff bf74 	b.w	8008706 <__retarget_lock_acquire_recursive>
 800881e:	bf00      	nop
 8008820:	200025f4 	.word	0x200025f4

08008824 <__malloc_unlock>:
 8008824:	4801      	ldr	r0, [pc, #4]	; (800882c <__malloc_unlock+0x8>)
 8008826:	f7ff bf6f 	b.w	8008708 <__retarget_lock_release_recursive>
 800882a:	bf00      	nop
 800882c:	200025f4 	.word	0x200025f4

08008830 <_Balloc>:
 8008830:	b570      	push	{r4, r5, r6, lr}
 8008832:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008834:	4604      	mov	r4, r0
 8008836:	460d      	mov	r5, r1
 8008838:	b976      	cbnz	r6, 8008858 <_Balloc+0x28>
 800883a:	2010      	movs	r0, #16
 800883c:	f7fd ffd0 	bl	80067e0 <malloc>
 8008840:	4602      	mov	r2, r0
 8008842:	6260      	str	r0, [r4, #36]	; 0x24
 8008844:	b920      	cbnz	r0, 8008850 <_Balloc+0x20>
 8008846:	2166      	movs	r1, #102	; 0x66
 8008848:	4b17      	ldr	r3, [pc, #92]	; (80088a8 <_Balloc+0x78>)
 800884a:	4818      	ldr	r0, [pc, #96]	; (80088ac <_Balloc+0x7c>)
 800884c:	f001 f9c0 	bl	8009bd0 <__assert_func>
 8008850:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008854:	6006      	str	r6, [r0, #0]
 8008856:	60c6      	str	r6, [r0, #12]
 8008858:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800885a:	68f3      	ldr	r3, [r6, #12]
 800885c:	b183      	cbz	r3, 8008880 <_Balloc+0x50>
 800885e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008860:	68db      	ldr	r3, [r3, #12]
 8008862:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008866:	b9b8      	cbnz	r0, 8008898 <_Balloc+0x68>
 8008868:	2101      	movs	r1, #1
 800886a:	fa01 f605 	lsl.w	r6, r1, r5
 800886e:	1d72      	adds	r2, r6, #5
 8008870:	4620      	mov	r0, r4
 8008872:	0092      	lsls	r2, r2, #2
 8008874:	f000 fb5e 	bl	8008f34 <_calloc_r>
 8008878:	b160      	cbz	r0, 8008894 <_Balloc+0x64>
 800887a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800887e:	e00e      	b.n	800889e <_Balloc+0x6e>
 8008880:	2221      	movs	r2, #33	; 0x21
 8008882:	2104      	movs	r1, #4
 8008884:	4620      	mov	r0, r4
 8008886:	f000 fb55 	bl	8008f34 <_calloc_r>
 800888a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800888c:	60f0      	str	r0, [r6, #12]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d1e4      	bne.n	800885e <_Balloc+0x2e>
 8008894:	2000      	movs	r0, #0
 8008896:	bd70      	pop	{r4, r5, r6, pc}
 8008898:	6802      	ldr	r2, [r0, #0]
 800889a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800889e:	2300      	movs	r3, #0
 80088a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80088a4:	e7f7      	b.n	8008896 <_Balloc+0x66>
 80088a6:	bf00      	nop
 80088a8:	0800a137 	.word	0x0800a137
 80088ac:	0800a21c 	.word	0x0800a21c

080088b0 <_Bfree>:
 80088b0:	b570      	push	{r4, r5, r6, lr}
 80088b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80088b4:	4605      	mov	r5, r0
 80088b6:	460c      	mov	r4, r1
 80088b8:	b976      	cbnz	r6, 80088d8 <_Bfree+0x28>
 80088ba:	2010      	movs	r0, #16
 80088bc:	f7fd ff90 	bl	80067e0 <malloc>
 80088c0:	4602      	mov	r2, r0
 80088c2:	6268      	str	r0, [r5, #36]	; 0x24
 80088c4:	b920      	cbnz	r0, 80088d0 <_Bfree+0x20>
 80088c6:	218a      	movs	r1, #138	; 0x8a
 80088c8:	4b08      	ldr	r3, [pc, #32]	; (80088ec <_Bfree+0x3c>)
 80088ca:	4809      	ldr	r0, [pc, #36]	; (80088f0 <_Bfree+0x40>)
 80088cc:	f001 f980 	bl	8009bd0 <__assert_func>
 80088d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088d4:	6006      	str	r6, [r0, #0]
 80088d6:	60c6      	str	r6, [r0, #12]
 80088d8:	b13c      	cbz	r4, 80088ea <_Bfree+0x3a>
 80088da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80088dc:	6862      	ldr	r2, [r4, #4]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088e4:	6021      	str	r1, [r4, #0]
 80088e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088ea:	bd70      	pop	{r4, r5, r6, pc}
 80088ec:	0800a137 	.word	0x0800a137
 80088f0:	0800a21c 	.word	0x0800a21c

080088f4 <__multadd>:
 80088f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088f8:	4607      	mov	r7, r0
 80088fa:	460c      	mov	r4, r1
 80088fc:	461e      	mov	r6, r3
 80088fe:	2000      	movs	r0, #0
 8008900:	690d      	ldr	r5, [r1, #16]
 8008902:	f101 0c14 	add.w	ip, r1, #20
 8008906:	f8dc 3000 	ldr.w	r3, [ip]
 800890a:	3001      	adds	r0, #1
 800890c:	b299      	uxth	r1, r3
 800890e:	fb02 6101 	mla	r1, r2, r1, r6
 8008912:	0c1e      	lsrs	r6, r3, #16
 8008914:	0c0b      	lsrs	r3, r1, #16
 8008916:	fb02 3306 	mla	r3, r2, r6, r3
 800891a:	b289      	uxth	r1, r1
 800891c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008920:	4285      	cmp	r5, r0
 8008922:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008926:	f84c 1b04 	str.w	r1, [ip], #4
 800892a:	dcec      	bgt.n	8008906 <__multadd+0x12>
 800892c:	b30e      	cbz	r6, 8008972 <__multadd+0x7e>
 800892e:	68a3      	ldr	r3, [r4, #8]
 8008930:	42ab      	cmp	r3, r5
 8008932:	dc19      	bgt.n	8008968 <__multadd+0x74>
 8008934:	6861      	ldr	r1, [r4, #4]
 8008936:	4638      	mov	r0, r7
 8008938:	3101      	adds	r1, #1
 800893a:	f7ff ff79 	bl	8008830 <_Balloc>
 800893e:	4680      	mov	r8, r0
 8008940:	b928      	cbnz	r0, 800894e <__multadd+0x5a>
 8008942:	4602      	mov	r2, r0
 8008944:	21b5      	movs	r1, #181	; 0xb5
 8008946:	4b0c      	ldr	r3, [pc, #48]	; (8008978 <__multadd+0x84>)
 8008948:	480c      	ldr	r0, [pc, #48]	; (800897c <__multadd+0x88>)
 800894a:	f001 f941 	bl	8009bd0 <__assert_func>
 800894e:	6922      	ldr	r2, [r4, #16]
 8008950:	f104 010c 	add.w	r1, r4, #12
 8008954:	3202      	adds	r2, #2
 8008956:	0092      	lsls	r2, r2, #2
 8008958:	300c      	adds	r0, #12
 800895a:	f7fd ff49 	bl	80067f0 <memcpy>
 800895e:	4621      	mov	r1, r4
 8008960:	4638      	mov	r0, r7
 8008962:	f7ff ffa5 	bl	80088b0 <_Bfree>
 8008966:	4644      	mov	r4, r8
 8008968:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800896c:	3501      	adds	r5, #1
 800896e:	615e      	str	r6, [r3, #20]
 8008970:	6125      	str	r5, [r4, #16]
 8008972:	4620      	mov	r0, r4
 8008974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008978:	0800a1a9 	.word	0x0800a1a9
 800897c:	0800a21c 	.word	0x0800a21c

08008980 <__hi0bits>:
 8008980:	0c02      	lsrs	r2, r0, #16
 8008982:	0412      	lsls	r2, r2, #16
 8008984:	4603      	mov	r3, r0
 8008986:	b9ca      	cbnz	r2, 80089bc <__hi0bits+0x3c>
 8008988:	0403      	lsls	r3, r0, #16
 800898a:	2010      	movs	r0, #16
 800898c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008990:	bf04      	itt	eq
 8008992:	021b      	lsleq	r3, r3, #8
 8008994:	3008      	addeq	r0, #8
 8008996:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800899a:	bf04      	itt	eq
 800899c:	011b      	lsleq	r3, r3, #4
 800899e:	3004      	addeq	r0, #4
 80089a0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80089a4:	bf04      	itt	eq
 80089a6:	009b      	lsleq	r3, r3, #2
 80089a8:	3002      	addeq	r0, #2
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	db05      	blt.n	80089ba <__hi0bits+0x3a>
 80089ae:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80089b2:	f100 0001 	add.w	r0, r0, #1
 80089b6:	bf08      	it	eq
 80089b8:	2020      	moveq	r0, #32
 80089ba:	4770      	bx	lr
 80089bc:	2000      	movs	r0, #0
 80089be:	e7e5      	b.n	800898c <__hi0bits+0xc>

080089c0 <__lo0bits>:
 80089c0:	6803      	ldr	r3, [r0, #0]
 80089c2:	4602      	mov	r2, r0
 80089c4:	f013 0007 	ands.w	r0, r3, #7
 80089c8:	d00b      	beq.n	80089e2 <__lo0bits+0x22>
 80089ca:	07d9      	lsls	r1, r3, #31
 80089cc:	d421      	bmi.n	8008a12 <__lo0bits+0x52>
 80089ce:	0798      	lsls	r0, r3, #30
 80089d0:	bf49      	itett	mi
 80089d2:	085b      	lsrmi	r3, r3, #1
 80089d4:	089b      	lsrpl	r3, r3, #2
 80089d6:	2001      	movmi	r0, #1
 80089d8:	6013      	strmi	r3, [r2, #0]
 80089da:	bf5c      	itt	pl
 80089dc:	2002      	movpl	r0, #2
 80089de:	6013      	strpl	r3, [r2, #0]
 80089e0:	4770      	bx	lr
 80089e2:	b299      	uxth	r1, r3
 80089e4:	b909      	cbnz	r1, 80089ea <__lo0bits+0x2a>
 80089e6:	2010      	movs	r0, #16
 80089e8:	0c1b      	lsrs	r3, r3, #16
 80089ea:	b2d9      	uxtb	r1, r3
 80089ec:	b909      	cbnz	r1, 80089f2 <__lo0bits+0x32>
 80089ee:	3008      	adds	r0, #8
 80089f0:	0a1b      	lsrs	r3, r3, #8
 80089f2:	0719      	lsls	r1, r3, #28
 80089f4:	bf04      	itt	eq
 80089f6:	091b      	lsreq	r3, r3, #4
 80089f8:	3004      	addeq	r0, #4
 80089fa:	0799      	lsls	r1, r3, #30
 80089fc:	bf04      	itt	eq
 80089fe:	089b      	lsreq	r3, r3, #2
 8008a00:	3002      	addeq	r0, #2
 8008a02:	07d9      	lsls	r1, r3, #31
 8008a04:	d403      	bmi.n	8008a0e <__lo0bits+0x4e>
 8008a06:	085b      	lsrs	r3, r3, #1
 8008a08:	f100 0001 	add.w	r0, r0, #1
 8008a0c:	d003      	beq.n	8008a16 <__lo0bits+0x56>
 8008a0e:	6013      	str	r3, [r2, #0]
 8008a10:	4770      	bx	lr
 8008a12:	2000      	movs	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	2020      	movs	r0, #32
 8008a18:	4770      	bx	lr
	...

08008a1c <__i2b>:
 8008a1c:	b510      	push	{r4, lr}
 8008a1e:	460c      	mov	r4, r1
 8008a20:	2101      	movs	r1, #1
 8008a22:	f7ff ff05 	bl	8008830 <_Balloc>
 8008a26:	4602      	mov	r2, r0
 8008a28:	b928      	cbnz	r0, 8008a36 <__i2b+0x1a>
 8008a2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008a2e:	4b04      	ldr	r3, [pc, #16]	; (8008a40 <__i2b+0x24>)
 8008a30:	4804      	ldr	r0, [pc, #16]	; (8008a44 <__i2b+0x28>)
 8008a32:	f001 f8cd 	bl	8009bd0 <__assert_func>
 8008a36:	2301      	movs	r3, #1
 8008a38:	6144      	str	r4, [r0, #20]
 8008a3a:	6103      	str	r3, [r0, #16]
 8008a3c:	bd10      	pop	{r4, pc}
 8008a3e:	bf00      	nop
 8008a40:	0800a1a9 	.word	0x0800a1a9
 8008a44:	0800a21c 	.word	0x0800a21c

08008a48 <__multiply>:
 8008a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a4c:	4691      	mov	r9, r2
 8008a4e:	690a      	ldr	r2, [r1, #16]
 8008a50:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008a54:	460c      	mov	r4, r1
 8008a56:	429a      	cmp	r2, r3
 8008a58:	bfbe      	ittt	lt
 8008a5a:	460b      	movlt	r3, r1
 8008a5c:	464c      	movlt	r4, r9
 8008a5e:	4699      	movlt	r9, r3
 8008a60:	6927      	ldr	r7, [r4, #16]
 8008a62:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a66:	68a3      	ldr	r3, [r4, #8]
 8008a68:	6861      	ldr	r1, [r4, #4]
 8008a6a:	eb07 060a 	add.w	r6, r7, sl
 8008a6e:	42b3      	cmp	r3, r6
 8008a70:	b085      	sub	sp, #20
 8008a72:	bfb8      	it	lt
 8008a74:	3101      	addlt	r1, #1
 8008a76:	f7ff fedb 	bl	8008830 <_Balloc>
 8008a7a:	b930      	cbnz	r0, 8008a8a <__multiply+0x42>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	f240 115d 	movw	r1, #349	; 0x15d
 8008a82:	4b43      	ldr	r3, [pc, #268]	; (8008b90 <__multiply+0x148>)
 8008a84:	4843      	ldr	r0, [pc, #268]	; (8008b94 <__multiply+0x14c>)
 8008a86:	f001 f8a3 	bl	8009bd0 <__assert_func>
 8008a8a:	f100 0514 	add.w	r5, r0, #20
 8008a8e:	462b      	mov	r3, r5
 8008a90:	2200      	movs	r2, #0
 8008a92:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008a96:	4543      	cmp	r3, r8
 8008a98:	d321      	bcc.n	8008ade <__multiply+0x96>
 8008a9a:	f104 0314 	add.w	r3, r4, #20
 8008a9e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008aa2:	f109 0314 	add.w	r3, r9, #20
 8008aa6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008aaa:	9202      	str	r2, [sp, #8]
 8008aac:	1b3a      	subs	r2, r7, r4
 8008aae:	3a15      	subs	r2, #21
 8008ab0:	f022 0203 	bic.w	r2, r2, #3
 8008ab4:	3204      	adds	r2, #4
 8008ab6:	f104 0115 	add.w	r1, r4, #21
 8008aba:	428f      	cmp	r7, r1
 8008abc:	bf38      	it	cc
 8008abe:	2204      	movcc	r2, #4
 8008ac0:	9201      	str	r2, [sp, #4]
 8008ac2:	9a02      	ldr	r2, [sp, #8]
 8008ac4:	9303      	str	r3, [sp, #12]
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d80c      	bhi.n	8008ae4 <__multiply+0x9c>
 8008aca:	2e00      	cmp	r6, #0
 8008acc:	dd03      	ble.n	8008ad6 <__multiply+0x8e>
 8008ace:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d059      	beq.n	8008b8a <__multiply+0x142>
 8008ad6:	6106      	str	r6, [r0, #16]
 8008ad8:	b005      	add	sp, #20
 8008ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ade:	f843 2b04 	str.w	r2, [r3], #4
 8008ae2:	e7d8      	b.n	8008a96 <__multiply+0x4e>
 8008ae4:	f8b3 a000 	ldrh.w	sl, [r3]
 8008ae8:	f1ba 0f00 	cmp.w	sl, #0
 8008aec:	d023      	beq.n	8008b36 <__multiply+0xee>
 8008aee:	46a9      	mov	r9, r5
 8008af0:	f04f 0c00 	mov.w	ip, #0
 8008af4:	f104 0e14 	add.w	lr, r4, #20
 8008af8:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008afc:	f8d9 1000 	ldr.w	r1, [r9]
 8008b00:	fa1f fb82 	uxth.w	fp, r2
 8008b04:	b289      	uxth	r1, r1
 8008b06:	fb0a 110b 	mla	r1, sl, fp, r1
 8008b0a:	4461      	add	r1, ip
 8008b0c:	f8d9 c000 	ldr.w	ip, [r9]
 8008b10:	0c12      	lsrs	r2, r2, #16
 8008b12:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008b16:	fb0a c202 	mla	r2, sl, r2, ip
 8008b1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008b1e:	b289      	uxth	r1, r1
 8008b20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008b24:	4577      	cmp	r7, lr
 8008b26:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008b2a:	f849 1b04 	str.w	r1, [r9], #4
 8008b2e:	d8e3      	bhi.n	8008af8 <__multiply+0xb0>
 8008b30:	9a01      	ldr	r2, [sp, #4]
 8008b32:	f845 c002 	str.w	ip, [r5, r2]
 8008b36:	9a03      	ldr	r2, [sp, #12]
 8008b38:	3304      	adds	r3, #4
 8008b3a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008b3e:	f1b9 0f00 	cmp.w	r9, #0
 8008b42:	d020      	beq.n	8008b86 <__multiply+0x13e>
 8008b44:	46ae      	mov	lr, r5
 8008b46:	f04f 0a00 	mov.w	sl, #0
 8008b4a:	6829      	ldr	r1, [r5, #0]
 8008b4c:	f104 0c14 	add.w	ip, r4, #20
 8008b50:	f8bc b000 	ldrh.w	fp, [ip]
 8008b54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008b58:	b289      	uxth	r1, r1
 8008b5a:	fb09 220b 	mla	r2, r9, fp, r2
 8008b5e:	4492      	add	sl, r2
 8008b60:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008b64:	f84e 1b04 	str.w	r1, [lr], #4
 8008b68:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008b6c:	f8be 1000 	ldrh.w	r1, [lr]
 8008b70:	0c12      	lsrs	r2, r2, #16
 8008b72:	fb09 1102 	mla	r1, r9, r2, r1
 8008b76:	4567      	cmp	r7, ip
 8008b78:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008b7c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008b80:	d8e6      	bhi.n	8008b50 <__multiply+0x108>
 8008b82:	9a01      	ldr	r2, [sp, #4]
 8008b84:	50a9      	str	r1, [r5, r2]
 8008b86:	3504      	adds	r5, #4
 8008b88:	e79b      	b.n	8008ac2 <__multiply+0x7a>
 8008b8a:	3e01      	subs	r6, #1
 8008b8c:	e79d      	b.n	8008aca <__multiply+0x82>
 8008b8e:	bf00      	nop
 8008b90:	0800a1a9 	.word	0x0800a1a9
 8008b94:	0800a21c 	.word	0x0800a21c

08008b98 <__pow5mult>:
 8008b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b9c:	4615      	mov	r5, r2
 8008b9e:	f012 0203 	ands.w	r2, r2, #3
 8008ba2:	4606      	mov	r6, r0
 8008ba4:	460f      	mov	r7, r1
 8008ba6:	d007      	beq.n	8008bb8 <__pow5mult+0x20>
 8008ba8:	4c25      	ldr	r4, [pc, #148]	; (8008c40 <__pow5mult+0xa8>)
 8008baa:	3a01      	subs	r2, #1
 8008bac:	2300      	movs	r3, #0
 8008bae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008bb2:	f7ff fe9f 	bl	80088f4 <__multadd>
 8008bb6:	4607      	mov	r7, r0
 8008bb8:	10ad      	asrs	r5, r5, #2
 8008bba:	d03d      	beq.n	8008c38 <__pow5mult+0xa0>
 8008bbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008bbe:	b97c      	cbnz	r4, 8008be0 <__pow5mult+0x48>
 8008bc0:	2010      	movs	r0, #16
 8008bc2:	f7fd fe0d 	bl	80067e0 <malloc>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	6270      	str	r0, [r6, #36]	; 0x24
 8008bca:	b928      	cbnz	r0, 8008bd8 <__pow5mult+0x40>
 8008bcc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008bd0:	4b1c      	ldr	r3, [pc, #112]	; (8008c44 <__pow5mult+0xac>)
 8008bd2:	481d      	ldr	r0, [pc, #116]	; (8008c48 <__pow5mult+0xb0>)
 8008bd4:	f000 fffc 	bl	8009bd0 <__assert_func>
 8008bd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bdc:	6004      	str	r4, [r0, #0]
 8008bde:	60c4      	str	r4, [r0, #12]
 8008be0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008be4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008be8:	b94c      	cbnz	r4, 8008bfe <__pow5mult+0x66>
 8008bea:	f240 2171 	movw	r1, #625	; 0x271
 8008bee:	4630      	mov	r0, r6
 8008bf0:	f7ff ff14 	bl	8008a1c <__i2b>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	4604      	mov	r4, r0
 8008bf8:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bfc:	6003      	str	r3, [r0, #0]
 8008bfe:	f04f 0900 	mov.w	r9, #0
 8008c02:	07eb      	lsls	r3, r5, #31
 8008c04:	d50a      	bpl.n	8008c1c <__pow5mult+0x84>
 8008c06:	4639      	mov	r1, r7
 8008c08:	4622      	mov	r2, r4
 8008c0a:	4630      	mov	r0, r6
 8008c0c:	f7ff ff1c 	bl	8008a48 <__multiply>
 8008c10:	4680      	mov	r8, r0
 8008c12:	4639      	mov	r1, r7
 8008c14:	4630      	mov	r0, r6
 8008c16:	f7ff fe4b 	bl	80088b0 <_Bfree>
 8008c1a:	4647      	mov	r7, r8
 8008c1c:	106d      	asrs	r5, r5, #1
 8008c1e:	d00b      	beq.n	8008c38 <__pow5mult+0xa0>
 8008c20:	6820      	ldr	r0, [r4, #0]
 8008c22:	b938      	cbnz	r0, 8008c34 <__pow5mult+0x9c>
 8008c24:	4622      	mov	r2, r4
 8008c26:	4621      	mov	r1, r4
 8008c28:	4630      	mov	r0, r6
 8008c2a:	f7ff ff0d 	bl	8008a48 <__multiply>
 8008c2e:	6020      	str	r0, [r4, #0]
 8008c30:	f8c0 9000 	str.w	r9, [r0]
 8008c34:	4604      	mov	r4, r0
 8008c36:	e7e4      	b.n	8008c02 <__pow5mult+0x6a>
 8008c38:	4638      	mov	r0, r7
 8008c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c3e:	bf00      	nop
 8008c40:	0800a368 	.word	0x0800a368
 8008c44:	0800a137 	.word	0x0800a137
 8008c48:	0800a21c 	.word	0x0800a21c

08008c4c <__lshift>:
 8008c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c50:	460c      	mov	r4, r1
 8008c52:	4607      	mov	r7, r0
 8008c54:	4691      	mov	r9, r2
 8008c56:	6923      	ldr	r3, [r4, #16]
 8008c58:	6849      	ldr	r1, [r1, #4]
 8008c5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c5e:	68a3      	ldr	r3, [r4, #8]
 8008c60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c64:	f108 0601 	add.w	r6, r8, #1
 8008c68:	42b3      	cmp	r3, r6
 8008c6a:	db0b      	blt.n	8008c84 <__lshift+0x38>
 8008c6c:	4638      	mov	r0, r7
 8008c6e:	f7ff fddf 	bl	8008830 <_Balloc>
 8008c72:	4605      	mov	r5, r0
 8008c74:	b948      	cbnz	r0, 8008c8a <__lshift+0x3e>
 8008c76:	4602      	mov	r2, r0
 8008c78:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008c7c:	4b29      	ldr	r3, [pc, #164]	; (8008d24 <__lshift+0xd8>)
 8008c7e:	482a      	ldr	r0, [pc, #168]	; (8008d28 <__lshift+0xdc>)
 8008c80:	f000 ffa6 	bl	8009bd0 <__assert_func>
 8008c84:	3101      	adds	r1, #1
 8008c86:	005b      	lsls	r3, r3, #1
 8008c88:	e7ee      	b.n	8008c68 <__lshift+0x1c>
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	f100 0114 	add.w	r1, r0, #20
 8008c90:	f100 0210 	add.w	r2, r0, #16
 8008c94:	4618      	mov	r0, r3
 8008c96:	4553      	cmp	r3, sl
 8008c98:	db37      	blt.n	8008d0a <__lshift+0xbe>
 8008c9a:	6920      	ldr	r0, [r4, #16]
 8008c9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ca0:	f104 0314 	add.w	r3, r4, #20
 8008ca4:	f019 091f 	ands.w	r9, r9, #31
 8008ca8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008cb0:	d02f      	beq.n	8008d12 <__lshift+0xc6>
 8008cb2:	468a      	mov	sl, r1
 8008cb4:	f04f 0c00 	mov.w	ip, #0
 8008cb8:	f1c9 0e20 	rsb	lr, r9, #32
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	fa02 f209 	lsl.w	r2, r2, r9
 8008cc2:	ea42 020c 	orr.w	r2, r2, ip
 8008cc6:	f84a 2b04 	str.w	r2, [sl], #4
 8008cca:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cce:	4298      	cmp	r0, r3
 8008cd0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008cd4:	d8f2      	bhi.n	8008cbc <__lshift+0x70>
 8008cd6:	1b03      	subs	r3, r0, r4
 8008cd8:	3b15      	subs	r3, #21
 8008cda:	f023 0303 	bic.w	r3, r3, #3
 8008cde:	3304      	adds	r3, #4
 8008ce0:	f104 0215 	add.w	r2, r4, #21
 8008ce4:	4290      	cmp	r0, r2
 8008ce6:	bf38      	it	cc
 8008ce8:	2304      	movcc	r3, #4
 8008cea:	f841 c003 	str.w	ip, [r1, r3]
 8008cee:	f1bc 0f00 	cmp.w	ip, #0
 8008cf2:	d001      	beq.n	8008cf8 <__lshift+0xac>
 8008cf4:	f108 0602 	add.w	r6, r8, #2
 8008cf8:	3e01      	subs	r6, #1
 8008cfa:	4638      	mov	r0, r7
 8008cfc:	4621      	mov	r1, r4
 8008cfe:	612e      	str	r6, [r5, #16]
 8008d00:	f7ff fdd6 	bl	80088b0 <_Bfree>
 8008d04:	4628      	mov	r0, r5
 8008d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d0e:	3301      	adds	r3, #1
 8008d10:	e7c1      	b.n	8008c96 <__lshift+0x4a>
 8008d12:	3904      	subs	r1, #4
 8008d14:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d18:	4298      	cmp	r0, r3
 8008d1a:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d1e:	d8f9      	bhi.n	8008d14 <__lshift+0xc8>
 8008d20:	e7ea      	b.n	8008cf8 <__lshift+0xac>
 8008d22:	bf00      	nop
 8008d24:	0800a1a9 	.word	0x0800a1a9
 8008d28:	0800a21c 	.word	0x0800a21c

08008d2c <__mcmp>:
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	690a      	ldr	r2, [r1, #16]
 8008d30:	6900      	ldr	r0, [r0, #16]
 8008d32:	b530      	push	{r4, r5, lr}
 8008d34:	1a80      	subs	r0, r0, r2
 8008d36:	d10d      	bne.n	8008d54 <__mcmp+0x28>
 8008d38:	3314      	adds	r3, #20
 8008d3a:	3114      	adds	r1, #20
 8008d3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d4c:	4295      	cmp	r5, r2
 8008d4e:	d002      	beq.n	8008d56 <__mcmp+0x2a>
 8008d50:	d304      	bcc.n	8008d5c <__mcmp+0x30>
 8008d52:	2001      	movs	r0, #1
 8008d54:	bd30      	pop	{r4, r5, pc}
 8008d56:	42a3      	cmp	r3, r4
 8008d58:	d3f4      	bcc.n	8008d44 <__mcmp+0x18>
 8008d5a:	e7fb      	b.n	8008d54 <__mcmp+0x28>
 8008d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d60:	e7f8      	b.n	8008d54 <__mcmp+0x28>
	...

08008d64 <__mdiff>:
 8008d64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d68:	460d      	mov	r5, r1
 8008d6a:	4607      	mov	r7, r0
 8008d6c:	4611      	mov	r1, r2
 8008d6e:	4628      	mov	r0, r5
 8008d70:	4614      	mov	r4, r2
 8008d72:	f7ff ffdb 	bl	8008d2c <__mcmp>
 8008d76:	1e06      	subs	r6, r0, #0
 8008d78:	d111      	bne.n	8008d9e <__mdiff+0x3a>
 8008d7a:	4631      	mov	r1, r6
 8008d7c:	4638      	mov	r0, r7
 8008d7e:	f7ff fd57 	bl	8008830 <_Balloc>
 8008d82:	4602      	mov	r2, r0
 8008d84:	b928      	cbnz	r0, 8008d92 <__mdiff+0x2e>
 8008d86:	f240 2132 	movw	r1, #562	; 0x232
 8008d8a:	4b3a      	ldr	r3, [pc, #232]	; (8008e74 <__mdiff+0x110>)
 8008d8c:	483a      	ldr	r0, [pc, #232]	; (8008e78 <__mdiff+0x114>)
 8008d8e:	f000 ff1f 	bl	8009bd0 <__assert_func>
 8008d92:	2301      	movs	r3, #1
 8008d94:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008d98:	4610      	mov	r0, r2
 8008d9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d9e:	bfa4      	itt	ge
 8008da0:	4623      	movge	r3, r4
 8008da2:	462c      	movge	r4, r5
 8008da4:	4638      	mov	r0, r7
 8008da6:	6861      	ldr	r1, [r4, #4]
 8008da8:	bfa6      	itte	ge
 8008daa:	461d      	movge	r5, r3
 8008dac:	2600      	movge	r6, #0
 8008dae:	2601      	movlt	r6, #1
 8008db0:	f7ff fd3e 	bl	8008830 <_Balloc>
 8008db4:	4602      	mov	r2, r0
 8008db6:	b918      	cbnz	r0, 8008dc0 <__mdiff+0x5c>
 8008db8:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008dbc:	4b2d      	ldr	r3, [pc, #180]	; (8008e74 <__mdiff+0x110>)
 8008dbe:	e7e5      	b.n	8008d8c <__mdiff+0x28>
 8008dc0:	f102 0814 	add.w	r8, r2, #20
 8008dc4:	46c2      	mov	sl, r8
 8008dc6:	f04f 0c00 	mov.w	ip, #0
 8008dca:	6927      	ldr	r7, [r4, #16]
 8008dcc:	60c6      	str	r6, [r0, #12]
 8008dce:	692e      	ldr	r6, [r5, #16]
 8008dd0:	f104 0014 	add.w	r0, r4, #20
 8008dd4:	f105 0914 	add.w	r9, r5, #20
 8008dd8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008ddc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008de0:	3410      	adds	r4, #16
 8008de2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008de6:	f859 3b04 	ldr.w	r3, [r9], #4
 8008dea:	fa1f f18b 	uxth.w	r1, fp
 8008dee:	448c      	add	ip, r1
 8008df0:	b299      	uxth	r1, r3
 8008df2:	0c1b      	lsrs	r3, r3, #16
 8008df4:	ebac 0101 	sub.w	r1, ip, r1
 8008df8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008dfc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008e00:	b289      	uxth	r1, r1
 8008e02:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008e06:	454e      	cmp	r6, r9
 8008e08:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008e0c:	f84a 3b04 	str.w	r3, [sl], #4
 8008e10:	d8e7      	bhi.n	8008de2 <__mdiff+0x7e>
 8008e12:	1b73      	subs	r3, r6, r5
 8008e14:	3b15      	subs	r3, #21
 8008e16:	f023 0303 	bic.w	r3, r3, #3
 8008e1a:	3515      	adds	r5, #21
 8008e1c:	3304      	adds	r3, #4
 8008e1e:	42ae      	cmp	r6, r5
 8008e20:	bf38      	it	cc
 8008e22:	2304      	movcc	r3, #4
 8008e24:	4418      	add	r0, r3
 8008e26:	4443      	add	r3, r8
 8008e28:	461e      	mov	r6, r3
 8008e2a:	4605      	mov	r5, r0
 8008e2c:	4575      	cmp	r5, lr
 8008e2e:	d30e      	bcc.n	8008e4e <__mdiff+0xea>
 8008e30:	f10e 0103 	add.w	r1, lr, #3
 8008e34:	1a09      	subs	r1, r1, r0
 8008e36:	f021 0103 	bic.w	r1, r1, #3
 8008e3a:	3803      	subs	r0, #3
 8008e3c:	4586      	cmp	lr, r0
 8008e3e:	bf38      	it	cc
 8008e40:	2100      	movcc	r1, #0
 8008e42:	4419      	add	r1, r3
 8008e44:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008e48:	b18b      	cbz	r3, 8008e6e <__mdiff+0x10a>
 8008e4a:	6117      	str	r7, [r2, #16]
 8008e4c:	e7a4      	b.n	8008d98 <__mdiff+0x34>
 8008e4e:	f855 8b04 	ldr.w	r8, [r5], #4
 8008e52:	fa1f f188 	uxth.w	r1, r8
 8008e56:	4461      	add	r1, ip
 8008e58:	140c      	asrs	r4, r1, #16
 8008e5a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008e5e:	b289      	uxth	r1, r1
 8008e60:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008e64:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008e68:	f846 1b04 	str.w	r1, [r6], #4
 8008e6c:	e7de      	b.n	8008e2c <__mdiff+0xc8>
 8008e6e:	3f01      	subs	r7, #1
 8008e70:	e7e8      	b.n	8008e44 <__mdiff+0xe0>
 8008e72:	bf00      	nop
 8008e74:	0800a1a9 	.word	0x0800a1a9
 8008e78:	0800a21c 	.word	0x0800a21c

08008e7c <__d2b>:
 8008e7c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008e80:	2101      	movs	r1, #1
 8008e82:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008e86:	4690      	mov	r8, r2
 8008e88:	461d      	mov	r5, r3
 8008e8a:	f7ff fcd1 	bl	8008830 <_Balloc>
 8008e8e:	4604      	mov	r4, r0
 8008e90:	b930      	cbnz	r0, 8008ea0 <__d2b+0x24>
 8008e92:	4602      	mov	r2, r0
 8008e94:	f240 310a 	movw	r1, #778	; 0x30a
 8008e98:	4b24      	ldr	r3, [pc, #144]	; (8008f2c <__d2b+0xb0>)
 8008e9a:	4825      	ldr	r0, [pc, #148]	; (8008f30 <__d2b+0xb4>)
 8008e9c:	f000 fe98 	bl	8009bd0 <__assert_func>
 8008ea0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008ea4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008ea8:	bb2d      	cbnz	r5, 8008ef6 <__d2b+0x7a>
 8008eaa:	9301      	str	r3, [sp, #4]
 8008eac:	f1b8 0300 	subs.w	r3, r8, #0
 8008eb0:	d026      	beq.n	8008f00 <__d2b+0x84>
 8008eb2:	4668      	mov	r0, sp
 8008eb4:	9300      	str	r3, [sp, #0]
 8008eb6:	f7ff fd83 	bl	80089c0 <__lo0bits>
 8008eba:	9900      	ldr	r1, [sp, #0]
 8008ebc:	b1f0      	cbz	r0, 8008efc <__d2b+0x80>
 8008ebe:	9a01      	ldr	r2, [sp, #4]
 8008ec0:	f1c0 0320 	rsb	r3, r0, #32
 8008ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ec8:	430b      	orrs	r3, r1
 8008eca:	40c2      	lsrs	r2, r0
 8008ecc:	6163      	str	r3, [r4, #20]
 8008ece:	9201      	str	r2, [sp, #4]
 8008ed0:	9b01      	ldr	r3, [sp, #4]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	bf14      	ite	ne
 8008ed6:	2102      	movne	r1, #2
 8008ed8:	2101      	moveq	r1, #1
 8008eda:	61a3      	str	r3, [r4, #24]
 8008edc:	6121      	str	r1, [r4, #16]
 8008ede:	b1c5      	cbz	r5, 8008f12 <__d2b+0x96>
 8008ee0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008ee4:	4405      	add	r5, r0
 8008ee6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008eea:	603d      	str	r5, [r7, #0]
 8008eec:	6030      	str	r0, [r6, #0]
 8008eee:	4620      	mov	r0, r4
 8008ef0:	b002      	add	sp, #8
 8008ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ef6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008efa:	e7d6      	b.n	8008eaa <__d2b+0x2e>
 8008efc:	6161      	str	r1, [r4, #20]
 8008efe:	e7e7      	b.n	8008ed0 <__d2b+0x54>
 8008f00:	a801      	add	r0, sp, #4
 8008f02:	f7ff fd5d 	bl	80089c0 <__lo0bits>
 8008f06:	2101      	movs	r1, #1
 8008f08:	9b01      	ldr	r3, [sp, #4]
 8008f0a:	6121      	str	r1, [r4, #16]
 8008f0c:	6163      	str	r3, [r4, #20]
 8008f0e:	3020      	adds	r0, #32
 8008f10:	e7e5      	b.n	8008ede <__d2b+0x62>
 8008f12:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008f16:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008f1a:	6038      	str	r0, [r7, #0]
 8008f1c:	6918      	ldr	r0, [r3, #16]
 8008f1e:	f7ff fd2f 	bl	8008980 <__hi0bits>
 8008f22:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008f26:	6031      	str	r1, [r6, #0]
 8008f28:	e7e1      	b.n	8008eee <__d2b+0x72>
 8008f2a:	bf00      	nop
 8008f2c:	0800a1a9 	.word	0x0800a1a9
 8008f30:	0800a21c 	.word	0x0800a21c

08008f34 <_calloc_r>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	fba1 5402 	umull	r5, r4, r1, r2
 8008f3a:	b934      	cbnz	r4, 8008f4a <_calloc_r+0x16>
 8008f3c:	4629      	mov	r1, r5
 8008f3e:	f7fd fcd5 	bl	80068ec <_malloc_r>
 8008f42:	4606      	mov	r6, r0
 8008f44:	b928      	cbnz	r0, 8008f52 <_calloc_r+0x1e>
 8008f46:	4630      	mov	r0, r6
 8008f48:	bd70      	pop	{r4, r5, r6, pc}
 8008f4a:	220c      	movs	r2, #12
 8008f4c:	2600      	movs	r6, #0
 8008f4e:	6002      	str	r2, [r0, #0]
 8008f50:	e7f9      	b.n	8008f46 <_calloc_r+0x12>
 8008f52:	462a      	mov	r2, r5
 8008f54:	4621      	mov	r1, r4
 8008f56:	f7fd fc59 	bl	800680c <memset>
 8008f5a:	e7f4      	b.n	8008f46 <_calloc_r+0x12>

08008f5c <_sungetc_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	1c4b      	adds	r3, r1, #1
 8008f60:	4614      	mov	r4, r2
 8008f62:	d103      	bne.n	8008f6c <_sungetc_r+0x10>
 8008f64:	f04f 35ff 	mov.w	r5, #4294967295
 8008f68:	4628      	mov	r0, r5
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	8993      	ldrh	r3, [r2, #12]
 8008f6e:	b2cd      	uxtb	r5, r1
 8008f70:	f023 0320 	bic.w	r3, r3, #32
 8008f74:	8193      	strh	r3, [r2, #12]
 8008f76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f78:	6852      	ldr	r2, [r2, #4]
 8008f7a:	b18b      	cbz	r3, 8008fa0 <_sungetc_r+0x44>
 8008f7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	dd08      	ble.n	8008f94 <_sungetc_r+0x38>
 8008f82:	6823      	ldr	r3, [r4, #0]
 8008f84:	1e5a      	subs	r2, r3, #1
 8008f86:	6022      	str	r2, [r4, #0]
 8008f88:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008f8c:	6863      	ldr	r3, [r4, #4]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	6063      	str	r3, [r4, #4]
 8008f92:	e7e9      	b.n	8008f68 <_sungetc_r+0xc>
 8008f94:	4621      	mov	r1, r4
 8008f96:	f000 fde3 	bl	8009b60 <__submore>
 8008f9a:	2800      	cmp	r0, #0
 8008f9c:	d0f1      	beq.n	8008f82 <_sungetc_r+0x26>
 8008f9e:	e7e1      	b.n	8008f64 <_sungetc_r+0x8>
 8008fa0:	6921      	ldr	r1, [r4, #16]
 8008fa2:	6823      	ldr	r3, [r4, #0]
 8008fa4:	b151      	cbz	r1, 8008fbc <_sungetc_r+0x60>
 8008fa6:	4299      	cmp	r1, r3
 8008fa8:	d208      	bcs.n	8008fbc <_sungetc_r+0x60>
 8008faa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008fae:	42a9      	cmp	r1, r5
 8008fb0:	d104      	bne.n	8008fbc <_sungetc_r+0x60>
 8008fb2:	3b01      	subs	r3, #1
 8008fb4:	3201      	adds	r2, #1
 8008fb6:	6023      	str	r3, [r4, #0]
 8008fb8:	6062      	str	r2, [r4, #4]
 8008fba:	e7d5      	b.n	8008f68 <_sungetc_r+0xc>
 8008fbc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008fc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fc4:	6363      	str	r3, [r4, #52]	; 0x34
 8008fc6:	2303      	movs	r3, #3
 8008fc8:	63a3      	str	r3, [r4, #56]	; 0x38
 8008fca:	4623      	mov	r3, r4
 8008fcc:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e7dc      	b.n	8008f90 <_sungetc_r+0x34>

08008fd6 <__ssrefill_r>:
 8008fd6:	b510      	push	{r4, lr}
 8008fd8:	460c      	mov	r4, r1
 8008fda:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008fdc:	b169      	cbz	r1, 8008ffa <__ssrefill_r+0x24>
 8008fde:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fe2:	4299      	cmp	r1, r3
 8008fe4:	d001      	beq.n	8008fea <__ssrefill_r+0x14>
 8008fe6:	f7fd fc19 	bl	800681c <_free_r>
 8008fea:	2000      	movs	r0, #0
 8008fec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008fee:	6360      	str	r0, [r4, #52]	; 0x34
 8008ff0:	6063      	str	r3, [r4, #4]
 8008ff2:	b113      	cbz	r3, 8008ffa <__ssrefill_r+0x24>
 8008ff4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008ff6:	6023      	str	r3, [r4, #0]
 8008ff8:	bd10      	pop	{r4, pc}
 8008ffa:	6923      	ldr	r3, [r4, #16]
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	6023      	str	r3, [r4, #0]
 8009002:	2300      	movs	r3, #0
 8009004:	6063      	str	r3, [r4, #4]
 8009006:	89a3      	ldrh	r3, [r4, #12]
 8009008:	f043 0320 	orr.w	r3, r3, #32
 800900c:	81a3      	strh	r3, [r4, #12]
 800900e:	e7f3      	b.n	8008ff8 <__ssrefill_r+0x22>

08009010 <__ssvfiscanf_r>:
 8009010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009014:	460c      	mov	r4, r1
 8009016:	2100      	movs	r1, #0
 8009018:	4606      	mov	r6, r0
 800901a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800901e:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009022:	49a7      	ldr	r1, [pc, #668]	; (80092c0 <__ssvfiscanf_r+0x2b0>)
 8009024:	f10d 0804 	add.w	r8, sp, #4
 8009028:	91a0      	str	r1, [sp, #640]	; 0x280
 800902a:	49a6      	ldr	r1, [pc, #664]	; (80092c4 <__ssvfiscanf_r+0x2b4>)
 800902c:	4fa6      	ldr	r7, [pc, #664]	; (80092c8 <__ssvfiscanf_r+0x2b8>)
 800902e:	f8df 929c 	ldr.w	r9, [pc, #668]	; 80092cc <__ssvfiscanf_r+0x2bc>
 8009032:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009036:	91a1      	str	r1, [sp, #644]	; 0x284
 8009038:	9300      	str	r3, [sp, #0]
 800903a:	7813      	ldrb	r3, [r2, #0]
 800903c:	2b00      	cmp	r3, #0
 800903e:	f000 815c 	beq.w	80092fa <__ssvfiscanf_r+0x2ea>
 8009042:	5dd9      	ldrb	r1, [r3, r7]
 8009044:	1c55      	adds	r5, r2, #1
 8009046:	f011 0108 	ands.w	r1, r1, #8
 800904a:	d019      	beq.n	8009080 <__ssvfiscanf_r+0x70>
 800904c:	6863      	ldr	r3, [r4, #4]
 800904e:	2b00      	cmp	r3, #0
 8009050:	dd0f      	ble.n	8009072 <__ssvfiscanf_r+0x62>
 8009052:	6823      	ldr	r3, [r4, #0]
 8009054:	781a      	ldrb	r2, [r3, #0]
 8009056:	5cba      	ldrb	r2, [r7, r2]
 8009058:	0712      	lsls	r2, r2, #28
 800905a:	d401      	bmi.n	8009060 <__ssvfiscanf_r+0x50>
 800905c:	462a      	mov	r2, r5
 800905e:	e7ec      	b.n	800903a <__ssvfiscanf_r+0x2a>
 8009060:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009062:	3301      	adds	r3, #1
 8009064:	3201      	adds	r2, #1
 8009066:	9245      	str	r2, [sp, #276]	; 0x114
 8009068:	6862      	ldr	r2, [r4, #4]
 800906a:	6023      	str	r3, [r4, #0]
 800906c:	3a01      	subs	r2, #1
 800906e:	6062      	str	r2, [r4, #4]
 8009070:	e7ec      	b.n	800904c <__ssvfiscanf_r+0x3c>
 8009072:	4621      	mov	r1, r4
 8009074:	4630      	mov	r0, r6
 8009076:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009078:	4798      	blx	r3
 800907a:	2800      	cmp	r0, #0
 800907c:	d0e9      	beq.n	8009052 <__ssvfiscanf_r+0x42>
 800907e:	e7ed      	b.n	800905c <__ssvfiscanf_r+0x4c>
 8009080:	2b25      	cmp	r3, #37	; 0x25
 8009082:	d012      	beq.n	80090aa <__ssvfiscanf_r+0x9a>
 8009084:	469a      	mov	sl, r3
 8009086:	6863      	ldr	r3, [r4, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	f340 8094 	ble.w	80091b6 <__ssvfiscanf_r+0x1a6>
 800908e:	6822      	ldr	r2, [r4, #0]
 8009090:	7813      	ldrb	r3, [r2, #0]
 8009092:	4553      	cmp	r3, sl
 8009094:	f040 8131 	bne.w	80092fa <__ssvfiscanf_r+0x2ea>
 8009098:	6863      	ldr	r3, [r4, #4]
 800909a:	3201      	adds	r2, #1
 800909c:	3b01      	subs	r3, #1
 800909e:	6063      	str	r3, [r4, #4]
 80090a0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80090a2:	6022      	str	r2, [r4, #0]
 80090a4:	3301      	adds	r3, #1
 80090a6:	9345      	str	r3, [sp, #276]	; 0x114
 80090a8:	e7d8      	b.n	800905c <__ssvfiscanf_r+0x4c>
 80090aa:	9141      	str	r1, [sp, #260]	; 0x104
 80090ac:	9143      	str	r1, [sp, #268]	; 0x10c
 80090ae:	7853      	ldrb	r3, [r2, #1]
 80090b0:	2b2a      	cmp	r3, #42	; 0x2a
 80090b2:	bf04      	itt	eq
 80090b4:	2310      	moveq	r3, #16
 80090b6:	1c95      	addeq	r5, r2, #2
 80090b8:	f04f 020a 	mov.w	r2, #10
 80090bc:	bf08      	it	eq
 80090be:	9341      	streq	r3, [sp, #260]	; 0x104
 80090c0:	46aa      	mov	sl, r5
 80090c2:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80090c6:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80090ca:	2b09      	cmp	r3, #9
 80090cc:	d91d      	bls.n	800910a <__ssvfiscanf_r+0xfa>
 80090ce:	2203      	movs	r2, #3
 80090d0:	487e      	ldr	r0, [pc, #504]	; (80092cc <__ssvfiscanf_r+0x2bc>)
 80090d2:	f7ff fb93 	bl	80087fc <memchr>
 80090d6:	b140      	cbz	r0, 80090ea <__ssvfiscanf_r+0xda>
 80090d8:	2301      	movs	r3, #1
 80090da:	4655      	mov	r5, sl
 80090dc:	eba0 0009 	sub.w	r0, r0, r9
 80090e0:	fa03 f000 	lsl.w	r0, r3, r0
 80090e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80090e6:	4318      	orrs	r0, r3
 80090e8:	9041      	str	r0, [sp, #260]	; 0x104
 80090ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80090ee:	2b78      	cmp	r3, #120	; 0x78
 80090f0:	d806      	bhi.n	8009100 <__ssvfiscanf_r+0xf0>
 80090f2:	2b57      	cmp	r3, #87	; 0x57
 80090f4:	d810      	bhi.n	8009118 <__ssvfiscanf_r+0x108>
 80090f6:	2b25      	cmp	r3, #37	; 0x25
 80090f8:	d0c4      	beq.n	8009084 <__ssvfiscanf_r+0x74>
 80090fa:	d857      	bhi.n	80091ac <__ssvfiscanf_r+0x19c>
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d065      	beq.n	80091cc <__ssvfiscanf_r+0x1bc>
 8009100:	2303      	movs	r3, #3
 8009102:	9347      	str	r3, [sp, #284]	; 0x11c
 8009104:	230a      	movs	r3, #10
 8009106:	9342      	str	r3, [sp, #264]	; 0x108
 8009108:	e072      	b.n	80091f0 <__ssvfiscanf_r+0x1e0>
 800910a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800910c:	4655      	mov	r5, sl
 800910e:	fb02 1103 	mla	r1, r2, r3, r1
 8009112:	3930      	subs	r1, #48	; 0x30
 8009114:	9143      	str	r1, [sp, #268]	; 0x10c
 8009116:	e7d3      	b.n	80090c0 <__ssvfiscanf_r+0xb0>
 8009118:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800911c:	2a20      	cmp	r2, #32
 800911e:	d8ef      	bhi.n	8009100 <__ssvfiscanf_r+0xf0>
 8009120:	a101      	add	r1, pc, #4	; (adr r1, 8009128 <__ssvfiscanf_r+0x118>)
 8009122:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009126:	bf00      	nop
 8009128:	080091db 	.word	0x080091db
 800912c:	08009101 	.word	0x08009101
 8009130:	08009101 	.word	0x08009101
 8009134:	08009239 	.word	0x08009239
 8009138:	08009101 	.word	0x08009101
 800913c:	08009101 	.word	0x08009101
 8009140:	08009101 	.word	0x08009101
 8009144:	08009101 	.word	0x08009101
 8009148:	08009101 	.word	0x08009101
 800914c:	08009101 	.word	0x08009101
 8009150:	08009101 	.word	0x08009101
 8009154:	0800924f 	.word	0x0800924f
 8009158:	08009225 	.word	0x08009225
 800915c:	080091b3 	.word	0x080091b3
 8009160:	080091b3 	.word	0x080091b3
 8009164:	080091b3 	.word	0x080091b3
 8009168:	08009101 	.word	0x08009101
 800916c:	08009229 	.word	0x08009229
 8009170:	08009101 	.word	0x08009101
 8009174:	08009101 	.word	0x08009101
 8009178:	08009101 	.word	0x08009101
 800917c:	08009101 	.word	0x08009101
 8009180:	0800925f 	.word	0x0800925f
 8009184:	08009231 	.word	0x08009231
 8009188:	080091d3 	.word	0x080091d3
 800918c:	08009101 	.word	0x08009101
 8009190:	08009101 	.word	0x08009101
 8009194:	0800925b 	.word	0x0800925b
 8009198:	08009101 	.word	0x08009101
 800919c:	08009225 	.word	0x08009225
 80091a0:	08009101 	.word	0x08009101
 80091a4:	08009101 	.word	0x08009101
 80091a8:	080091db 	.word	0x080091db
 80091ac:	3b45      	subs	r3, #69	; 0x45
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d8a6      	bhi.n	8009100 <__ssvfiscanf_r+0xf0>
 80091b2:	2305      	movs	r3, #5
 80091b4:	e01b      	b.n	80091ee <__ssvfiscanf_r+0x1de>
 80091b6:	4621      	mov	r1, r4
 80091b8:	4630      	mov	r0, r6
 80091ba:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80091bc:	4798      	blx	r3
 80091be:	2800      	cmp	r0, #0
 80091c0:	f43f af65 	beq.w	800908e <__ssvfiscanf_r+0x7e>
 80091c4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80091c6:	2800      	cmp	r0, #0
 80091c8:	f040 808d 	bne.w	80092e6 <__ssvfiscanf_r+0x2d6>
 80091cc:	f04f 30ff 	mov.w	r0, #4294967295
 80091d0:	e08f      	b.n	80092f2 <__ssvfiscanf_r+0x2e2>
 80091d2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80091d4:	f042 0220 	orr.w	r2, r2, #32
 80091d8:	9241      	str	r2, [sp, #260]	; 0x104
 80091da:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80091dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091e0:	9241      	str	r2, [sp, #260]	; 0x104
 80091e2:	2210      	movs	r2, #16
 80091e4:	2b6f      	cmp	r3, #111	; 0x6f
 80091e6:	bf34      	ite	cc
 80091e8:	2303      	movcc	r3, #3
 80091ea:	2304      	movcs	r3, #4
 80091ec:	9242      	str	r2, [sp, #264]	; 0x108
 80091ee:	9347      	str	r3, [sp, #284]	; 0x11c
 80091f0:	6863      	ldr	r3, [r4, #4]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	dd42      	ble.n	800927c <__ssvfiscanf_r+0x26c>
 80091f6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80091f8:	0659      	lsls	r1, r3, #25
 80091fa:	d404      	bmi.n	8009206 <__ssvfiscanf_r+0x1f6>
 80091fc:	6823      	ldr	r3, [r4, #0]
 80091fe:	781a      	ldrb	r2, [r3, #0]
 8009200:	5cba      	ldrb	r2, [r7, r2]
 8009202:	0712      	lsls	r2, r2, #28
 8009204:	d441      	bmi.n	800928a <__ssvfiscanf_r+0x27a>
 8009206:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009208:	2b02      	cmp	r3, #2
 800920a:	dc50      	bgt.n	80092ae <__ssvfiscanf_r+0x29e>
 800920c:	466b      	mov	r3, sp
 800920e:	4622      	mov	r2, r4
 8009210:	4630      	mov	r0, r6
 8009212:	a941      	add	r1, sp, #260	; 0x104
 8009214:	f000 f9ce 	bl	80095b4 <_scanf_chars>
 8009218:	2801      	cmp	r0, #1
 800921a:	d06e      	beq.n	80092fa <__ssvfiscanf_r+0x2ea>
 800921c:	2802      	cmp	r0, #2
 800921e:	f47f af1d 	bne.w	800905c <__ssvfiscanf_r+0x4c>
 8009222:	e7cf      	b.n	80091c4 <__ssvfiscanf_r+0x1b4>
 8009224:	220a      	movs	r2, #10
 8009226:	e7dd      	b.n	80091e4 <__ssvfiscanf_r+0x1d4>
 8009228:	2300      	movs	r3, #0
 800922a:	9342      	str	r3, [sp, #264]	; 0x108
 800922c:	2303      	movs	r3, #3
 800922e:	e7de      	b.n	80091ee <__ssvfiscanf_r+0x1de>
 8009230:	2308      	movs	r3, #8
 8009232:	9342      	str	r3, [sp, #264]	; 0x108
 8009234:	2304      	movs	r3, #4
 8009236:	e7da      	b.n	80091ee <__ssvfiscanf_r+0x1de>
 8009238:	4629      	mov	r1, r5
 800923a:	4640      	mov	r0, r8
 800923c:	f000 fb66 	bl	800990c <__sccl>
 8009240:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009242:	4605      	mov	r5, r0
 8009244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009248:	9341      	str	r3, [sp, #260]	; 0x104
 800924a:	2301      	movs	r3, #1
 800924c:	e7cf      	b.n	80091ee <__ssvfiscanf_r+0x1de>
 800924e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009254:	9341      	str	r3, [sp, #260]	; 0x104
 8009256:	2300      	movs	r3, #0
 8009258:	e7c9      	b.n	80091ee <__ssvfiscanf_r+0x1de>
 800925a:	2302      	movs	r3, #2
 800925c:	e7c7      	b.n	80091ee <__ssvfiscanf_r+0x1de>
 800925e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009260:	06c3      	lsls	r3, r0, #27
 8009262:	f53f aefb 	bmi.w	800905c <__ssvfiscanf_r+0x4c>
 8009266:	9b00      	ldr	r3, [sp, #0]
 8009268:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800926a:	1d19      	adds	r1, r3, #4
 800926c:	9100      	str	r1, [sp, #0]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f010 0f01 	tst.w	r0, #1
 8009274:	bf14      	ite	ne
 8009276:	801a      	strhne	r2, [r3, #0]
 8009278:	601a      	streq	r2, [r3, #0]
 800927a:	e6ef      	b.n	800905c <__ssvfiscanf_r+0x4c>
 800927c:	4621      	mov	r1, r4
 800927e:	4630      	mov	r0, r6
 8009280:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009282:	4798      	blx	r3
 8009284:	2800      	cmp	r0, #0
 8009286:	d0b6      	beq.n	80091f6 <__ssvfiscanf_r+0x1e6>
 8009288:	e79c      	b.n	80091c4 <__ssvfiscanf_r+0x1b4>
 800928a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800928c:	3201      	adds	r2, #1
 800928e:	9245      	str	r2, [sp, #276]	; 0x114
 8009290:	6862      	ldr	r2, [r4, #4]
 8009292:	3a01      	subs	r2, #1
 8009294:	2a00      	cmp	r2, #0
 8009296:	6062      	str	r2, [r4, #4]
 8009298:	dd02      	ble.n	80092a0 <__ssvfiscanf_r+0x290>
 800929a:	3301      	adds	r3, #1
 800929c:	6023      	str	r3, [r4, #0]
 800929e:	e7ad      	b.n	80091fc <__ssvfiscanf_r+0x1ec>
 80092a0:	4621      	mov	r1, r4
 80092a2:	4630      	mov	r0, r6
 80092a4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80092a6:	4798      	blx	r3
 80092a8:	2800      	cmp	r0, #0
 80092aa:	d0a7      	beq.n	80091fc <__ssvfiscanf_r+0x1ec>
 80092ac:	e78a      	b.n	80091c4 <__ssvfiscanf_r+0x1b4>
 80092ae:	2b04      	cmp	r3, #4
 80092b0:	dc0e      	bgt.n	80092d0 <__ssvfiscanf_r+0x2c0>
 80092b2:	466b      	mov	r3, sp
 80092b4:	4622      	mov	r2, r4
 80092b6:	4630      	mov	r0, r6
 80092b8:	a941      	add	r1, sp, #260	; 0x104
 80092ba:	f000 f9d5 	bl	8009668 <_scanf_i>
 80092be:	e7ab      	b.n	8009218 <__ssvfiscanf_r+0x208>
 80092c0:	08008f5d 	.word	0x08008f5d
 80092c4:	08008fd7 	.word	0x08008fd7
 80092c8:	0800a3dd 	.word	0x0800a3dd
 80092cc:	0800a374 	.word	0x0800a374
 80092d0:	4b0b      	ldr	r3, [pc, #44]	; (8009300 <__ssvfiscanf_r+0x2f0>)
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f43f aec2 	beq.w	800905c <__ssvfiscanf_r+0x4c>
 80092d8:	466b      	mov	r3, sp
 80092da:	4622      	mov	r2, r4
 80092dc:	4630      	mov	r0, r6
 80092de:	a941      	add	r1, sp, #260	; 0x104
 80092e0:	f3af 8000 	nop.w
 80092e4:	e798      	b.n	8009218 <__ssvfiscanf_r+0x208>
 80092e6:	89a3      	ldrh	r3, [r4, #12]
 80092e8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80092ec:	bf18      	it	ne
 80092ee:	f04f 30ff 	movne.w	r0, #4294967295
 80092f2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80092f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092fa:	9844      	ldr	r0, [sp, #272]	; 0x110
 80092fc:	e7f9      	b.n	80092f2 <__ssvfiscanf_r+0x2e2>
 80092fe:	bf00      	nop
 8009300:	00000000 	.word	0x00000000

08009304 <__sfputc_r>:
 8009304:	6893      	ldr	r3, [r2, #8]
 8009306:	b410      	push	{r4}
 8009308:	3b01      	subs	r3, #1
 800930a:	2b00      	cmp	r3, #0
 800930c:	6093      	str	r3, [r2, #8]
 800930e:	da07      	bge.n	8009320 <__sfputc_r+0x1c>
 8009310:	6994      	ldr	r4, [r2, #24]
 8009312:	42a3      	cmp	r3, r4
 8009314:	db01      	blt.n	800931a <__sfputc_r+0x16>
 8009316:	290a      	cmp	r1, #10
 8009318:	d102      	bne.n	8009320 <__sfputc_r+0x1c>
 800931a:	bc10      	pop	{r4}
 800931c:	f7fe b8dc 	b.w	80074d8 <__swbuf_r>
 8009320:	6813      	ldr	r3, [r2, #0]
 8009322:	1c58      	adds	r0, r3, #1
 8009324:	6010      	str	r0, [r2, #0]
 8009326:	7019      	strb	r1, [r3, #0]
 8009328:	4608      	mov	r0, r1
 800932a:	bc10      	pop	{r4}
 800932c:	4770      	bx	lr

0800932e <__sfputs_r>:
 800932e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009330:	4606      	mov	r6, r0
 8009332:	460f      	mov	r7, r1
 8009334:	4614      	mov	r4, r2
 8009336:	18d5      	adds	r5, r2, r3
 8009338:	42ac      	cmp	r4, r5
 800933a:	d101      	bne.n	8009340 <__sfputs_r+0x12>
 800933c:	2000      	movs	r0, #0
 800933e:	e007      	b.n	8009350 <__sfputs_r+0x22>
 8009340:	463a      	mov	r2, r7
 8009342:	4630      	mov	r0, r6
 8009344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009348:	f7ff ffdc 	bl	8009304 <__sfputc_r>
 800934c:	1c43      	adds	r3, r0, #1
 800934e:	d1f3      	bne.n	8009338 <__sfputs_r+0xa>
 8009350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009354 <_vfiprintf_r>:
 8009354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009358:	460d      	mov	r5, r1
 800935a:	4614      	mov	r4, r2
 800935c:	4698      	mov	r8, r3
 800935e:	4606      	mov	r6, r0
 8009360:	b09d      	sub	sp, #116	; 0x74
 8009362:	b118      	cbz	r0, 800936c <_vfiprintf_r+0x18>
 8009364:	6983      	ldr	r3, [r0, #24]
 8009366:	b90b      	cbnz	r3, 800936c <_vfiprintf_r+0x18>
 8009368:	f7ff f92a 	bl	80085c0 <__sinit>
 800936c:	4b89      	ldr	r3, [pc, #548]	; (8009594 <_vfiprintf_r+0x240>)
 800936e:	429d      	cmp	r5, r3
 8009370:	d11b      	bne.n	80093aa <_vfiprintf_r+0x56>
 8009372:	6875      	ldr	r5, [r6, #4]
 8009374:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009376:	07d9      	lsls	r1, r3, #31
 8009378:	d405      	bmi.n	8009386 <_vfiprintf_r+0x32>
 800937a:	89ab      	ldrh	r3, [r5, #12]
 800937c:	059a      	lsls	r2, r3, #22
 800937e:	d402      	bmi.n	8009386 <_vfiprintf_r+0x32>
 8009380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009382:	f7ff f9c0 	bl	8008706 <__retarget_lock_acquire_recursive>
 8009386:	89ab      	ldrh	r3, [r5, #12]
 8009388:	071b      	lsls	r3, r3, #28
 800938a:	d501      	bpl.n	8009390 <_vfiprintf_r+0x3c>
 800938c:	692b      	ldr	r3, [r5, #16]
 800938e:	b9eb      	cbnz	r3, 80093cc <_vfiprintf_r+0x78>
 8009390:	4629      	mov	r1, r5
 8009392:	4630      	mov	r0, r6
 8009394:	f7fe f904 	bl	80075a0 <__swsetup_r>
 8009398:	b1c0      	cbz	r0, 80093cc <_vfiprintf_r+0x78>
 800939a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800939c:	07dc      	lsls	r4, r3, #31
 800939e:	d50e      	bpl.n	80093be <_vfiprintf_r+0x6a>
 80093a0:	f04f 30ff 	mov.w	r0, #4294967295
 80093a4:	b01d      	add	sp, #116	; 0x74
 80093a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093aa:	4b7b      	ldr	r3, [pc, #492]	; (8009598 <_vfiprintf_r+0x244>)
 80093ac:	429d      	cmp	r5, r3
 80093ae:	d101      	bne.n	80093b4 <_vfiprintf_r+0x60>
 80093b0:	68b5      	ldr	r5, [r6, #8]
 80093b2:	e7df      	b.n	8009374 <_vfiprintf_r+0x20>
 80093b4:	4b79      	ldr	r3, [pc, #484]	; (800959c <_vfiprintf_r+0x248>)
 80093b6:	429d      	cmp	r5, r3
 80093b8:	bf08      	it	eq
 80093ba:	68f5      	ldreq	r5, [r6, #12]
 80093bc:	e7da      	b.n	8009374 <_vfiprintf_r+0x20>
 80093be:	89ab      	ldrh	r3, [r5, #12]
 80093c0:	0598      	lsls	r0, r3, #22
 80093c2:	d4ed      	bmi.n	80093a0 <_vfiprintf_r+0x4c>
 80093c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093c6:	f7ff f99f 	bl	8008708 <__retarget_lock_release_recursive>
 80093ca:	e7e9      	b.n	80093a0 <_vfiprintf_r+0x4c>
 80093cc:	2300      	movs	r3, #0
 80093ce:	9309      	str	r3, [sp, #36]	; 0x24
 80093d0:	2320      	movs	r3, #32
 80093d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093d6:	2330      	movs	r3, #48	; 0x30
 80093d8:	f04f 0901 	mov.w	r9, #1
 80093dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80093e0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80095a0 <_vfiprintf_r+0x24c>
 80093e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093e8:	4623      	mov	r3, r4
 80093ea:	469a      	mov	sl, r3
 80093ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093f0:	b10a      	cbz	r2, 80093f6 <_vfiprintf_r+0xa2>
 80093f2:	2a25      	cmp	r2, #37	; 0x25
 80093f4:	d1f9      	bne.n	80093ea <_vfiprintf_r+0x96>
 80093f6:	ebba 0b04 	subs.w	fp, sl, r4
 80093fa:	d00b      	beq.n	8009414 <_vfiprintf_r+0xc0>
 80093fc:	465b      	mov	r3, fp
 80093fe:	4622      	mov	r2, r4
 8009400:	4629      	mov	r1, r5
 8009402:	4630      	mov	r0, r6
 8009404:	f7ff ff93 	bl	800932e <__sfputs_r>
 8009408:	3001      	adds	r0, #1
 800940a:	f000 80aa 	beq.w	8009562 <_vfiprintf_r+0x20e>
 800940e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009410:	445a      	add	r2, fp
 8009412:	9209      	str	r2, [sp, #36]	; 0x24
 8009414:	f89a 3000 	ldrb.w	r3, [sl]
 8009418:	2b00      	cmp	r3, #0
 800941a:	f000 80a2 	beq.w	8009562 <_vfiprintf_r+0x20e>
 800941e:	2300      	movs	r3, #0
 8009420:	f04f 32ff 	mov.w	r2, #4294967295
 8009424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009428:	f10a 0a01 	add.w	sl, sl, #1
 800942c:	9304      	str	r3, [sp, #16]
 800942e:	9307      	str	r3, [sp, #28]
 8009430:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009434:	931a      	str	r3, [sp, #104]	; 0x68
 8009436:	4654      	mov	r4, sl
 8009438:	2205      	movs	r2, #5
 800943a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800943e:	4858      	ldr	r0, [pc, #352]	; (80095a0 <_vfiprintf_r+0x24c>)
 8009440:	f7ff f9dc 	bl	80087fc <memchr>
 8009444:	9a04      	ldr	r2, [sp, #16]
 8009446:	b9d8      	cbnz	r0, 8009480 <_vfiprintf_r+0x12c>
 8009448:	06d1      	lsls	r1, r2, #27
 800944a:	bf44      	itt	mi
 800944c:	2320      	movmi	r3, #32
 800944e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009452:	0713      	lsls	r3, r2, #28
 8009454:	bf44      	itt	mi
 8009456:	232b      	movmi	r3, #43	; 0x2b
 8009458:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800945c:	f89a 3000 	ldrb.w	r3, [sl]
 8009460:	2b2a      	cmp	r3, #42	; 0x2a
 8009462:	d015      	beq.n	8009490 <_vfiprintf_r+0x13c>
 8009464:	4654      	mov	r4, sl
 8009466:	2000      	movs	r0, #0
 8009468:	f04f 0c0a 	mov.w	ip, #10
 800946c:	9a07      	ldr	r2, [sp, #28]
 800946e:	4621      	mov	r1, r4
 8009470:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009474:	3b30      	subs	r3, #48	; 0x30
 8009476:	2b09      	cmp	r3, #9
 8009478:	d94e      	bls.n	8009518 <_vfiprintf_r+0x1c4>
 800947a:	b1b0      	cbz	r0, 80094aa <_vfiprintf_r+0x156>
 800947c:	9207      	str	r2, [sp, #28]
 800947e:	e014      	b.n	80094aa <_vfiprintf_r+0x156>
 8009480:	eba0 0308 	sub.w	r3, r0, r8
 8009484:	fa09 f303 	lsl.w	r3, r9, r3
 8009488:	4313      	orrs	r3, r2
 800948a:	46a2      	mov	sl, r4
 800948c:	9304      	str	r3, [sp, #16]
 800948e:	e7d2      	b.n	8009436 <_vfiprintf_r+0xe2>
 8009490:	9b03      	ldr	r3, [sp, #12]
 8009492:	1d19      	adds	r1, r3, #4
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	9103      	str	r1, [sp, #12]
 8009498:	2b00      	cmp	r3, #0
 800949a:	bfbb      	ittet	lt
 800949c:	425b      	neglt	r3, r3
 800949e:	f042 0202 	orrlt.w	r2, r2, #2
 80094a2:	9307      	strge	r3, [sp, #28]
 80094a4:	9307      	strlt	r3, [sp, #28]
 80094a6:	bfb8      	it	lt
 80094a8:	9204      	strlt	r2, [sp, #16]
 80094aa:	7823      	ldrb	r3, [r4, #0]
 80094ac:	2b2e      	cmp	r3, #46	; 0x2e
 80094ae:	d10c      	bne.n	80094ca <_vfiprintf_r+0x176>
 80094b0:	7863      	ldrb	r3, [r4, #1]
 80094b2:	2b2a      	cmp	r3, #42	; 0x2a
 80094b4:	d135      	bne.n	8009522 <_vfiprintf_r+0x1ce>
 80094b6:	9b03      	ldr	r3, [sp, #12]
 80094b8:	3402      	adds	r4, #2
 80094ba:	1d1a      	adds	r2, r3, #4
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	9203      	str	r2, [sp, #12]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	bfb8      	it	lt
 80094c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80094c8:	9305      	str	r3, [sp, #20]
 80094ca:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80095a4 <_vfiprintf_r+0x250>
 80094ce:	2203      	movs	r2, #3
 80094d0:	4650      	mov	r0, sl
 80094d2:	7821      	ldrb	r1, [r4, #0]
 80094d4:	f7ff f992 	bl	80087fc <memchr>
 80094d8:	b140      	cbz	r0, 80094ec <_vfiprintf_r+0x198>
 80094da:	2340      	movs	r3, #64	; 0x40
 80094dc:	eba0 000a 	sub.w	r0, r0, sl
 80094e0:	fa03 f000 	lsl.w	r0, r3, r0
 80094e4:	9b04      	ldr	r3, [sp, #16]
 80094e6:	3401      	adds	r4, #1
 80094e8:	4303      	orrs	r3, r0
 80094ea:	9304      	str	r3, [sp, #16]
 80094ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094f0:	2206      	movs	r2, #6
 80094f2:	482d      	ldr	r0, [pc, #180]	; (80095a8 <_vfiprintf_r+0x254>)
 80094f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094f8:	f7ff f980 	bl	80087fc <memchr>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	d03f      	beq.n	8009580 <_vfiprintf_r+0x22c>
 8009500:	4b2a      	ldr	r3, [pc, #168]	; (80095ac <_vfiprintf_r+0x258>)
 8009502:	bb1b      	cbnz	r3, 800954c <_vfiprintf_r+0x1f8>
 8009504:	9b03      	ldr	r3, [sp, #12]
 8009506:	3307      	adds	r3, #7
 8009508:	f023 0307 	bic.w	r3, r3, #7
 800950c:	3308      	adds	r3, #8
 800950e:	9303      	str	r3, [sp, #12]
 8009510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009512:	443b      	add	r3, r7
 8009514:	9309      	str	r3, [sp, #36]	; 0x24
 8009516:	e767      	b.n	80093e8 <_vfiprintf_r+0x94>
 8009518:	460c      	mov	r4, r1
 800951a:	2001      	movs	r0, #1
 800951c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009520:	e7a5      	b.n	800946e <_vfiprintf_r+0x11a>
 8009522:	2300      	movs	r3, #0
 8009524:	f04f 0c0a 	mov.w	ip, #10
 8009528:	4619      	mov	r1, r3
 800952a:	3401      	adds	r4, #1
 800952c:	9305      	str	r3, [sp, #20]
 800952e:	4620      	mov	r0, r4
 8009530:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009534:	3a30      	subs	r2, #48	; 0x30
 8009536:	2a09      	cmp	r2, #9
 8009538:	d903      	bls.n	8009542 <_vfiprintf_r+0x1ee>
 800953a:	2b00      	cmp	r3, #0
 800953c:	d0c5      	beq.n	80094ca <_vfiprintf_r+0x176>
 800953e:	9105      	str	r1, [sp, #20]
 8009540:	e7c3      	b.n	80094ca <_vfiprintf_r+0x176>
 8009542:	4604      	mov	r4, r0
 8009544:	2301      	movs	r3, #1
 8009546:	fb0c 2101 	mla	r1, ip, r1, r2
 800954a:	e7f0      	b.n	800952e <_vfiprintf_r+0x1da>
 800954c:	ab03      	add	r3, sp, #12
 800954e:	9300      	str	r3, [sp, #0]
 8009550:	462a      	mov	r2, r5
 8009552:	4630      	mov	r0, r6
 8009554:	4b16      	ldr	r3, [pc, #88]	; (80095b0 <_vfiprintf_r+0x25c>)
 8009556:	a904      	add	r1, sp, #16
 8009558:	f7fd fada 	bl	8006b10 <_printf_float>
 800955c:	4607      	mov	r7, r0
 800955e:	1c78      	adds	r0, r7, #1
 8009560:	d1d6      	bne.n	8009510 <_vfiprintf_r+0x1bc>
 8009562:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009564:	07d9      	lsls	r1, r3, #31
 8009566:	d405      	bmi.n	8009574 <_vfiprintf_r+0x220>
 8009568:	89ab      	ldrh	r3, [r5, #12]
 800956a:	059a      	lsls	r2, r3, #22
 800956c:	d402      	bmi.n	8009574 <_vfiprintf_r+0x220>
 800956e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009570:	f7ff f8ca 	bl	8008708 <__retarget_lock_release_recursive>
 8009574:	89ab      	ldrh	r3, [r5, #12]
 8009576:	065b      	lsls	r3, r3, #25
 8009578:	f53f af12 	bmi.w	80093a0 <_vfiprintf_r+0x4c>
 800957c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800957e:	e711      	b.n	80093a4 <_vfiprintf_r+0x50>
 8009580:	ab03      	add	r3, sp, #12
 8009582:	9300      	str	r3, [sp, #0]
 8009584:	462a      	mov	r2, r5
 8009586:	4630      	mov	r0, r6
 8009588:	4b09      	ldr	r3, [pc, #36]	; (80095b0 <_vfiprintf_r+0x25c>)
 800958a:	a904      	add	r1, sp, #16
 800958c:	f7fd fd5c 	bl	8007048 <_printf_i>
 8009590:	e7e4      	b.n	800955c <_vfiprintf_r+0x208>
 8009592:	bf00      	nop
 8009594:	0800a1dc 	.word	0x0800a1dc
 8009598:	0800a1fc 	.word	0x0800a1fc
 800959c:	0800a1bc 	.word	0x0800a1bc
 80095a0:	0800a378 	.word	0x0800a378
 80095a4:	0800a374 	.word	0x0800a374
 80095a8:	0800a37e 	.word	0x0800a37e
 80095ac:	08006b11 	.word	0x08006b11
 80095b0:	0800932f 	.word	0x0800932f

080095b4 <_scanf_chars>:
 80095b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095b8:	4615      	mov	r5, r2
 80095ba:	688a      	ldr	r2, [r1, #8]
 80095bc:	4680      	mov	r8, r0
 80095be:	460c      	mov	r4, r1
 80095c0:	b932      	cbnz	r2, 80095d0 <_scanf_chars+0x1c>
 80095c2:	698a      	ldr	r2, [r1, #24]
 80095c4:	2a00      	cmp	r2, #0
 80095c6:	bf0c      	ite	eq
 80095c8:	2201      	moveq	r2, #1
 80095ca:	f04f 32ff 	movne.w	r2, #4294967295
 80095ce:	608a      	str	r2, [r1, #8]
 80095d0:	2700      	movs	r7, #0
 80095d2:	6822      	ldr	r2, [r4, #0]
 80095d4:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8009664 <_scanf_chars+0xb0>
 80095d8:	06d1      	lsls	r1, r2, #27
 80095da:	bf5f      	itttt	pl
 80095dc:	681a      	ldrpl	r2, [r3, #0]
 80095de:	1d11      	addpl	r1, r2, #4
 80095e0:	6019      	strpl	r1, [r3, #0]
 80095e2:	6816      	ldrpl	r6, [r2, #0]
 80095e4:	69a0      	ldr	r0, [r4, #24]
 80095e6:	b188      	cbz	r0, 800960c <_scanf_chars+0x58>
 80095e8:	2801      	cmp	r0, #1
 80095ea:	d107      	bne.n	80095fc <_scanf_chars+0x48>
 80095ec:	682b      	ldr	r3, [r5, #0]
 80095ee:	781a      	ldrb	r2, [r3, #0]
 80095f0:	6963      	ldr	r3, [r4, #20]
 80095f2:	5c9b      	ldrb	r3, [r3, r2]
 80095f4:	b953      	cbnz	r3, 800960c <_scanf_chars+0x58>
 80095f6:	2f00      	cmp	r7, #0
 80095f8:	d031      	beq.n	800965e <_scanf_chars+0xaa>
 80095fa:	e022      	b.n	8009642 <_scanf_chars+0x8e>
 80095fc:	2802      	cmp	r0, #2
 80095fe:	d120      	bne.n	8009642 <_scanf_chars+0x8e>
 8009600:	682b      	ldr	r3, [r5, #0]
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009608:	071b      	lsls	r3, r3, #28
 800960a:	d41a      	bmi.n	8009642 <_scanf_chars+0x8e>
 800960c:	6823      	ldr	r3, [r4, #0]
 800960e:	3701      	adds	r7, #1
 8009610:	06da      	lsls	r2, r3, #27
 8009612:	bf5e      	ittt	pl
 8009614:	682b      	ldrpl	r3, [r5, #0]
 8009616:	781b      	ldrbpl	r3, [r3, #0]
 8009618:	f806 3b01 	strbpl.w	r3, [r6], #1
 800961c:	682a      	ldr	r2, [r5, #0]
 800961e:	686b      	ldr	r3, [r5, #4]
 8009620:	3201      	adds	r2, #1
 8009622:	602a      	str	r2, [r5, #0]
 8009624:	68a2      	ldr	r2, [r4, #8]
 8009626:	3b01      	subs	r3, #1
 8009628:	3a01      	subs	r2, #1
 800962a:	606b      	str	r3, [r5, #4]
 800962c:	60a2      	str	r2, [r4, #8]
 800962e:	b142      	cbz	r2, 8009642 <_scanf_chars+0x8e>
 8009630:	2b00      	cmp	r3, #0
 8009632:	dcd7      	bgt.n	80095e4 <_scanf_chars+0x30>
 8009634:	4629      	mov	r1, r5
 8009636:	4640      	mov	r0, r8
 8009638:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800963c:	4798      	blx	r3
 800963e:	2800      	cmp	r0, #0
 8009640:	d0d0      	beq.n	80095e4 <_scanf_chars+0x30>
 8009642:	6823      	ldr	r3, [r4, #0]
 8009644:	f013 0310 	ands.w	r3, r3, #16
 8009648:	d105      	bne.n	8009656 <_scanf_chars+0xa2>
 800964a:	68e2      	ldr	r2, [r4, #12]
 800964c:	3201      	adds	r2, #1
 800964e:	60e2      	str	r2, [r4, #12]
 8009650:	69a2      	ldr	r2, [r4, #24]
 8009652:	b102      	cbz	r2, 8009656 <_scanf_chars+0xa2>
 8009654:	7033      	strb	r3, [r6, #0]
 8009656:	2000      	movs	r0, #0
 8009658:	6923      	ldr	r3, [r4, #16]
 800965a:	443b      	add	r3, r7
 800965c:	6123      	str	r3, [r4, #16]
 800965e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009662:	bf00      	nop
 8009664:	0800a3dd 	.word	0x0800a3dd

08009668 <_scanf_i>:
 8009668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966c:	460c      	mov	r4, r1
 800966e:	4698      	mov	r8, r3
 8009670:	4b75      	ldr	r3, [pc, #468]	; (8009848 <_scanf_i+0x1e0>)
 8009672:	b087      	sub	sp, #28
 8009674:	4682      	mov	sl, r0
 8009676:	4616      	mov	r6, r2
 8009678:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800967c:	ab03      	add	r3, sp, #12
 800967e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009682:	4b72      	ldr	r3, [pc, #456]	; (800984c <_scanf_i+0x1e4>)
 8009684:	69a1      	ldr	r1, [r4, #24]
 8009686:	4a72      	ldr	r2, [pc, #456]	; (8009850 <_scanf_i+0x1e8>)
 8009688:	4627      	mov	r7, r4
 800968a:	2903      	cmp	r1, #3
 800968c:	bf18      	it	ne
 800968e:	461a      	movne	r2, r3
 8009690:	68a3      	ldr	r3, [r4, #8]
 8009692:	9201      	str	r2, [sp, #4]
 8009694:	1e5a      	subs	r2, r3, #1
 8009696:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800969a:	bf81      	itttt	hi
 800969c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80096a0:	eb03 0905 	addhi.w	r9, r3, r5
 80096a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80096a8:	60a3      	strhi	r3, [r4, #8]
 80096aa:	f857 3b1c 	ldr.w	r3, [r7], #28
 80096ae:	bf98      	it	ls
 80096b0:	f04f 0900 	movls.w	r9, #0
 80096b4:	463d      	mov	r5, r7
 80096b6:	f04f 0b00 	mov.w	fp, #0
 80096ba:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80096be:	6023      	str	r3, [r4, #0]
 80096c0:	6831      	ldr	r1, [r6, #0]
 80096c2:	ab03      	add	r3, sp, #12
 80096c4:	2202      	movs	r2, #2
 80096c6:	7809      	ldrb	r1, [r1, #0]
 80096c8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80096cc:	f7ff f896 	bl	80087fc <memchr>
 80096d0:	b328      	cbz	r0, 800971e <_scanf_i+0xb6>
 80096d2:	f1bb 0f01 	cmp.w	fp, #1
 80096d6:	d159      	bne.n	800978c <_scanf_i+0x124>
 80096d8:	6862      	ldr	r2, [r4, #4]
 80096da:	b92a      	cbnz	r2, 80096e8 <_scanf_i+0x80>
 80096dc:	2308      	movs	r3, #8
 80096de:	6822      	ldr	r2, [r4, #0]
 80096e0:	6063      	str	r3, [r4, #4]
 80096e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80096e6:	6022      	str	r2, [r4, #0]
 80096e8:	6822      	ldr	r2, [r4, #0]
 80096ea:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80096ee:	6022      	str	r2, [r4, #0]
 80096f0:	68a2      	ldr	r2, [r4, #8]
 80096f2:	1e51      	subs	r1, r2, #1
 80096f4:	60a1      	str	r1, [r4, #8]
 80096f6:	b192      	cbz	r2, 800971e <_scanf_i+0xb6>
 80096f8:	6832      	ldr	r2, [r6, #0]
 80096fa:	1c51      	adds	r1, r2, #1
 80096fc:	6031      	str	r1, [r6, #0]
 80096fe:	7812      	ldrb	r2, [r2, #0]
 8009700:	f805 2b01 	strb.w	r2, [r5], #1
 8009704:	6872      	ldr	r2, [r6, #4]
 8009706:	3a01      	subs	r2, #1
 8009708:	2a00      	cmp	r2, #0
 800970a:	6072      	str	r2, [r6, #4]
 800970c:	dc07      	bgt.n	800971e <_scanf_i+0xb6>
 800970e:	4631      	mov	r1, r6
 8009710:	4650      	mov	r0, sl
 8009712:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8009716:	4790      	blx	r2
 8009718:	2800      	cmp	r0, #0
 800971a:	f040 8085 	bne.w	8009828 <_scanf_i+0x1c0>
 800971e:	f10b 0b01 	add.w	fp, fp, #1
 8009722:	f1bb 0f03 	cmp.w	fp, #3
 8009726:	d1cb      	bne.n	80096c0 <_scanf_i+0x58>
 8009728:	6863      	ldr	r3, [r4, #4]
 800972a:	b90b      	cbnz	r3, 8009730 <_scanf_i+0xc8>
 800972c:	230a      	movs	r3, #10
 800972e:	6063      	str	r3, [r4, #4]
 8009730:	6863      	ldr	r3, [r4, #4]
 8009732:	4948      	ldr	r1, [pc, #288]	; (8009854 <_scanf_i+0x1ec>)
 8009734:	6960      	ldr	r0, [r4, #20]
 8009736:	1ac9      	subs	r1, r1, r3
 8009738:	f000 f8e8 	bl	800990c <__sccl>
 800973c:	f04f 0b00 	mov.w	fp, #0
 8009740:	68a3      	ldr	r3, [r4, #8]
 8009742:	6822      	ldr	r2, [r4, #0]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d03d      	beq.n	80097c4 <_scanf_i+0x15c>
 8009748:	6831      	ldr	r1, [r6, #0]
 800974a:	6960      	ldr	r0, [r4, #20]
 800974c:	f891 c000 	ldrb.w	ip, [r1]
 8009750:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009754:	2800      	cmp	r0, #0
 8009756:	d035      	beq.n	80097c4 <_scanf_i+0x15c>
 8009758:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800975c:	d124      	bne.n	80097a8 <_scanf_i+0x140>
 800975e:	0510      	lsls	r0, r2, #20
 8009760:	d522      	bpl.n	80097a8 <_scanf_i+0x140>
 8009762:	f10b 0b01 	add.w	fp, fp, #1
 8009766:	f1b9 0f00 	cmp.w	r9, #0
 800976a:	d003      	beq.n	8009774 <_scanf_i+0x10c>
 800976c:	3301      	adds	r3, #1
 800976e:	f109 39ff 	add.w	r9, r9, #4294967295
 8009772:	60a3      	str	r3, [r4, #8]
 8009774:	6873      	ldr	r3, [r6, #4]
 8009776:	3b01      	subs	r3, #1
 8009778:	2b00      	cmp	r3, #0
 800977a:	6073      	str	r3, [r6, #4]
 800977c:	dd1b      	ble.n	80097b6 <_scanf_i+0x14e>
 800977e:	6833      	ldr	r3, [r6, #0]
 8009780:	3301      	adds	r3, #1
 8009782:	6033      	str	r3, [r6, #0]
 8009784:	68a3      	ldr	r3, [r4, #8]
 8009786:	3b01      	subs	r3, #1
 8009788:	60a3      	str	r3, [r4, #8]
 800978a:	e7d9      	b.n	8009740 <_scanf_i+0xd8>
 800978c:	f1bb 0f02 	cmp.w	fp, #2
 8009790:	d1ae      	bne.n	80096f0 <_scanf_i+0x88>
 8009792:	6822      	ldr	r2, [r4, #0]
 8009794:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009798:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800979c:	d1bf      	bne.n	800971e <_scanf_i+0xb6>
 800979e:	2310      	movs	r3, #16
 80097a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097a4:	6063      	str	r3, [r4, #4]
 80097a6:	e7a2      	b.n	80096ee <_scanf_i+0x86>
 80097a8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80097ac:	6022      	str	r2, [r4, #0]
 80097ae:	780b      	ldrb	r3, [r1, #0]
 80097b0:	f805 3b01 	strb.w	r3, [r5], #1
 80097b4:	e7de      	b.n	8009774 <_scanf_i+0x10c>
 80097b6:	4631      	mov	r1, r6
 80097b8:	4650      	mov	r0, sl
 80097ba:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80097be:	4798      	blx	r3
 80097c0:	2800      	cmp	r0, #0
 80097c2:	d0df      	beq.n	8009784 <_scanf_i+0x11c>
 80097c4:	6823      	ldr	r3, [r4, #0]
 80097c6:	05db      	lsls	r3, r3, #23
 80097c8:	d50d      	bpl.n	80097e6 <_scanf_i+0x17e>
 80097ca:	42bd      	cmp	r5, r7
 80097cc:	d909      	bls.n	80097e2 <_scanf_i+0x17a>
 80097ce:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80097d2:	4632      	mov	r2, r6
 80097d4:	4650      	mov	r0, sl
 80097d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80097da:	f105 39ff 	add.w	r9, r5, #4294967295
 80097de:	4798      	blx	r3
 80097e0:	464d      	mov	r5, r9
 80097e2:	42bd      	cmp	r5, r7
 80097e4:	d02d      	beq.n	8009842 <_scanf_i+0x1da>
 80097e6:	6822      	ldr	r2, [r4, #0]
 80097e8:	f012 0210 	ands.w	r2, r2, #16
 80097ec:	d113      	bne.n	8009816 <_scanf_i+0x1ae>
 80097ee:	702a      	strb	r2, [r5, #0]
 80097f0:	4639      	mov	r1, r7
 80097f2:	6863      	ldr	r3, [r4, #4]
 80097f4:	4650      	mov	r0, sl
 80097f6:	9e01      	ldr	r6, [sp, #4]
 80097f8:	47b0      	blx	r6
 80097fa:	6821      	ldr	r1, [r4, #0]
 80097fc:	f8d8 3000 	ldr.w	r3, [r8]
 8009800:	f011 0f20 	tst.w	r1, #32
 8009804:	d013      	beq.n	800982e <_scanf_i+0x1c6>
 8009806:	1d1a      	adds	r2, r3, #4
 8009808:	f8c8 2000 	str.w	r2, [r8]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	6018      	str	r0, [r3, #0]
 8009810:	68e3      	ldr	r3, [r4, #12]
 8009812:	3301      	adds	r3, #1
 8009814:	60e3      	str	r3, [r4, #12]
 8009816:	2000      	movs	r0, #0
 8009818:	1bed      	subs	r5, r5, r7
 800981a:	44ab      	add	fp, r5
 800981c:	6925      	ldr	r5, [r4, #16]
 800981e:	445d      	add	r5, fp
 8009820:	6125      	str	r5, [r4, #16]
 8009822:	b007      	add	sp, #28
 8009824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009828:	f04f 0b00 	mov.w	fp, #0
 800982c:	e7ca      	b.n	80097c4 <_scanf_i+0x15c>
 800982e:	1d1a      	adds	r2, r3, #4
 8009830:	f8c8 2000 	str.w	r2, [r8]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f011 0f01 	tst.w	r1, #1
 800983a:	bf14      	ite	ne
 800983c:	8018      	strhne	r0, [r3, #0]
 800983e:	6018      	streq	r0, [r3, #0]
 8009840:	e7e6      	b.n	8009810 <_scanf_i+0x1a8>
 8009842:	2001      	movs	r0, #1
 8009844:	e7ed      	b.n	8009822 <_scanf_i+0x1ba>
 8009846:	bf00      	nop
 8009848:	0800a0d0 	.word	0x0800a0d0
 800984c:	08009b5d 	.word	0x08009b5d
 8009850:	08009a75 	.word	0x08009a75
 8009854:	0800a39e 	.word	0x0800a39e

08009858 <_putc_r>:
 8009858:	b570      	push	{r4, r5, r6, lr}
 800985a:	460d      	mov	r5, r1
 800985c:	4614      	mov	r4, r2
 800985e:	4606      	mov	r6, r0
 8009860:	b118      	cbz	r0, 800986a <_putc_r+0x12>
 8009862:	6983      	ldr	r3, [r0, #24]
 8009864:	b90b      	cbnz	r3, 800986a <_putc_r+0x12>
 8009866:	f7fe feab 	bl	80085c0 <__sinit>
 800986a:	4b1c      	ldr	r3, [pc, #112]	; (80098dc <_putc_r+0x84>)
 800986c:	429c      	cmp	r4, r3
 800986e:	d124      	bne.n	80098ba <_putc_r+0x62>
 8009870:	6874      	ldr	r4, [r6, #4]
 8009872:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009874:	07d8      	lsls	r0, r3, #31
 8009876:	d405      	bmi.n	8009884 <_putc_r+0x2c>
 8009878:	89a3      	ldrh	r3, [r4, #12]
 800987a:	0599      	lsls	r1, r3, #22
 800987c:	d402      	bmi.n	8009884 <_putc_r+0x2c>
 800987e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009880:	f7fe ff41 	bl	8008706 <__retarget_lock_acquire_recursive>
 8009884:	68a3      	ldr	r3, [r4, #8]
 8009886:	3b01      	subs	r3, #1
 8009888:	2b00      	cmp	r3, #0
 800988a:	60a3      	str	r3, [r4, #8]
 800988c:	da05      	bge.n	800989a <_putc_r+0x42>
 800988e:	69a2      	ldr	r2, [r4, #24]
 8009890:	4293      	cmp	r3, r2
 8009892:	db1c      	blt.n	80098ce <_putc_r+0x76>
 8009894:	b2eb      	uxtb	r3, r5
 8009896:	2b0a      	cmp	r3, #10
 8009898:	d019      	beq.n	80098ce <_putc_r+0x76>
 800989a:	6823      	ldr	r3, [r4, #0]
 800989c:	1c5a      	adds	r2, r3, #1
 800989e:	6022      	str	r2, [r4, #0]
 80098a0:	701d      	strb	r5, [r3, #0]
 80098a2:	b2ed      	uxtb	r5, r5
 80098a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098a6:	07da      	lsls	r2, r3, #31
 80098a8:	d405      	bmi.n	80098b6 <_putc_r+0x5e>
 80098aa:	89a3      	ldrh	r3, [r4, #12]
 80098ac:	059b      	lsls	r3, r3, #22
 80098ae:	d402      	bmi.n	80098b6 <_putc_r+0x5e>
 80098b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098b2:	f7fe ff29 	bl	8008708 <__retarget_lock_release_recursive>
 80098b6:	4628      	mov	r0, r5
 80098b8:	bd70      	pop	{r4, r5, r6, pc}
 80098ba:	4b09      	ldr	r3, [pc, #36]	; (80098e0 <_putc_r+0x88>)
 80098bc:	429c      	cmp	r4, r3
 80098be:	d101      	bne.n	80098c4 <_putc_r+0x6c>
 80098c0:	68b4      	ldr	r4, [r6, #8]
 80098c2:	e7d6      	b.n	8009872 <_putc_r+0x1a>
 80098c4:	4b07      	ldr	r3, [pc, #28]	; (80098e4 <_putc_r+0x8c>)
 80098c6:	429c      	cmp	r4, r3
 80098c8:	bf08      	it	eq
 80098ca:	68f4      	ldreq	r4, [r6, #12]
 80098cc:	e7d1      	b.n	8009872 <_putc_r+0x1a>
 80098ce:	4629      	mov	r1, r5
 80098d0:	4622      	mov	r2, r4
 80098d2:	4630      	mov	r0, r6
 80098d4:	f7fd fe00 	bl	80074d8 <__swbuf_r>
 80098d8:	4605      	mov	r5, r0
 80098da:	e7e3      	b.n	80098a4 <_putc_r+0x4c>
 80098dc:	0800a1dc 	.word	0x0800a1dc
 80098e0:	0800a1fc 	.word	0x0800a1fc
 80098e4:	0800a1bc 	.word	0x0800a1bc

080098e8 <_read_r>:
 80098e8:	b538      	push	{r3, r4, r5, lr}
 80098ea:	4604      	mov	r4, r0
 80098ec:	4608      	mov	r0, r1
 80098ee:	4611      	mov	r1, r2
 80098f0:	2200      	movs	r2, #0
 80098f2:	4d05      	ldr	r5, [pc, #20]	; (8009908 <_read_r+0x20>)
 80098f4:	602a      	str	r2, [r5, #0]
 80098f6:	461a      	mov	r2, r3
 80098f8:	f7f9 f93f 	bl	8002b7a <_read>
 80098fc:	1c43      	adds	r3, r0, #1
 80098fe:	d102      	bne.n	8009906 <_read_r+0x1e>
 8009900:	682b      	ldr	r3, [r5, #0]
 8009902:	b103      	cbz	r3, 8009906 <_read_r+0x1e>
 8009904:	6023      	str	r3, [r4, #0]
 8009906:	bd38      	pop	{r3, r4, r5, pc}
 8009908:	200025f8 	.word	0x200025f8

0800990c <__sccl>:
 800990c:	b570      	push	{r4, r5, r6, lr}
 800990e:	780b      	ldrb	r3, [r1, #0]
 8009910:	4604      	mov	r4, r0
 8009912:	2b5e      	cmp	r3, #94	; 0x5e
 8009914:	bf13      	iteet	ne
 8009916:	2200      	movne	r2, #0
 8009918:	2201      	moveq	r2, #1
 800991a:	784b      	ldrbeq	r3, [r1, #1]
 800991c:	1c48      	addne	r0, r1, #1
 800991e:	bf08      	it	eq
 8009920:	1c88      	addeq	r0, r1, #2
 8009922:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8009926:	1e61      	subs	r1, r4, #1
 8009928:	f801 2f01 	strb.w	r2, [r1, #1]!
 800992c:	42a9      	cmp	r1, r5
 800992e:	d1fb      	bne.n	8009928 <__sccl+0x1c>
 8009930:	b90b      	cbnz	r3, 8009936 <__sccl+0x2a>
 8009932:	3801      	subs	r0, #1
 8009934:	bd70      	pop	{r4, r5, r6, pc}
 8009936:	f082 0201 	eor.w	r2, r2, #1
 800993a:	4605      	mov	r5, r0
 800993c:	54e2      	strb	r2, [r4, r3]
 800993e:	4628      	mov	r0, r5
 8009940:	f810 1b01 	ldrb.w	r1, [r0], #1
 8009944:	292d      	cmp	r1, #45	; 0x2d
 8009946:	d006      	beq.n	8009956 <__sccl+0x4a>
 8009948:	295d      	cmp	r1, #93	; 0x5d
 800994a:	d0f3      	beq.n	8009934 <__sccl+0x28>
 800994c:	b909      	cbnz	r1, 8009952 <__sccl+0x46>
 800994e:	4628      	mov	r0, r5
 8009950:	e7f0      	b.n	8009934 <__sccl+0x28>
 8009952:	460b      	mov	r3, r1
 8009954:	e7f1      	b.n	800993a <__sccl+0x2e>
 8009956:	786e      	ldrb	r6, [r5, #1]
 8009958:	2e5d      	cmp	r6, #93	; 0x5d
 800995a:	d0fa      	beq.n	8009952 <__sccl+0x46>
 800995c:	42b3      	cmp	r3, r6
 800995e:	dcf8      	bgt.n	8009952 <__sccl+0x46>
 8009960:	4619      	mov	r1, r3
 8009962:	3502      	adds	r5, #2
 8009964:	3101      	adds	r1, #1
 8009966:	428e      	cmp	r6, r1
 8009968:	5462      	strb	r2, [r4, r1]
 800996a:	dcfb      	bgt.n	8009964 <__sccl+0x58>
 800996c:	1af1      	subs	r1, r6, r3
 800996e:	3901      	subs	r1, #1
 8009970:	42b3      	cmp	r3, r6
 8009972:	bfa8      	it	ge
 8009974:	2100      	movge	r1, #0
 8009976:	1c58      	adds	r0, r3, #1
 8009978:	1843      	adds	r3, r0, r1
 800997a:	e7e0      	b.n	800993e <__sccl+0x32>

0800997c <_strtol_l.constprop.0>:
 800997c:	2b01      	cmp	r3, #1
 800997e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009982:	4680      	mov	r8, r0
 8009984:	d001      	beq.n	800998a <_strtol_l.constprop.0+0xe>
 8009986:	2b24      	cmp	r3, #36	; 0x24
 8009988:	d906      	bls.n	8009998 <_strtol_l.constprop.0+0x1c>
 800998a:	f7fc feff 	bl	800678c <__errno>
 800998e:	2316      	movs	r3, #22
 8009990:	6003      	str	r3, [r0, #0]
 8009992:	2000      	movs	r0, #0
 8009994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009998:	460d      	mov	r5, r1
 800999a:	4f35      	ldr	r7, [pc, #212]	; (8009a70 <_strtol_l.constprop.0+0xf4>)
 800999c:	4628      	mov	r0, r5
 800999e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80099a2:	5de6      	ldrb	r6, [r4, r7]
 80099a4:	f016 0608 	ands.w	r6, r6, #8
 80099a8:	d1f8      	bne.n	800999c <_strtol_l.constprop.0+0x20>
 80099aa:	2c2d      	cmp	r4, #45	; 0x2d
 80099ac:	d12f      	bne.n	8009a0e <_strtol_l.constprop.0+0x92>
 80099ae:	2601      	movs	r6, #1
 80099b0:	782c      	ldrb	r4, [r5, #0]
 80099b2:	1c85      	adds	r5, r0, #2
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d057      	beq.n	8009a68 <_strtol_l.constprop.0+0xec>
 80099b8:	2b10      	cmp	r3, #16
 80099ba:	d109      	bne.n	80099d0 <_strtol_l.constprop.0+0x54>
 80099bc:	2c30      	cmp	r4, #48	; 0x30
 80099be:	d107      	bne.n	80099d0 <_strtol_l.constprop.0+0x54>
 80099c0:	7828      	ldrb	r0, [r5, #0]
 80099c2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80099c6:	2858      	cmp	r0, #88	; 0x58
 80099c8:	d149      	bne.n	8009a5e <_strtol_l.constprop.0+0xe2>
 80099ca:	2310      	movs	r3, #16
 80099cc:	786c      	ldrb	r4, [r5, #1]
 80099ce:	3502      	adds	r5, #2
 80099d0:	2700      	movs	r7, #0
 80099d2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80099d6:	f10e 3eff 	add.w	lr, lr, #4294967295
 80099da:	fbbe f9f3 	udiv	r9, lr, r3
 80099de:	4638      	mov	r0, r7
 80099e0:	fb03 ea19 	mls	sl, r3, r9, lr
 80099e4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80099e8:	f1bc 0f09 	cmp.w	ip, #9
 80099ec:	d814      	bhi.n	8009a18 <_strtol_l.constprop.0+0x9c>
 80099ee:	4664      	mov	r4, ip
 80099f0:	42a3      	cmp	r3, r4
 80099f2:	dd22      	ble.n	8009a3a <_strtol_l.constprop.0+0xbe>
 80099f4:	2f00      	cmp	r7, #0
 80099f6:	db1d      	blt.n	8009a34 <_strtol_l.constprop.0+0xb8>
 80099f8:	4581      	cmp	r9, r0
 80099fa:	d31b      	bcc.n	8009a34 <_strtol_l.constprop.0+0xb8>
 80099fc:	d101      	bne.n	8009a02 <_strtol_l.constprop.0+0x86>
 80099fe:	45a2      	cmp	sl, r4
 8009a00:	db18      	blt.n	8009a34 <_strtol_l.constprop.0+0xb8>
 8009a02:	2701      	movs	r7, #1
 8009a04:	fb00 4003 	mla	r0, r0, r3, r4
 8009a08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a0c:	e7ea      	b.n	80099e4 <_strtol_l.constprop.0+0x68>
 8009a0e:	2c2b      	cmp	r4, #43	; 0x2b
 8009a10:	bf04      	itt	eq
 8009a12:	782c      	ldrbeq	r4, [r5, #0]
 8009a14:	1c85      	addeq	r5, r0, #2
 8009a16:	e7cd      	b.n	80099b4 <_strtol_l.constprop.0+0x38>
 8009a18:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009a1c:	f1bc 0f19 	cmp.w	ip, #25
 8009a20:	d801      	bhi.n	8009a26 <_strtol_l.constprop.0+0xaa>
 8009a22:	3c37      	subs	r4, #55	; 0x37
 8009a24:	e7e4      	b.n	80099f0 <_strtol_l.constprop.0+0x74>
 8009a26:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009a2a:	f1bc 0f19 	cmp.w	ip, #25
 8009a2e:	d804      	bhi.n	8009a3a <_strtol_l.constprop.0+0xbe>
 8009a30:	3c57      	subs	r4, #87	; 0x57
 8009a32:	e7dd      	b.n	80099f0 <_strtol_l.constprop.0+0x74>
 8009a34:	f04f 37ff 	mov.w	r7, #4294967295
 8009a38:	e7e6      	b.n	8009a08 <_strtol_l.constprop.0+0x8c>
 8009a3a:	2f00      	cmp	r7, #0
 8009a3c:	da07      	bge.n	8009a4e <_strtol_l.constprop.0+0xd2>
 8009a3e:	2322      	movs	r3, #34	; 0x22
 8009a40:	4670      	mov	r0, lr
 8009a42:	f8c8 3000 	str.w	r3, [r8]
 8009a46:	2a00      	cmp	r2, #0
 8009a48:	d0a4      	beq.n	8009994 <_strtol_l.constprop.0+0x18>
 8009a4a:	1e69      	subs	r1, r5, #1
 8009a4c:	e005      	b.n	8009a5a <_strtol_l.constprop.0+0xde>
 8009a4e:	b106      	cbz	r6, 8009a52 <_strtol_l.constprop.0+0xd6>
 8009a50:	4240      	negs	r0, r0
 8009a52:	2a00      	cmp	r2, #0
 8009a54:	d09e      	beq.n	8009994 <_strtol_l.constprop.0+0x18>
 8009a56:	2f00      	cmp	r7, #0
 8009a58:	d1f7      	bne.n	8009a4a <_strtol_l.constprop.0+0xce>
 8009a5a:	6011      	str	r1, [r2, #0]
 8009a5c:	e79a      	b.n	8009994 <_strtol_l.constprop.0+0x18>
 8009a5e:	2430      	movs	r4, #48	; 0x30
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d1b5      	bne.n	80099d0 <_strtol_l.constprop.0+0x54>
 8009a64:	2308      	movs	r3, #8
 8009a66:	e7b3      	b.n	80099d0 <_strtol_l.constprop.0+0x54>
 8009a68:	2c30      	cmp	r4, #48	; 0x30
 8009a6a:	d0a9      	beq.n	80099c0 <_strtol_l.constprop.0+0x44>
 8009a6c:	230a      	movs	r3, #10
 8009a6e:	e7af      	b.n	80099d0 <_strtol_l.constprop.0+0x54>
 8009a70:	0800a3dd 	.word	0x0800a3dd

08009a74 <_strtol_r>:
 8009a74:	f7ff bf82 	b.w	800997c <_strtol_l.constprop.0>

08009a78 <_strtoul_l.constprop.0>:
 8009a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a7c:	4686      	mov	lr, r0
 8009a7e:	460d      	mov	r5, r1
 8009a80:	4f35      	ldr	r7, [pc, #212]	; (8009b58 <_strtoul_l.constprop.0+0xe0>)
 8009a82:	4628      	mov	r0, r5
 8009a84:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a88:	5de6      	ldrb	r6, [r4, r7]
 8009a8a:	f016 0608 	ands.w	r6, r6, #8
 8009a8e:	d1f8      	bne.n	8009a82 <_strtoul_l.constprop.0+0xa>
 8009a90:	2c2d      	cmp	r4, #45	; 0x2d
 8009a92:	d12f      	bne.n	8009af4 <_strtoul_l.constprop.0+0x7c>
 8009a94:	2601      	movs	r6, #1
 8009a96:	782c      	ldrb	r4, [r5, #0]
 8009a98:	1c85      	adds	r5, r0, #2
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d057      	beq.n	8009b4e <_strtoul_l.constprop.0+0xd6>
 8009a9e:	2b10      	cmp	r3, #16
 8009aa0:	d109      	bne.n	8009ab6 <_strtoul_l.constprop.0+0x3e>
 8009aa2:	2c30      	cmp	r4, #48	; 0x30
 8009aa4:	d107      	bne.n	8009ab6 <_strtoul_l.constprop.0+0x3e>
 8009aa6:	7828      	ldrb	r0, [r5, #0]
 8009aa8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8009aac:	2858      	cmp	r0, #88	; 0x58
 8009aae:	d149      	bne.n	8009b44 <_strtoul_l.constprop.0+0xcc>
 8009ab0:	2310      	movs	r3, #16
 8009ab2:	786c      	ldrb	r4, [r5, #1]
 8009ab4:	3502      	adds	r5, #2
 8009ab6:	f04f 38ff 	mov.w	r8, #4294967295
 8009aba:	fbb8 f8f3 	udiv	r8, r8, r3
 8009abe:	2700      	movs	r7, #0
 8009ac0:	fb03 f908 	mul.w	r9, r3, r8
 8009ac4:	4638      	mov	r0, r7
 8009ac6:	ea6f 0909 	mvn.w	r9, r9
 8009aca:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009ace:	f1bc 0f09 	cmp.w	ip, #9
 8009ad2:	d814      	bhi.n	8009afe <_strtoul_l.constprop.0+0x86>
 8009ad4:	4664      	mov	r4, ip
 8009ad6:	42a3      	cmp	r3, r4
 8009ad8:	dd22      	ble.n	8009b20 <_strtoul_l.constprop.0+0xa8>
 8009ada:	2f00      	cmp	r7, #0
 8009adc:	db1d      	blt.n	8009b1a <_strtoul_l.constprop.0+0xa2>
 8009ade:	4580      	cmp	r8, r0
 8009ae0:	d31b      	bcc.n	8009b1a <_strtoul_l.constprop.0+0xa2>
 8009ae2:	d101      	bne.n	8009ae8 <_strtoul_l.constprop.0+0x70>
 8009ae4:	45a1      	cmp	r9, r4
 8009ae6:	db18      	blt.n	8009b1a <_strtoul_l.constprop.0+0xa2>
 8009ae8:	2701      	movs	r7, #1
 8009aea:	fb00 4003 	mla	r0, r0, r3, r4
 8009aee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009af2:	e7ea      	b.n	8009aca <_strtoul_l.constprop.0+0x52>
 8009af4:	2c2b      	cmp	r4, #43	; 0x2b
 8009af6:	bf04      	itt	eq
 8009af8:	782c      	ldrbeq	r4, [r5, #0]
 8009afa:	1c85      	addeq	r5, r0, #2
 8009afc:	e7cd      	b.n	8009a9a <_strtoul_l.constprop.0+0x22>
 8009afe:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009b02:	f1bc 0f19 	cmp.w	ip, #25
 8009b06:	d801      	bhi.n	8009b0c <_strtoul_l.constprop.0+0x94>
 8009b08:	3c37      	subs	r4, #55	; 0x37
 8009b0a:	e7e4      	b.n	8009ad6 <_strtoul_l.constprop.0+0x5e>
 8009b0c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009b10:	f1bc 0f19 	cmp.w	ip, #25
 8009b14:	d804      	bhi.n	8009b20 <_strtoul_l.constprop.0+0xa8>
 8009b16:	3c57      	subs	r4, #87	; 0x57
 8009b18:	e7dd      	b.n	8009ad6 <_strtoul_l.constprop.0+0x5e>
 8009b1a:	f04f 37ff 	mov.w	r7, #4294967295
 8009b1e:	e7e6      	b.n	8009aee <_strtoul_l.constprop.0+0x76>
 8009b20:	2f00      	cmp	r7, #0
 8009b22:	da07      	bge.n	8009b34 <_strtoul_l.constprop.0+0xbc>
 8009b24:	2322      	movs	r3, #34	; 0x22
 8009b26:	f04f 30ff 	mov.w	r0, #4294967295
 8009b2a:	f8ce 3000 	str.w	r3, [lr]
 8009b2e:	b932      	cbnz	r2, 8009b3e <_strtoul_l.constprop.0+0xc6>
 8009b30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b34:	b106      	cbz	r6, 8009b38 <_strtoul_l.constprop.0+0xc0>
 8009b36:	4240      	negs	r0, r0
 8009b38:	2a00      	cmp	r2, #0
 8009b3a:	d0f9      	beq.n	8009b30 <_strtoul_l.constprop.0+0xb8>
 8009b3c:	b107      	cbz	r7, 8009b40 <_strtoul_l.constprop.0+0xc8>
 8009b3e:	1e69      	subs	r1, r5, #1
 8009b40:	6011      	str	r1, [r2, #0]
 8009b42:	e7f5      	b.n	8009b30 <_strtoul_l.constprop.0+0xb8>
 8009b44:	2430      	movs	r4, #48	; 0x30
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1b5      	bne.n	8009ab6 <_strtoul_l.constprop.0+0x3e>
 8009b4a:	2308      	movs	r3, #8
 8009b4c:	e7b3      	b.n	8009ab6 <_strtoul_l.constprop.0+0x3e>
 8009b4e:	2c30      	cmp	r4, #48	; 0x30
 8009b50:	d0a9      	beq.n	8009aa6 <_strtoul_l.constprop.0+0x2e>
 8009b52:	230a      	movs	r3, #10
 8009b54:	e7af      	b.n	8009ab6 <_strtoul_l.constprop.0+0x3e>
 8009b56:	bf00      	nop
 8009b58:	0800a3dd 	.word	0x0800a3dd

08009b5c <_strtoul_r>:
 8009b5c:	f7ff bf8c 	b.w	8009a78 <_strtoul_l.constprop.0>

08009b60 <__submore>:
 8009b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b64:	460c      	mov	r4, r1
 8009b66:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009b68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b6c:	4299      	cmp	r1, r3
 8009b6e:	d11b      	bne.n	8009ba8 <__submore+0x48>
 8009b70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009b74:	f7fc feba 	bl	80068ec <_malloc_r>
 8009b78:	b918      	cbnz	r0, 8009b82 <__submore+0x22>
 8009b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b86:	63a3      	str	r3, [r4, #56]	; 0x38
 8009b88:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009b8c:	6360      	str	r0, [r4, #52]	; 0x34
 8009b8e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009b92:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009b96:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009b9a:	7043      	strb	r3, [r0, #1]
 8009b9c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009ba0:	7003      	strb	r3, [r0, #0]
 8009ba2:	6020      	str	r0, [r4, #0]
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	e7ea      	b.n	8009b7e <__submore+0x1e>
 8009ba8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009baa:	0077      	lsls	r7, r6, #1
 8009bac:	463a      	mov	r2, r7
 8009bae:	f000 f873 	bl	8009c98 <_realloc_r>
 8009bb2:	4605      	mov	r5, r0
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	d0e0      	beq.n	8009b7a <__submore+0x1a>
 8009bb8:	eb00 0806 	add.w	r8, r0, r6
 8009bbc:	4601      	mov	r1, r0
 8009bbe:	4632      	mov	r2, r6
 8009bc0:	4640      	mov	r0, r8
 8009bc2:	f7fc fe15 	bl	80067f0 <memcpy>
 8009bc6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009bca:	f8c4 8000 	str.w	r8, [r4]
 8009bce:	e7e9      	b.n	8009ba4 <__submore+0x44>

08009bd0 <__assert_func>:
 8009bd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009bd2:	4614      	mov	r4, r2
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	4b09      	ldr	r3, [pc, #36]	; (8009bfc <__assert_func+0x2c>)
 8009bd8:	4605      	mov	r5, r0
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	68d8      	ldr	r0, [r3, #12]
 8009bde:	b14c      	cbz	r4, 8009bf4 <__assert_func+0x24>
 8009be0:	4b07      	ldr	r3, [pc, #28]	; (8009c00 <__assert_func+0x30>)
 8009be2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009be6:	9100      	str	r1, [sp, #0]
 8009be8:	462b      	mov	r3, r5
 8009bea:	4906      	ldr	r1, [pc, #24]	; (8009c04 <__assert_func+0x34>)
 8009bec:	f000 f80e 	bl	8009c0c <fiprintf>
 8009bf0:	f000 f88e 	bl	8009d10 <abort>
 8009bf4:	4b04      	ldr	r3, [pc, #16]	; (8009c08 <__assert_func+0x38>)
 8009bf6:	461c      	mov	r4, r3
 8009bf8:	e7f3      	b.n	8009be2 <__assert_func+0x12>
 8009bfa:	bf00      	nop
 8009bfc:	20000014 	.word	0x20000014
 8009c00:	0800a3a0 	.word	0x0800a3a0
 8009c04:	0800a3ad 	.word	0x0800a3ad
 8009c08:	0800a3db 	.word	0x0800a3db

08009c0c <fiprintf>:
 8009c0c:	b40e      	push	{r1, r2, r3}
 8009c0e:	b503      	push	{r0, r1, lr}
 8009c10:	4601      	mov	r1, r0
 8009c12:	ab03      	add	r3, sp, #12
 8009c14:	4805      	ldr	r0, [pc, #20]	; (8009c2c <fiprintf+0x20>)
 8009c16:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c1a:	6800      	ldr	r0, [r0, #0]
 8009c1c:	9301      	str	r3, [sp, #4]
 8009c1e:	f7ff fb99 	bl	8009354 <_vfiprintf_r>
 8009c22:	b002      	add	sp, #8
 8009c24:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c28:	b003      	add	sp, #12
 8009c2a:	4770      	bx	lr
 8009c2c:	20000014 	.word	0x20000014

08009c30 <_fstat_r>:
 8009c30:	b538      	push	{r3, r4, r5, lr}
 8009c32:	2300      	movs	r3, #0
 8009c34:	4d06      	ldr	r5, [pc, #24]	; (8009c50 <_fstat_r+0x20>)
 8009c36:	4604      	mov	r4, r0
 8009c38:	4608      	mov	r0, r1
 8009c3a:	4611      	mov	r1, r2
 8009c3c:	602b      	str	r3, [r5, #0]
 8009c3e:	f7f8 ffe0 	bl	8002c02 <_fstat>
 8009c42:	1c43      	adds	r3, r0, #1
 8009c44:	d102      	bne.n	8009c4c <_fstat_r+0x1c>
 8009c46:	682b      	ldr	r3, [r5, #0]
 8009c48:	b103      	cbz	r3, 8009c4c <_fstat_r+0x1c>
 8009c4a:	6023      	str	r3, [r4, #0]
 8009c4c:	bd38      	pop	{r3, r4, r5, pc}
 8009c4e:	bf00      	nop
 8009c50:	200025f8 	.word	0x200025f8

08009c54 <_isatty_r>:
 8009c54:	b538      	push	{r3, r4, r5, lr}
 8009c56:	2300      	movs	r3, #0
 8009c58:	4d05      	ldr	r5, [pc, #20]	; (8009c70 <_isatty_r+0x1c>)
 8009c5a:	4604      	mov	r4, r0
 8009c5c:	4608      	mov	r0, r1
 8009c5e:	602b      	str	r3, [r5, #0]
 8009c60:	f7f8 ffde 	bl	8002c20 <_isatty>
 8009c64:	1c43      	adds	r3, r0, #1
 8009c66:	d102      	bne.n	8009c6e <_isatty_r+0x1a>
 8009c68:	682b      	ldr	r3, [r5, #0]
 8009c6a:	b103      	cbz	r3, 8009c6e <_isatty_r+0x1a>
 8009c6c:	6023      	str	r3, [r4, #0]
 8009c6e:	bd38      	pop	{r3, r4, r5, pc}
 8009c70:	200025f8 	.word	0x200025f8

08009c74 <__ascii_mbtowc>:
 8009c74:	b082      	sub	sp, #8
 8009c76:	b901      	cbnz	r1, 8009c7a <__ascii_mbtowc+0x6>
 8009c78:	a901      	add	r1, sp, #4
 8009c7a:	b142      	cbz	r2, 8009c8e <__ascii_mbtowc+0x1a>
 8009c7c:	b14b      	cbz	r3, 8009c92 <__ascii_mbtowc+0x1e>
 8009c7e:	7813      	ldrb	r3, [r2, #0]
 8009c80:	600b      	str	r3, [r1, #0]
 8009c82:	7812      	ldrb	r2, [r2, #0]
 8009c84:	1e10      	subs	r0, r2, #0
 8009c86:	bf18      	it	ne
 8009c88:	2001      	movne	r0, #1
 8009c8a:	b002      	add	sp, #8
 8009c8c:	4770      	bx	lr
 8009c8e:	4610      	mov	r0, r2
 8009c90:	e7fb      	b.n	8009c8a <__ascii_mbtowc+0x16>
 8009c92:	f06f 0001 	mvn.w	r0, #1
 8009c96:	e7f8      	b.n	8009c8a <__ascii_mbtowc+0x16>

08009c98 <_realloc_r>:
 8009c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c9c:	4680      	mov	r8, r0
 8009c9e:	4614      	mov	r4, r2
 8009ca0:	460e      	mov	r6, r1
 8009ca2:	b921      	cbnz	r1, 8009cae <_realloc_r+0x16>
 8009ca4:	4611      	mov	r1, r2
 8009ca6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009caa:	f7fc be1f 	b.w	80068ec <_malloc_r>
 8009cae:	b92a      	cbnz	r2, 8009cbc <_realloc_r+0x24>
 8009cb0:	f7fc fdb4 	bl	800681c <_free_r>
 8009cb4:	4625      	mov	r5, r4
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cbc:	f000 f82f 	bl	8009d1e <_malloc_usable_size_r>
 8009cc0:	4284      	cmp	r4, r0
 8009cc2:	4607      	mov	r7, r0
 8009cc4:	d802      	bhi.n	8009ccc <_realloc_r+0x34>
 8009cc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009cca:	d812      	bhi.n	8009cf2 <_realloc_r+0x5a>
 8009ccc:	4621      	mov	r1, r4
 8009cce:	4640      	mov	r0, r8
 8009cd0:	f7fc fe0c 	bl	80068ec <_malloc_r>
 8009cd4:	4605      	mov	r5, r0
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d0ed      	beq.n	8009cb6 <_realloc_r+0x1e>
 8009cda:	42bc      	cmp	r4, r7
 8009cdc:	4622      	mov	r2, r4
 8009cde:	4631      	mov	r1, r6
 8009ce0:	bf28      	it	cs
 8009ce2:	463a      	movcs	r2, r7
 8009ce4:	f7fc fd84 	bl	80067f0 <memcpy>
 8009ce8:	4631      	mov	r1, r6
 8009cea:	4640      	mov	r0, r8
 8009cec:	f7fc fd96 	bl	800681c <_free_r>
 8009cf0:	e7e1      	b.n	8009cb6 <_realloc_r+0x1e>
 8009cf2:	4635      	mov	r5, r6
 8009cf4:	e7df      	b.n	8009cb6 <_realloc_r+0x1e>

08009cf6 <__ascii_wctomb>:
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	4608      	mov	r0, r1
 8009cfa:	b141      	cbz	r1, 8009d0e <__ascii_wctomb+0x18>
 8009cfc:	2aff      	cmp	r2, #255	; 0xff
 8009cfe:	d904      	bls.n	8009d0a <__ascii_wctomb+0x14>
 8009d00:	228a      	movs	r2, #138	; 0x8a
 8009d02:	f04f 30ff 	mov.w	r0, #4294967295
 8009d06:	601a      	str	r2, [r3, #0]
 8009d08:	4770      	bx	lr
 8009d0a:	2001      	movs	r0, #1
 8009d0c:	700a      	strb	r2, [r1, #0]
 8009d0e:	4770      	bx	lr

08009d10 <abort>:
 8009d10:	2006      	movs	r0, #6
 8009d12:	b508      	push	{r3, lr}
 8009d14:	f000 f834 	bl	8009d80 <raise>
 8009d18:	2001      	movs	r0, #1
 8009d1a:	f7f8 ff24 	bl	8002b66 <_exit>

08009d1e <_malloc_usable_size_r>:
 8009d1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d22:	1f18      	subs	r0, r3, #4
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	bfbc      	itt	lt
 8009d28:	580b      	ldrlt	r3, [r1, r0]
 8009d2a:	18c0      	addlt	r0, r0, r3
 8009d2c:	4770      	bx	lr

08009d2e <_raise_r>:
 8009d2e:	291f      	cmp	r1, #31
 8009d30:	b538      	push	{r3, r4, r5, lr}
 8009d32:	4604      	mov	r4, r0
 8009d34:	460d      	mov	r5, r1
 8009d36:	d904      	bls.n	8009d42 <_raise_r+0x14>
 8009d38:	2316      	movs	r3, #22
 8009d3a:	6003      	str	r3, [r0, #0]
 8009d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d40:	bd38      	pop	{r3, r4, r5, pc}
 8009d42:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009d44:	b112      	cbz	r2, 8009d4c <_raise_r+0x1e>
 8009d46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d4a:	b94b      	cbnz	r3, 8009d60 <_raise_r+0x32>
 8009d4c:	4620      	mov	r0, r4
 8009d4e:	f000 f831 	bl	8009db4 <_getpid_r>
 8009d52:	462a      	mov	r2, r5
 8009d54:	4601      	mov	r1, r0
 8009d56:	4620      	mov	r0, r4
 8009d58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d5c:	f000 b818 	b.w	8009d90 <_kill_r>
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d00a      	beq.n	8009d7a <_raise_r+0x4c>
 8009d64:	1c59      	adds	r1, r3, #1
 8009d66:	d103      	bne.n	8009d70 <_raise_r+0x42>
 8009d68:	2316      	movs	r3, #22
 8009d6a:	6003      	str	r3, [r0, #0]
 8009d6c:	2001      	movs	r0, #1
 8009d6e:	e7e7      	b.n	8009d40 <_raise_r+0x12>
 8009d70:	2400      	movs	r4, #0
 8009d72:	4628      	mov	r0, r5
 8009d74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009d78:	4798      	blx	r3
 8009d7a:	2000      	movs	r0, #0
 8009d7c:	e7e0      	b.n	8009d40 <_raise_r+0x12>
	...

08009d80 <raise>:
 8009d80:	4b02      	ldr	r3, [pc, #8]	; (8009d8c <raise+0xc>)
 8009d82:	4601      	mov	r1, r0
 8009d84:	6818      	ldr	r0, [r3, #0]
 8009d86:	f7ff bfd2 	b.w	8009d2e <_raise_r>
 8009d8a:	bf00      	nop
 8009d8c:	20000014 	.word	0x20000014

08009d90 <_kill_r>:
 8009d90:	b538      	push	{r3, r4, r5, lr}
 8009d92:	2300      	movs	r3, #0
 8009d94:	4d06      	ldr	r5, [pc, #24]	; (8009db0 <_kill_r+0x20>)
 8009d96:	4604      	mov	r4, r0
 8009d98:	4608      	mov	r0, r1
 8009d9a:	4611      	mov	r1, r2
 8009d9c:	602b      	str	r3, [r5, #0]
 8009d9e:	f7f8 fed2 	bl	8002b46 <_kill>
 8009da2:	1c43      	adds	r3, r0, #1
 8009da4:	d102      	bne.n	8009dac <_kill_r+0x1c>
 8009da6:	682b      	ldr	r3, [r5, #0]
 8009da8:	b103      	cbz	r3, 8009dac <_kill_r+0x1c>
 8009daa:	6023      	str	r3, [r4, #0]
 8009dac:	bd38      	pop	{r3, r4, r5, pc}
 8009dae:	bf00      	nop
 8009db0:	200025f8 	.word	0x200025f8

08009db4 <_getpid_r>:
 8009db4:	f7f8 bec0 	b.w	8002b38 <_getpid>

08009db8 <sqrt>:
 8009db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dba:	4606      	mov	r6, r0
 8009dbc:	460f      	mov	r7, r1
 8009dbe:	f000 f81f 	bl	8009e00 <__ieee754_sqrt>
 8009dc2:	4632      	mov	r2, r6
 8009dc4:	4604      	mov	r4, r0
 8009dc6:	460d      	mov	r5, r1
 8009dc8:	463b      	mov	r3, r7
 8009dca:	4630      	mov	r0, r6
 8009dcc:	4639      	mov	r1, r7
 8009dce:	f7f6 fe1d 	bl	8000a0c <__aeabi_dcmpun>
 8009dd2:	b990      	cbnz	r0, 8009dfa <sqrt+0x42>
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	4630      	mov	r0, r6
 8009dda:	4639      	mov	r1, r7
 8009ddc:	f7f6 fdee 	bl	80009bc <__aeabi_dcmplt>
 8009de0:	b158      	cbz	r0, 8009dfa <sqrt+0x42>
 8009de2:	f7fc fcd3 	bl	800678c <__errno>
 8009de6:	2321      	movs	r3, #33	; 0x21
 8009de8:	2200      	movs	r2, #0
 8009dea:	6003      	str	r3, [r0, #0]
 8009dec:	2300      	movs	r3, #0
 8009dee:	4610      	mov	r0, r2
 8009df0:	4619      	mov	r1, r3
 8009df2:	f7f6 fc9b 	bl	800072c <__aeabi_ddiv>
 8009df6:	4604      	mov	r4, r0
 8009df8:	460d      	mov	r5, r1
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	4629      	mov	r1, r5
 8009dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009e00 <__ieee754_sqrt>:
 8009e00:	f8df c158 	ldr.w	ip, [pc, #344]	; 8009f5c <__ieee754_sqrt+0x15c>
 8009e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e08:	ea3c 0c01 	bics.w	ip, ip, r1
 8009e0c:	4606      	mov	r6, r0
 8009e0e:	460d      	mov	r5, r1
 8009e10:	460c      	mov	r4, r1
 8009e12:	460a      	mov	r2, r1
 8009e14:	4607      	mov	r7, r0
 8009e16:	4603      	mov	r3, r0
 8009e18:	d10f      	bne.n	8009e3a <__ieee754_sqrt+0x3a>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	460b      	mov	r3, r1
 8009e1e:	f7f6 fb5b 	bl	80004d8 <__aeabi_dmul>
 8009e22:	4602      	mov	r2, r0
 8009e24:	460b      	mov	r3, r1
 8009e26:	4630      	mov	r0, r6
 8009e28:	4629      	mov	r1, r5
 8009e2a:	f7f6 f99f 	bl	800016c <__adddf3>
 8009e2e:	4606      	mov	r6, r0
 8009e30:	460d      	mov	r5, r1
 8009e32:	4630      	mov	r0, r6
 8009e34:	4629      	mov	r1, r5
 8009e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e3a:	2900      	cmp	r1, #0
 8009e3c:	dc0e      	bgt.n	8009e5c <__ieee754_sqrt+0x5c>
 8009e3e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8009e42:	ea5c 0707 	orrs.w	r7, ip, r7
 8009e46:	d0f4      	beq.n	8009e32 <__ieee754_sqrt+0x32>
 8009e48:	b141      	cbz	r1, 8009e5c <__ieee754_sqrt+0x5c>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	460b      	mov	r3, r1
 8009e4e:	f7f6 f98b 	bl	8000168 <__aeabi_dsub>
 8009e52:	4602      	mov	r2, r0
 8009e54:	460b      	mov	r3, r1
 8009e56:	f7f6 fc69 	bl	800072c <__aeabi_ddiv>
 8009e5a:	e7e8      	b.n	8009e2e <__ieee754_sqrt+0x2e>
 8009e5c:	1521      	asrs	r1, r4, #20
 8009e5e:	d075      	beq.n	8009f4c <__ieee754_sqrt+0x14c>
 8009e60:	07cc      	lsls	r4, r1, #31
 8009e62:	f04f 0400 	mov.w	r4, #0
 8009e66:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009e6a:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8009e6e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009e72:	bf5e      	ittt	pl
 8009e74:	0fd9      	lsrpl	r1, r3, #31
 8009e76:	005b      	lslpl	r3, r3, #1
 8009e78:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8009e7c:	0fd9      	lsrs	r1, r3, #31
 8009e7e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8009e82:	2516      	movs	r5, #22
 8009e84:	4620      	mov	r0, r4
 8009e86:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009e8a:	107f      	asrs	r7, r7, #1
 8009e8c:	005b      	lsls	r3, r3, #1
 8009e8e:	1846      	adds	r6, r0, r1
 8009e90:	4296      	cmp	r6, r2
 8009e92:	bfde      	ittt	le
 8009e94:	1b92      	suble	r2, r2, r6
 8009e96:	1870      	addle	r0, r6, r1
 8009e98:	1864      	addle	r4, r4, r1
 8009e9a:	0052      	lsls	r2, r2, #1
 8009e9c:	3d01      	subs	r5, #1
 8009e9e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8009ea2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009ea6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009eaa:	d1f0      	bne.n	8009e8e <__ieee754_sqrt+0x8e>
 8009eac:	4629      	mov	r1, r5
 8009eae:	f04f 0e20 	mov.w	lr, #32
 8009eb2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009eb6:	4282      	cmp	r2, r0
 8009eb8:	eb06 0c05 	add.w	ip, r6, r5
 8009ebc:	dc02      	bgt.n	8009ec4 <__ieee754_sqrt+0xc4>
 8009ebe:	d113      	bne.n	8009ee8 <__ieee754_sqrt+0xe8>
 8009ec0:	459c      	cmp	ip, r3
 8009ec2:	d811      	bhi.n	8009ee8 <__ieee754_sqrt+0xe8>
 8009ec4:	f1bc 0f00 	cmp.w	ip, #0
 8009ec8:	eb0c 0506 	add.w	r5, ip, r6
 8009ecc:	da43      	bge.n	8009f56 <__ieee754_sqrt+0x156>
 8009ece:	2d00      	cmp	r5, #0
 8009ed0:	db41      	blt.n	8009f56 <__ieee754_sqrt+0x156>
 8009ed2:	f100 0801 	add.w	r8, r0, #1
 8009ed6:	1a12      	subs	r2, r2, r0
 8009ed8:	4640      	mov	r0, r8
 8009eda:	459c      	cmp	ip, r3
 8009edc:	bf88      	it	hi
 8009ede:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009ee2:	eba3 030c 	sub.w	r3, r3, ip
 8009ee6:	4431      	add	r1, r6
 8009ee8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009eec:	f1be 0e01 	subs.w	lr, lr, #1
 8009ef0:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8009ef4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009ef8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009efc:	d1db      	bne.n	8009eb6 <__ieee754_sqrt+0xb6>
 8009efe:	4313      	orrs	r3, r2
 8009f00:	d006      	beq.n	8009f10 <__ieee754_sqrt+0x110>
 8009f02:	1c48      	adds	r0, r1, #1
 8009f04:	bf0b      	itete	eq
 8009f06:	4671      	moveq	r1, lr
 8009f08:	3101      	addne	r1, #1
 8009f0a:	3401      	addeq	r4, #1
 8009f0c:	f021 0101 	bicne.w	r1, r1, #1
 8009f10:	1063      	asrs	r3, r4, #1
 8009f12:	0849      	lsrs	r1, r1, #1
 8009f14:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009f18:	07e2      	lsls	r2, r4, #31
 8009f1a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009f1e:	bf48      	it	mi
 8009f20:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8009f24:	460e      	mov	r6, r1
 8009f26:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8009f2a:	e782      	b.n	8009e32 <__ieee754_sqrt+0x32>
 8009f2c:	0ada      	lsrs	r2, r3, #11
 8009f2e:	3815      	subs	r0, #21
 8009f30:	055b      	lsls	r3, r3, #21
 8009f32:	2a00      	cmp	r2, #0
 8009f34:	d0fa      	beq.n	8009f2c <__ieee754_sqrt+0x12c>
 8009f36:	02d5      	lsls	r5, r2, #11
 8009f38:	d50a      	bpl.n	8009f50 <__ieee754_sqrt+0x150>
 8009f3a:	f1c1 0420 	rsb	r4, r1, #32
 8009f3e:	fa23 f404 	lsr.w	r4, r3, r4
 8009f42:	1e4d      	subs	r5, r1, #1
 8009f44:	408b      	lsls	r3, r1
 8009f46:	4322      	orrs	r2, r4
 8009f48:	1b41      	subs	r1, r0, r5
 8009f4a:	e789      	b.n	8009e60 <__ieee754_sqrt+0x60>
 8009f4c:	4608      	mov	r0, r1
 8009f4e:	e7f0      	b.n	8009f32 <__ieee754_sqrt+0x132>
 8009f50:	0052      	lsls	r2, r2, #1
 8009f52:	3101      	adds	r1, #1
 8009f54:	e7ef      	b.n	8009f36 <__ieee754_sqrt+0x136>
 8009f56:	4680      	mov	r8, r0
 8009f58:	e7bd      	b.n	8009ed6 <__ieee754_sqrt+0xd6>
 8009f5a:	bf00      	nop
 8009f5c:	7ff00000 	.word	0x7ff00000

08009f60 <_init>:
 8009f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f62:	bf00      	nop
 8009f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f66:	bc08      	pop	{r3}
 8009f68:	469e      	mov	lr, r3
 8009f6a:	4770      	bx	lr

08009f6c <_fini>:
 8009f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f6e:	bf00      	nop
 8009f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f72:	bc08      	pop	{r3}
 8009f74:	469e      	mov	lr, r3
 8009f76:	4770      	bx	lr
