// Fused MoE launcher (ported from exllamav3_ext/quant/exl3_moe.cu). Kernel bodies untouched;
// only the wrapper lost torch: at::Tensor -> raw pointers + explicit extents, TORCH_CHECK ->
// HELIOS_ASSERT, getCurrentCUDAStream() -> explicit Stream, CUDAGuard -> caller sets the device.
//
// Pruned instantiations: the fixed-bitrate kernels for K = 1, 2, 5, 6, 7, 8 are not built; those
// requests fall back to the runtime-bitrate (K = 0) instantiation, which selects the bitrate per
// projection inside the kernel at a small performance cost. See README_PORT.md.

#include <cuda_fp16.h>
#include "exl3_moe.cuh"

#include <cooperative_groups.h>
namespace cg = cooperative_groups;
#include "helios_shim.cuh"
#include "exl3_moe_instances.cuh"
#include "exl3_devctx.cuh"
#include <set>

namespace helios
{
namespace exl3
{
namespace
{

std::set<void*> moe_kernel_attr_set[MAX_DEVICES] = {};

// [K][cb - 1][N_off]: K = 0 switches Kg/Ku/Kd at runtime, K > 0 = compile-time Kg = Ku = Kd
fp_exl3_moe_kernel moe_kernel_instances[] =
{
    exl3_moe_kernel_k0_n128_cb1(), exl3_moe_kernel_k0_n256_cb1(), exl3_moe_kernel_k0_n128_cb2(), exl3_moe_kernel_k0_n256_cb2(),
    nullptr, nullptr, nullptr, nullptr,
    nullptr, nullptr, nullptr, nullptr,
    exl3_moe_kernel_k3_n128_cb1(), exl3_moe_kernel_k3_n256_cb1(), exl3_moe_kernel_k3_n128_cb2(), exl3_moe_kernel_k3_n256_cb2(),
    exl3_moe_kernel_k4_n128_cb1(), exl3_moe_kernel_k4_n256_cb1(), exl3_moe_kernel_k4_n128_cb2(), exl3_moe_kernel_k4_n256_cb2(),
    nullptr, nullptr, nullptr, nullptr,
    nullptr, nullptr, nullptr, nullptr,
    nullptr, nullptr, nullptr, nullptr,
    nullptr, nullptr, nullptr, nullptr
};

// Wide row tiles, as in exllamav3: [K], N = 128 shape, mul1 codebook only. The 16-row table above is
// indexed [K][cb-1][N_off]; these two are indexed [K] alone, because the wide tiles exist only for
// N = 128 and only for the mul1 codebook. Index K must hold the kernel COMPILED for bitrate K -
// the launcher looks up moe_kernel_instances_m*_m[K] with the weights' own bitrate and only falls
// back to the K = 0 runtime-bitrate instance when the slot is null. The k3 / k4 instantiations are
// therefore placed at slots 3 and 4, not packed at the front: filling them as a flat list puts the
// 4-bit kernel in slot 2, so 2-bit weights silently run a kernel that reads 4 bits per trellis word
// and the MoE output becomes garbage (a wrong instance selection is invisible - the launch
// succeeds and only the numbers are wrong). Slots 1, 2 and 5..8 were pruned from the build.
fp_exl3_moe_kernel moe_kernel_instances_m32[] =
{
    exl3_moe_kernel_k0_n128_cb2_m32(),   // K = 0: Kg/Ku/Kd chosen inside the kernel
    nullptr,                             // K = 1
    nullptr,                             // K = 2
    exl3_moe_kernel_k3_n128_cb2_m32(),   // K = 3
    exl3_moe_kernel_k4_n128_cb2_m32(),   // K = 4
    nullptr, nullptr, nullptr, nullptr
};
fp_exl3_moe_kernel moe_kernel_instances_m64[] =
{
    exl3_moe_kernel_k0_n128_cb2_m64(),   // K = 0: Kg/Ku/Kd chosen inside the kernel
    nullptr,                             // K = 1
    nullptr,                             // K = 2
    exl3_moe_kernel_k3_n128_cb2_m64(),   // K = 3
    exl3_moe_kernel_k4_n128_cb2_m64(),   // K = 4
    nullptr, nullptr, nullptr, nullptr
};

// The one place the fixed-point accumulator becomes fp32 again. The accumulation inside the MoE
// kernel is exact integer addition (order-independent); this is a single deterministic divide and
// round per element, so the result does not depend on which group finished first.
__global__ void moe_fp_to_f32_k(const long long* __restrict__ acc, float* __restrict__ out, size_t n)
{
    size_t i = (size_t)blockIdx.x * blockDim.x + threadIdx.x;
    if (i < n) out[i] = (float) ((double) acc[i] * (1.0 / 1099511627776.0));   // 2^-40
}

int current_device()
{
    int device = 0;
    cuda_check(cudaGetDevice(&device));
    return device;
}

} // namespace

int moe_max_concurrency(int device)
{
    int num_sms = DevCtx::instance().get_num_sms(device);
    return num_sms / MOE_SMS_PER_EXPERT;
}

void moe_grouped
(
    const void*         x,
    void*               y,
    const int64_t*      expert_count,
    const int64_t*      expert_offset,
    const int*          lpt_order,
    const int64_t*      token_sorted,
    const half*         weight_sorted,
    void*               temp_state_g,
    void*               temp_state_u,
    void*               temp_intermediate_g,
    void*               temp_intermediate_u,
    const ExpertTables& tables,
    int                 tokens,
    int                 hidden_dim,
    int                 intermediate_dim,
    int                 num_experts,
    int                 topk,
    int                 max_tokens_per_expert,
    int                 concurrency,
    int                 K_gate,
    int                 K_up,
    int                 K_down,
    bool                mcg,
    bool                mul1,
    float               act_limit,
    int                 act_function,
    int                 num_active,
    Stream              s
)
{
    // Nothing for the fused kernel to do
    if (num_active == 0) return;

    // Validate args
    HELIOS_ASSERT(x && y && expert_count && token_sorted && weight_sorted, "exl3_moe: null pointer");
    HELIOS_ASSERT(expert_offset && lpt_order, "exl3_moe: null pointer");
    HELIOS_ASSERT(tokens >= 1 && hidden_dim % 128 == 0 && intermediate_dim % 128 == 0,
                  "exl3_moe: hidden_dim and intermediate_dim must be multiples of 128");
    HELIOS_ASSERT(num_experts >= 1, "exl3_moe: num_experts must be >= 1");
    HELIOS_ASSERT(topk >= 1, "exl3_moe: topk must be >= 1");
    HELIOS_ASSERT(max_tokens_per_expert >= 1 && concurrency >= 1, "exl3_moe: bad scratch extents");
    HELIOS_ASSERT(tables.gate_trellis && tables.gate_suh && tables.gate_svh
               && tables.up_trellis   && tables.up_suh   && tables.up_svh
               && tables.down_trellis && tables.down_suh && tables.down_svh,
                  "exl3_moe: incomplete expert pointer table");

    HELIOS_ASSERT(mcg != mul1, "MoE kernel: Only mcg and mul1 codebooks are supported");
    const int cb_idx = mul1 ? 1 : 0;

    int K = 0;
    if (K_gate == K_up && K_up == K_down) K = K_gate;

    // Device properties
    int device = current_device();
    int num_sms = DevCtx::instance().get_num_sms(device);
    int* locks = DevCtx::instance().get_locks(device);

    // Launch. All blocks of the grid must be co-resident for the group barriers, so groups * width <= num_sms.
    // With a known number of active experts, launch only as many groups as there are experts and widen them to
    // use the freed SMs, up to MOE_MAX_SMS_PER_EXPERT
    int block_dim = EXL3_GEMM_BASE_THREADS * MOE_TILESIZE_K / 16;
    HELIOS_ASSERT(concurrency * MOE_SMS_PER_EXPERT <= num_sms, "Concurrency too high for device num_sms");
    int num_groups = MIN(concurrency, MOE_MAX_GROUPS);
    int group_size = MOE_SMS_PER_EXPERT;
    if (num_active > 0)
    {
        num_groups = MIN(num_groups, num_active);
        group_size = MIN(num_sms / num_groups, MOE_MAX_SMS_PER_EXPERT);
    }
    dim3 grid_dim(group_size, 1, num_groups);

    // Row tile per GEMM tile, as in exllamav3. The inner GEMM carries TILESIZE_M through its
    // accumulators, MMA loop, split-K scratch and epilogue, and the fused path now agrees bit for
    // bit across 16 / 32 / 64 on a greedy 128-token generation (both bugs that blocked wide tiles
    // are fixed: the multi-slice fp16-accumulator fold in exl3_gemm_inner, and the wide-tile
    // instance table being indexed by bitrate but filled as a flat list so 2-bit weights launched
    // the 4-bit kernel). Wide tiles exist for the mul1 codebook and the N = 128 tile shape only, so
    // choosing one forces N_off = 0. MTILE=32 is the DEFAULT: measured +5.8% prefill over 16 at 10.3k
    // (973 vs 920 tok/s, pipeline mode) with bit-identical output and no decode regression (59.4
    // tok/s at both). MTILE=64 is slower (888 tok/s) from its 3-CTA/SM occupancy. HELIOS_MOE_MTILE
    // still pins the choice; 16 recovers the narrow tile.
    int mt_env = getenv("HELIOS_MOE_MTILE") ? atoi(getenv("HELIOS_MOE_MTILE")) : 32;
    int m_tile = (mt_env == 32 || mt_env == 64) ? mt_env : 16;

    int N_off = 0;
    if (hidden_dim % 256 == 0 && intermediate_dim % 256 == 0) N_off = 1;

    fp_exl3_moe_kernel kernel;
    if (m_tile <= 16 || cb_idx != 1)
    {
        int sel = 4 * K + 2 * cb_idx + N_off;
        kernel = moe_kernel_instances[sel];
    }
    else
    {
        N_off = 0;   // wide tiles are N = 128 only
        kernel = (m_tile >= 64) ? moe_kernel_instances_m64[K] : moe_kernel_instances_m32[K];
        if (!kernel)
            kernel = (m_tile >= 64) ? moe_kernel_instances_m64[0] : moe_kernel_instances_m32[0];
    }
    if (!kernel)
    {
        // Fixed-bitrate instance for this K was pruned from the build: use the runtime-bitrate
        // variant, which picks Kg/Ku/Kd inside the kernel. The table is [K][cb - 1][N_off], so the
        // K = 0 row is indexed by the CODEBOOK as well: picking [N_off] alone would silently select
        // the mcg kernel for mul1 weights and decode garbage.
        HELIOS_ASSERT(K >= 1 && K <= 8, "exl3_moe: bit width out of range");
        kernel = moe_kernel_instances[2 * cb_idx + N_off];
    }
    HELIOS_ASSERT(kernel, "exl3_moe: no kernel instance");

    if (moe_kernel_attr_set[device].find((void*) kernel) == moe_kernel_attr_set[device].end())
    {
        cudaFuncSetAttribute(kernel, cudaFuncAttributeMaxDynamicSharedMemorySize, SMEM_MAX);
        moe_kernel_attr_set[device].insert((void*) kernel);
        cuda_check(cudaPeekAtLastError());
    }

    // The kernel accumulates into a 2^40 fixed-point int64 buffer, not `y`, because several groups
    // add a token's different experts into the same row concurrently and a float atomicAdd there is
    // order-dependent (see had_hf_r_128_d_inner). The scratch is cached per device and grown on
    // demand; it is zeroed every launch because the kernel only ever adds.
    const size_t out_n = (size_t) tokens * hidden_dim;
    long long* fp_scratch = DevCtx::instance().get_moe_fp_scratch(device, out_n);
    HELIOS_CUDA_CHECK(cudaMemsetAsync(fp_scratch, 0, out_n * sizeof(long long), s));

    const half* hidden_state_ptr = (const half*) x;
    half* temp_state_g_ptr = (half*) temp_state_g;
    half* temp_state_u_ptr = (half*) temp_state_u;
    half* temp_intermediate_g_ptr = (half*) temp_intermediate_g;
    half* temp_intermediate_u_ptr = (half*) temp_intermediate_u;
    long long* output_state_ptr = fp_scratch;

    void* kernelArgs[] =
    {
        &hidden_state_ptr,
        &temp_state_g_ptr,
        &temp_state_u_ptr,
        &temp_intermediate_g_ptr,
        &temp_intermediate_u_ptr,
        &output_state_ptr,
        (void*)& tables.gate_trellis,
        (void*)& tables.gate_suh,
        (void*)& tables.gate_svh,
        (void*)& tables.up_trellis,
        (void*)& tables.up_suh,
        (void*)& tables.up_svh,
        (void*)& tables.down_trellis,
        (void*)& tables.down_suh,
        (void*)& tables.down_svh,
        (void*)& expert_count,
        (void*)& expert_offset,
        (void*)& lpt_order,
        (void*)& token_sorted,
        (void*)& weight_sorted,
        (void*)& hidden_dim,
        (void*)& intermediate_dim,
        (void*)& num_experts,
        (void*)& topk,
        (void*)& max_tokens_per_expert,
        (void*)& num_groups,
        (void*)& act_limit,
        (void*)& act_function,
        (void*)& K_gate,
        (void*)& K_up,
        (void*)& K_down,
        (void*)& locks
    };

    // Fit the dynamic smem request to the device (static + dynamic <= opt-in limit).
    size_t smem_launch = SMEM_MAX;
    {
        int optin = 0;
        cudaDeviceGetAttribute(&optin, cudaDevAttrMaxSharedMemoryPerBlockOptin, current_device());
        cudaFuncAttributes fa{};
        cudaFuncGetAttributes(&fa, (void*) kernel);
        size_t avail = (size_t)optin > fa.sharedSizeBytes ? (size_t)optin - fa.sharedSizeBytes : 0;
        if (smem_launch > avail) smem_launch = avail;
    }
    // The kernel requests SMEM_MAX dynamic shared memory (> 48KB), which requires opting in.
    {
        cudaError_t ae = cudaFuncSetAttribute((void*) kernel,
                                              cudaFuncAttributeMaxDynamicSharedMemorySize, smem_launch);
        if (ae != cudaSuccess)
            fprintf(stderr, "[exl3_moe] cudaFuncSetAttribute(%d) failed: %s\n", (int)SMEM_MAX,
                    cudaGetErrorString(ae));
    }
    cudaError_t le = cudaLaunchKernel
    (
        (void*) kernel,
        grid_dim,
        block_dim,
        kernelArgs,
        smem_launch,
        s
    );
    if (le != cudaSuccess)
    {
        // diagnostic probes: which launch parameter is rejected?
        (void)cudaGetLastError();
        cudaError_t e1 = cudaLaunchKernel((void*)kernel, dim3(1,1,1), block_dim, kernelArgs, SMEM_MAX, s);
        (void)cudaGetLastError();
        cudaError_t e2 = cudaLaunchKernel((void*)kernel, dim3(1,1,1), dim3(256,1,1), kernelArgs, SMEM_MAX, s);
        (void)cudaGetLastError();
        cudaError_t e3 = cudaLaunchKernel((void*)kernel, grid_dim, dim3(256,1,1), kernelArgs, SMEM_MAX, s);
        fprintf(stderr, "[exl3_moe] probe: 1block/512t=%s 1block/256t=%s fullgrid/256t=%s\n",
                cudaGetErrorString(e1), cudaGetErrorString(e2), cudaGetErrorString(e3));
        (void)cudaGetLastError();
        // cross-device probe: does the same launch work on device 0?
        int orig_dev = -1; cudaGetDevice(&orig_dev);
        cudaSetDevice(0);
        cudaError_t e0 = cudaLaunchKernel((void*)kernel, dim3(1,1,1), dim3(256,1,1), kernelArgs, SMEM_MAX, s);
        fprintf(stderr, "[exl3_moe] probe on dev0 (stream from dev%d): %s\n", orig_dev, cudaGetErrorString(e0));
        (void)cudaGetLastError();
        cudaSetDevice(orig_dev);
        {
            cudaStreamCaptureStatus cs = cudaStreamCaptureStatusNone;
            cudaError_t qe = cudaStreamIsCapturing(s, &cs);
            cudaError_t qe2 = cudaStreamQuery(s);
            int sdev = -1;
            cudaStreamAttrValue av{};
            fprintf(stderr, "[exl3_moe] stream=%p is_capturing=%s query=%s cap_status=%d\n",
                    (void*)s, cudaGetErrorString(qe), cudaGetErrorString(qe2), (int)cs);
            (void)sdev; (void)av;
            (void)cudaGetLastError();
        }
        // warm-up: plain launch with this kernel on the current device, stream 0 (legacy)
        cudaError_t ew = cudaLaunchKernel((void*)kernel, dim3(1,1,1), dim3(256,1,1), kernelArgs, SMEM_MAX, 0);
        fprintf(stderr, "[exl3_moe] warm-up on dev%d legacy stream: %s\n", orig_dev, cudaGetErrorString(ew));
        (void)cudaGetLastError();
        int dev_now = -1; cudaGetDevice(&dev_now);
        cudaFuncAttributes fa{};
        cudaFuncGetAttributes(&fa, (void*) kernel);
        fprintf(stderr, "[exl3_moe] launch failed: grid=(%d,%d,%d) block=%d smem=%d dev=%d "
                        "static=%zu maxdyn=%zu regs=%d err=%s\n",
                grid_dim.x, grid_dim.y, grid_dim.z, block_dim, (int)SMEM_MAX, dev_now,
                fa.sharedSizeBytes, fa.maxDynamicSharedSizeBytes, fa.numRegs,
                cudaGetErrorString(le));
    }
    cuda_check(le);

    // One deterministic rounding from the fixed-point accumulator to fp32. This runs after the
    // kernel completes (same stream), so every group's contribution is already in, and it is the
    // only place the sum is converted back - the accumulation itself was exact integer addition.
    moe_fp_to_f32_k<<<(unsigned) ((out_n + 255) / 256), 256, 0, s>>>(fp_scratch, (float*) y, out_n);
    cuda_check(cudaPeekAtLastError());
}

} // namespace exl3
} // namespace helios