/*-------------------------------------------------------------------------
* Copyright (C) 2020, Esperanto Technologies Inc.
* The copyright to the computer program(s) herein is the
* property of Esperanto Technologies, Inc. All Rights Reserved.
* The program(s) may be used and/or copied only with
* the written permission of Esperanto Technologies and
* in accordance with the terms and conditions stipulated in the
* agreement/contract under which the program(s) have been supplied.
*-------------------------------------------------------------------------
*/

#include "esr_defines.h"
#include "hal_device.h"
#include "interrupt.h"
#include "pcie_int.h"
#include "bl2_asset_trk.h"
#include "bl2_firmware_update.h"
#include "bl2_thermal_power_monitor.h"
#include "bl2_link_mgmt.h"
#include "bl2_error_control.h"
#include "bl2_historical_extreme.h"
#include "bl2_minion_state.h"
#include "bl2_timer.h"
#include "command_dispatcher.h"

#include "sp_host_iface.h"
#include "sp_mm_iface.h"

#include "FreeRTOS.h"
#include "queue.h"
#include "semphr.h"
#include "task.h"

// Pending Device Management header to be generated
//#include "device_mngt_api.h"
#include "dm.h"

#include <inttypes.h>
#include <stdbool.h>
#include <stdio.h>

#define VQUEUE_TASK_PRIORITY 2
#define VQUEUE_STACK_SIZE    256

static TaskHandle_t g_pc_vq_task_handle;
static StackType_t g_pc_vq_task_stack[VQUEUE_STACK_SIZE];
static StaticTask_t g_pc_vq_task_ptr;

static TaskHandle_t g_mm_vq_task_handle;
static StackType_t g_mm_vq_task_stack[VQUEUE_STACK_SIZE];
static StaticTask_t g_mm_vq_task_ptr;

static void mm_vq_task(void *pvParameters);
static void pc_vq_task(void *pvParameters);

static void vqueue_pcie_isr(void)
{
    BaseType_t xHigherPriorityTaskWoken;
    const uint32_t ipi_trigger = *(volatile uint32_t *)R_PU_TRG_PCIE_BASEADDR;
    volatile uint32_t *const ipi_clear_ptr = (volatile uint32_t *)(R_PU_TRG_PCIE_SP_BASEADDR);

    xTaskNotifyFromISR(g_pc_vq_task_handle, ipi_trigger, eSetBits, &xHigherPriorityTaskWoken);

    *ipi_clear_ptr = ipi_trigger;

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}

static void vqueue_mm_isr(void)
{
    BaseType_t xHigherPriorityTaskWoken;
    const uint32_t ipi_trigger = *(volatile uint32_t *)R_PU_TRG_MMIN_BASEADDR;
    volatile uint32_t *const ipi_clear_ptr = (volatile uint32_t *)(R_PU_TRG_MMIN_SP_BASEADDR);

    xTaskNotifyFromISR(g_mm_vq_task_handle, ipi_trigger, eSetBits, &xHigherPriorityTaskWoken);

    *ipi_clear_ptr = ipi_trigger;

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}

static void create_pc_vq_task(void)
{
    // Create PCIe VQueue task
    g_pc_vq_task_handle = xTaskCreateStatic(pc_vq_task, "SP_PC_VQueue_Task", VQUEUE_STACK_SIZE,
                                            NULL, VQUEUE_TASK_PRIORITY, g_pc_vq_task_stack,
                                            &g_pc_vq_task_ptr);
    if (g_pc_vq_task_handle == NULL) {
        printf("xTaskCreateStatic(pc_vq_task) failed!\r\n");
    }
}

static void create_mm_vq_task(void)
{
    // Create MM VQueue task
    g_mm_vq_task_handle = xTaskCreateStatic(mm_vq_task, "SP_MM_VQueue_Task", VQUEUE_STACK_SIZE,
                                            NULL, VQUEUE_TASK_PRIORITY, g_mm_vq_task_stack,
                                            &g_mm_vq_task_ptr);
    if (g_mm_vq_task_handle == NULL) {
        printf("xTaskCreateStatic(mm_vq_task) failed!\r\n");
    }
}

static void pc_vq_task(void *pvParameters)
{
    (void)pvParameters;

    static uint8_t buffer[SP_HOST_SQ_MAX_ELEMENT_SIZE] __attribute__((aligned(8))) = { 0 };

    // Disable buffering on stdout
    setbuf(stdout, NULL);

    while (1) {
        uint32_t notificationValue;

        // ISRs set notification bits per ipi_trigger in case we want them - not currently using them
        xTaskNotifyWait(0, 0xFFFFFFFFU, &notificationValue, portMAX_DELAY);

        // Process as many new messages as possible
        while (1) {
            // Pop a command from SP<->PC VQueue
            int64_t length = SP_Host_Iface_SQ_Pop_Cmd(&buffer);

            // No new messages
            if (length <= 0) {
                break;
            }

            // Message with an invalid size
            if ((size_t)length < sizeof(struct cmd_header_t)) {
                printf("Invalid message: length = %" PRId64 ", min length %" PRIu64 "\r\n", length,
                       sizeof(struct cmd_header_t));
                break;
            }

            const struct cmd_header_t *const hdr = (void *)buffer;

            // Process new message
            switch (hdr->cmd_hdr.msg_id) {
#ifndef MAILBOX_SUPPORTED                
            case DM_CMD_GET_MODULE_MANUFACTURE_NAME:
            case DM_CMD_GET_MODULE_PART_NUMBER:
            case DM_CMD_GET_MODULE_SERIAL_NUMBER:
            case DM_CMD_GET_ASIC_CHIP_REVISION:
            case DM_CMD_GET_MODULE_PCIE_NUM_PORTS_MAX_SPEED:
            case DM_CMD_GET_MODULE_REVISION:
            case DM_CMD_GET_MODULE_FORM_FACTOR:
            case DM_CMD_GET_MODULE_MEMORY_VENDOR_PART_NUMBER:
            case DM_CMD_GET_MODULE_MEMORY_SIZE_MB:
            case DM_CMD_GET_MODULE_MEMORY_TYPE:
                // Process asset tracking service request cmd
                asset_tracking_process_request(hdr->cmd_hdr.msg_id);
                break;
            case DM_CMD_SET_FIRMWARE_UPDATE:
            case DM_CMD_GET_MODULE_FIRMWARE_REVISIONS:
            case DM_CMD_GET_FIRMWARE_BOOT_STATUS:
            case DM_CMD_SET_SP_BOOT_ROOT_CERT:
            case DM_CMD_SET_SW_BOOT_ROOT_CERT:
            case DM_CMD_RESET_ETSOC:
                // Process firmware service request cmd
                firmware_service_process_request(hdr->cmd_hdr.msg_id, (void *)buffer);
                break;
#endif
            case DM_CMD_GET_MODULE_POWER_STATE:
            case DM_CMD_SET_MODULE_POWER_STATE:
            case DM_CMD_GET_MODULE_STATIC_TDP_LEVEL:
            case DM_CMD_SET_MODULE_STATIC_TDP_LEVEL:
            case DM_CMD_GET_MODULE_TEMPERATURE_THRESHOLDS:
            case DM_CMD_SET_MODULE_TEMPERATURE_THRESHOLDS:
            case DM_CMD_GET_MODULE_CURRENT_TEMPERATURE:
            case DM_CMD_GET_MODULE_RESIDENCY_THROTTLE_STATES:
            case DM_CMD_GET_MODULE_POWER:
            case DM_CMD_GET_MODULE_VOLTAGE:
            case DM_CMD_GET_MODULE_UPTIME:
            case DM_CMD_GET_MODULE_MAX_TEMPERATURE:
                 thermal_power_monitoring_process(hdr->cmd_hdr.msg_id);
                 break;
            case DM_CMD_SET_PCIE_RESET:
            case DM_CMD_SET_PCIE_MAX_LINK_SPEED:
            case DM_CMD_SET_PCIE_LANE_WIDTH:
            case DM_CMD_SET_PCIE_RETRAIN_PHY:
            case DM_CMD_GET_MODULE_PCIE_ECC_UECC:
            case DM_CMD_GET_MODULE_DDR_ECC_UECC:
            case DM_CMD_GET_MODULE_SRAM_ECC_UECC:
            case DM_CMD_GET_MODULE_DDR_BW_COUNTER:
                 link_mgmt_process_request(hdr->cmd_hdr.msg_id);
                 break;
            case DM_CMD_SET_DDR_ECC_COUNT:
            case DM_CMD_SET_PCIE_ECC_COUNT:
            case DM_CMD_SET_SRAM_ECC_COUNT:
                 // Process set error control cmd
                 error_control_process_request(hdr->cmd_hdr.msg_id);
                 break;
            case DM_CMD_GET_MAX_MEMORY_ERROR:
            case DM_CMD_GET_MODULE_MAX_DDR_BW:
            case DM_CMD_GET_MODULE_MAX_THROTTLE_TIME:
                 historical_extreme_value_request(hdr->cmd_hdr.msg_id);
                 break;
            case DM_CMD_GET_MM_THREADS_STATE:
                 mm_state_process_request();
                 break;     
            default:
                printf("[PC VQ] Invalid message id: %" PRIu16 "\r\n", hdr->cmd_hdr.msg_id);
                printf("message length: %" PRIi64 ", buffer:\r\n", length);
                // TODO:
                // Implement error handler
                break;
            }
        }
    }
}

static void mm_vq_task(void *pvParameters)
{
    (void)pvParameters;

    static uint8_t buffer[SP_MM_SQ_MAX_ELEMENT_SIZE] __attribute__((aligned(8))) = { 0 };

    // Disable buffering on stdout
    setbuf(stdout, NULL);

    while (1) {
        uint32_t notificationValue;

        // ISRs set notification bits per ipi_trigger in case we want them - not currently using them
        xTaskNotifyWait(0, 0xFFFFFFFFU, &notificationValue, portMAX_DELAY);

        // Process as many new messages as possible
        while (1) {
            // Pop a command from SP<->MM VQueue
            int64_t length = SP_MM_Iface_SQ_Pop_Cmd(&buffer); 

            // No new messages
            if (length <= 0) {
                break;
            }

            // Message with an invalid size
            if ((size_t)length < sizeof(struct cmd_header_t)) {
                printf("Invalid message: length = %" PRId64 ", min length %" PRIu64 "\r\n", length,
                       sizeof(struct cmd_header_t));
                break;
            }

            const struct cmd_header_t *const hdr = (void *)buffer;

            // Process new message
            switch (hdr->cmd_hdr.msg_id) {
            default:
                printf("[MM VQ] Invalid message id: %" PRIu16 "\r\n", hdr->cmd_hdr.msg_id);
                printf("message length: %" PRIi64 ", buffer:\r\n", length);
                // TODO:
                // Implement error handler
                break;
            }
        }
    }
}

void sp_intf_init(void)
{
    /* Setup and Initialize the SP -> Host Transport layer*/
    SP_Host_Iface_SQ_Init();
    SP_Host_Iface_CQ_Init();
    
    create_pc_vq_task();
    INT_enableInterrupt(SPIO_PLIC_MBOX_HOST_INTR, 1, vqueue_pcie_isr);

    /* Setup and Initialize the SP -> MM Transport layer*/
    SP_MM_Iface_SQ_Init();
    SP_MM_Iface_CQ_Init();

    create_mm_vq_task();
    INT_enableInterrupt(SPIO_PLIC_MBOX_MMIN_INTR, 1, vqueue_mm_isr);
}
