@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF179 :|Found 9 by 9 bit equality operator ('==') un1_BytesReceived_3 (in view: work.UART_Packets(verilog))
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[5] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[4] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[3] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[2] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[20] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[19] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[18] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[17] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[16] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[15] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[14] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[13] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[12] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[11] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[10] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[9] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[8] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[7] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[6] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[31] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[30] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[29] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[28] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[27] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[26] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[25] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[24] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[23] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[22] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\controller.v":33:0:33:5|Removing sequential instance State[21] (in view: work.Controller(verilog)) because it does not drive other instances.
@N: FA113 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v":172:13:172:51|Pipelining module un1_BytesReceived_3. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v":135:0:135:5|Pushed in register opRxStream\\\[Length\\\].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock ipClk with period 20.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
