#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000bcdcf0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000c32f60_0 .net/s "A_O", 31 0, L_0000000000c3ad10;  1 drivers
v0000000000c34680_0 .var "Address", 31 0;
v0000000000c32ba0_0 .net "C_U_out", 8 0, L_0000000000c3cd90;  1 drivers
v0000000000c32380_0 .net "Carry", 0 0, v0000000000c33b40_0;  1 drivers
v0000000000c33960_0 .net "DO", 31 0, v0000000000c20a00_0;  1 drivers
v0000000000c32c40_0 .net "DO_CU", 31 0, v0000000000c16b00_0;  1 drivers
v0000000000c324c0_0 .net "Data_RAM_Out", 31 0, v0000000000c1eb30_0;  1 drivers
v0000000000c33140_0 .net "EX_ALU_OP", 3 0, v0000000000b819c0_0;  1 drivers
v0000000000c32560_0 .net "EX_Bit11_0", 31 0, v0000000000b80e80_0;  1 drivers
v0000000000c33280_0 .net "EX_Bit15_12", 3 0, v0000000000b81ce0_0;  1 drivers
v0000000000c32ce0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b7e6b0;  1 drivers
v0000000000c333c0_0 .net "EX_RF_Enable", 0 0, v0000000000b802a0_0;  1 drivers
v0000000000c34360_0 .net "EX_S_M", 0 0, v0000000000c17b40_0;  1 drivers
v0000000000c331e0_0 .net "EX_Shift_imm", 0 0, v0000000000b80520_0;  1 drivers
v0000000000c33460_0 .net "EX_addresing_modes", 7 0, v0000000000b808e0_0;  1 drivers
v0000000000c335a0_0 .net "EX_load_instr", 0 0, v0000000000b80980_0;  1 drivers
v0000000000c33820_0 .net "EX_mem_read_write", 0 0, v0000000000b80ac0_0;  1 drivers
v0000000000c33fa0_0 .net "EX_mem_size", 0 0, v0000000000b80b60_0;  1 drivers
v0000000000c33c80_0 .net "ID_B_instr", 0 0, L_0000000000b7e100;  1 drivers
v0000000000c32600_0 .net "ID_Bit15_12", 3 0, v0000000000c178c0_0;  1 drivers
v0000000000c33d20_0 .net "ID_Bit19_16", 3 0, v0000000000c17140_0;  1 drivers
v0000000000c33a00_0 .net "ID_Bit23_0", 23 0, v0000000000c17d20_0;  1 drivers
v0000000000c33aa0_0 .net "ID_Bit31_28", 3 0, v0000000000c15fc0_0;  1 drivers
v0000000000c34040_0 .net "ID_Bit3_0", 3 0, v0000000000c167e0_0;  1 drivers
v0000000000c326a0_0 .net "ID_CU", 9 0, v0000000000c1f030_0;  1 drivers
o0000000000bce9f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c340e0_0 .net "ID_addresing_modes", 7 0, o0000000000bce9f8;  0 drivers
v0000000000c34220_0 .net "IF_ID_Load", 0 0, v0000000000c1fcb0_0;  1 drivers
v0000000000c34400_0 .net "MEM_A_O", 31 0, v0000000000b95570_0;  1 drivers
v0000000000c344a0_0 .net "MEM_Bit15_12", 3 0, v0000000000b95610_0;  1 drivers
v0000000000c34720_0 .net "MEM_MUX3", 31 0, v0000000000b817e0_0;  1 drivers
v0000000000c34a40_0 .net "MEM_RF_Enable", 0 0, v0000000000b80ca0_0;  1 drivers
v0000000000c35580_0 .net "MEM_load_instr", 0 0, v0000000000b81420_0;  1 drivers
v0000000000c347c0_0 .net "MEM_mem_read_write", 0 0, v0000000000b814c0_0;  1 drivers
v0000000000c35260_0 .net "MEM_mem_size", 0 0, v0000000000b805c0_0;  1 drivers
v0000000000c349a0_0 .net "MUX1_signal", 1 0, v0000000000c1fdf0_0;  1 drivers
v0000000000c35800_0 .net "MUX2_signal", 1 0, v0000000000c1fa30_0;  1 drivers
v0000000000c34ea0_0 .net "MUX3_signal", 1 0, v0000000000c1eef0_0;  1 drivers
v0000000000c34860_0 .net "MUXControlUnit_signal", 0 0, v0000000000c1ec70_0;  1 drivers
v0000000000c358a0_0 .net/s "M_O", 31 0, L_0000000000b7ebf0;  1 drivers
v0000000000c34f40_0 .net "Next_PC", 31 0, v0000000000c17960_0;  1 drivers
v0000000000c34fe0_0 .net "PA", 31 0, v0000000000c2f950_0;  1 drivers
v0000000000c35300_0 .net "PB", 31 0, v0000000000c2fdb0_0;  1 drivers
v0000000000c35c60_0 .net "PC4", 31 0, L_0000000000c3d3d0;  1 drivers
v0000000000c34b80_0 .net "PCIN", 31 0, L_0000000000b7df40;  1 drivers
v0000000000c34e00_0 .net "PCO", 31 0, L_0000000000b7e1e0;  1 drivers
v0000000000c35940_0 .net "PC_RF_ld", 0 0, v0000000000c1f210_0;  1 drivers
v0000000000c34900_0 .net "PD", 31 0, v0000000000c31d90_0;  1 drivers
v0000000000c353a0_0 .net/s "PW", 31 0, L_0000000000b7dae0;  1 drivers
v0000000000c359e0_0 .var "Reset", 0 0;
v0000000000c35da0_0 .net "S", 0 0, L_0000000000b7ea30;  1 drivers
v0000000000c35440_0 .net "SEx4_out", 31 0, v0000000000c32ec0_0;  1 drivers
v0000000000c35e40_0 .net/s "SSE_out", 31 0, v0000000000c33be0_0;  1 drivers
v0000000000c35120_0 .net "S_M", 0 0, L_0000000000b7e170;  1 drivers
v0000000000c356c0_0 .net "TA", 31 0, L_0000000000c3d470;  1 drivers
v0000000000c34ae0_0 .net "WB_A_O", 31 0, v0000000000c17460_0;  1 drivers
v0000000000c34c20_0 .net "WB_Bit15_12", 3 0, v0000000000c17500_0;  1 drivers
v0000000000c354e0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c176e0_0;  1 drivers
v0000000000c35620_0 .net "WB_RF_Enable", 0 0, v0000000000c17aa0_0;  1 drivers
v0000000000c34cc0_0 .net "WB_load_instr", 0 0, v0000000000c16a60_0;  1 drivers
v0000000000c35080_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000c34d60_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000c351c0_0 .net "asserted", 0 0, L_0000000000b7da70;  1 drivers
v0000000000c35760_0 .net "bl", 0 0, L_0000000000b7f050;  1 drivers
v0000000000c35a80_0 .net "cc_alu_1", 3 0, L_0000000000c3cb10;  1 drivers
v0000000000c35b20_0 .net "cc_alu_2", 3 0, L_0000000000c3c7f0;  1 drivers
v0000000000c35bc0_0 .net "cc_main_alu_out", 3 0, L_0000000000c3c610;  1 drivers
v0000000000c35d00_0 .net "cc_out", 3 0, v0000000000c17a00_0;  1 drivers
v0000000000c3ddd0_0 .net "choose_ta_r_nop", 0 0, v0000000000b95ed0_0;  1 drivers
v0000000000c3d830_0 .var "clk", 0 0;
v0000000000c3d0b0_0 .var/i "code", 31 0;
v0000000000c3cbb0_0 .var "data", 31 0;
v0000000000c3d6f0_0 .net "ex_bl", 0 0, v0000000000b80f20_0;  1 drivers
v0000000000c3d150_0 .var/i "file", 31 0;
v0000000000c3d650_0 .net "mem_bl", 0 0, v0000000000b951b0_0;  1 drivers
v0000000000c3d510_0 .net "mux_out_1", 31 0, L_0000000000b7dbc0;  1 drivers
v0000000000c3d8d0_0 .net/s "mux_out_1_A", 31 0, v0000000000c170a0_0;  1 drivers
v0000000000c3d010_0 .net "mux_out_2", 31 0, L_0000000000b7e2c0;  1 drivers
v0000000000c3c930_0 .net/s "mux_out_2_B", 31 0, v0000000000c16920_0;  1 drivers
v0000000000c3ce30_0 .net "mux_out_3", 31 0, L_0000000000b7f1a0;  1 drivers
v0000000000c3d290_0 .net/s "mux_out_3_C", 31 0, v0000000000c17820_0;  1 drivers
v0000000000c3c9d0_0 .net "wb_bl", 0 0, v0000000000c17c80_0;  1 drivers
v0000000000c3dbf0_0 .var/i "x", 31 0;
L_0000000000c3b5d0 .part v0000000000c1f030_0, 6, 1;
S_0000000000bcd390 .scope module, "Cond_Is_Assert" "Cond_Is_Asserted" 2 205, 3 222 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000b7da70 .functor BUFZ 1, v0000000000b945d0_0, C4<0>, C4<0>, C4<0>;
v0000000000b956b0_0 .net "asserted", 0 0, L_0000000000b7da70;  alias, 1 drivers
v0000000000b945d0_0 .var "assrt", 0 0;
v0000000000b94cb0_0 .var/i "c", 31 0;
v0000000000b959d0_0 .net "cc_in", 3 0, v0000000000c17a00_0;  alias, 1 drivers
v0000000000b943f0_0 .net "instr_condition", 3 0, v0000000000c15fc0_0;  alias, 1 drivers
v0000000000b94ad0_0 .var/i "n", 31 0;
v0000000000b95a70_0 .var/i "v", 31 0;
v0000000000b94f30_0 .var/i "z", 31 0;
E_0000000000b5f290/0 .event edge, v0000000000b959d0_0, v0000000000b943f0_0, v0000000000b94f30_0, v0000000000b94cb0_0;
E_0000000000b5f290/1 .event edge, v0000000000b94ad0_0, v0000000000b95a70_0;
E_0000000000b5f290 .event/or E_0000000000b5f290/0, E_0000000000b5f290/1;
S_0000000000bcd520 .scope module, "Condition_Hand" "Condition_Handler" 2 208, 3 379 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b94850_0 .net "asserted", 0 0, L_0000000000b7da70;  alias, 1 drivers
v0000000000b94df0_0 .net "b_instr", 0 0, L_0000000000b7e100;  alias, 1 drivers
v0000000000b95ed0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b60f10 .event edge, v0000000000b956b0_0, v0000000000b94df0_0;
S_0000000000bcd6b0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 212, 3 519 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000b95d90_0 .net "A_O", 31 0, L_0000000000c3ad10;  alias, 1 drivers
v0000000000b94e90_0 .net "EXBL", 0 0, v0000000000b80f20_0;  alias, 1 drivers
v0000000000b94fd0_0 .net "EX_Bit15_12", 3 0, v0000000000b81ce0_0;  alias, 1 drivers
v0000000000b95070_0 .net "EX_RF_instr", 0 0, v0000000000b802a0_0;  alias, 1 drivers
v0000000000b95110_0 .net "EX_load_instr", 0 0, v0000000000b80980_0;  alias, 1 drivers
v0000000000b95f70_0 .net "EX_mem_read_write", 0 0, v0000000000b80ac0_0;  alias, 1 drivers
v0000000000b96010_0 .net "EX_mem_size", 0 0, v0000000000b80b60_0;  alias, 1 drivers
v0000000000b951b0_0 .var "MEMBL", 0 0;
v0000000000b95570_0 .var "MEM_A_O", 31 0;
v0000000000b95610_0 .var "MEM_Bit15_12", 3 0;
v0000000000b817e0_0 .var "MEM_MUX3", 31 0;
v0000000000b80ca0_0 .var "MEM_RF_Enable", 0 0;
v0000000000b81420_0 .var "MEM_load_instr", 0 0;
v0000000000b814c0_0 .var "MEM_mem_read_write", 0 0;
v0000000000b805c0_0 .var "MEM_mem_size", 0 0;
v0000000000b81560_0 .net "Reset", 0 0, v0000000000c359e0_0;  1 drivers
v0000000000b81920_0 .net "cc_main_alu_out", 3 0, L_0000000000c3c610;  alias, 1 drivers
v0000000000b80340_0 .net "clk", 0 0, v0000000000c3d830_0;  1 drivers
v0000000000b80160_0 .net "mux_out_3_C", 31 0, v0000000000c17820_0;  alias, 1 drivers
E_0000000000b61cd0 .event posedge, v0000000000b81560_0, v0000000000b80340_0;
S_0000000000abceb0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 187, 3 451 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /OUTPUT 1 "EXBL";
    .port_info 13 /OUTPUT 1 "ex_S_M";
    .port_info 14 /INPUT 32 "mux_out_1";
    .port_info 15 /INPUT 32 "mux_out_2";
    .port_info 16 /INPUT 32 "mux_out_3";
    .port_info 17 /INPUT 4 "ID_Bit15_12";
    .port_info 18 /INPUT 10 "ID_CU";
    .port_info 19 /INPUT 32 "ID_Bit11_0";
    .port_info 20 /INPUT 8 "ID_addresing_modes";
    .port_info 21 /INPUT 1 "clk";
    .port_info 22 /INPUT 1 "Reset";
    .port_info 23 /INPUT 1 "s_M";
v0000000000b80f20_0 .var "EXBL", 0 0;
v0000000000b819c0_0 .var "EX_ALU_OP", 3 0;
v0000000000b80e80_0 .var "EX_Bit11_0", 31 0;
v0000000000b81ce0_0 .var "EX_Bit15_12", 3 0;
v0000000000b802a0_0 .var "EX_RF_instr", 0 0;
v0000000000b80520_0 .var "EX_Shift_imm", 0 0;
v0000000000b808e0_0 .var "EX_addresing_modes", 7 0;
v0000000000b80980_0 .var "EX_load_instr", 0 0;
v0000000000b80ac0_0 .var "EX_mem_read_write", 0 0;
v0000000000b80b60_0 .var "EX_mem_size", 0 0;
v0000000000b80c00_0 .net "ID_Bit11_0", 31 0, v0000000000c16b00_0;  alias, 1 drivers
v0000000000b80fc0_0 .net "ID_Bit15_12", 3 0, v0000000000c178c0_0;  alias, 1 drivers
v0000000000ac1120_0 .net "ID_CU", 9 0, v0000000000c1f030_0;  alias, 1 drivers
v0000000000ac11c0_0 .net "ID_addresing_modes", 7 0, o0000000000bce9f8;  alias, 0 drivers
v0000000000ac09a0_0 .net "Reset", 0 0, v0000000000c359e0_0;  alias, 1 drivers
v0000000000b95b10_0 .net "clk", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c17b40_0 .var "ex_S_M", 0 0;
v0000000000c16420_0 .net "mux_out_1", 31 0, L_0000000000b7dbc0;  alias, 1 drivers
v0000000000c170a0_0 .var "mux_out_1_A", 31 0;
v0000000000c17000_0 .net "mux_out_2", 31 0, L_0000000000b7e2c0;  alias, 1 drivers
v0000000000c16920_0 .var "mux_out_2_B", 31 0;
v0000000000c17dc0_0 .net "mux_out_3", 31 0, L_0000000000b7f1a0;  alias, 1 drivers
v0000000000c17820_0 .var "mux_out_3_C", 31 0;
v0000000000c162e0_0 .net "s_M", 0 0, L_0000000000b7e170;  alias, 1 drivers
S_0000000000abd1d0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 125, 3 392 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c175a0_0 .net "DataOut", 31 0, v0000000000c20a00_0;  alias, 1 drivers
v0000000000c169c0_0 .net "Hazard_Unit_Ld", 0 0, v0000000000c1fcb0_0;  alias, 1 drivers
v0000000000c178c0_0 .var "ID_Bit15_12", 3 0;
v0000000000c17140_0 .var "ID_Bit19_16", 3 0;
v0000000000c17d20_0 .var "ID_Bit23_0", 23 0;
v0000000000c16b00_0 .var "ID_Bit31_0", 31 0;
v0000000000c15fc0_0 .var "ID_Bit31_28", 3 0;
v0000000000c167e0_0 .var "ID_Bit3_0", 3 0;
v0000000000c17960_0 .var "ID_Next_PC", 31 0;
v0000000000c166a0_0 .net "PC4", 31 0, L_0000000000c3d3d0;  alias, 1 drivers
v0000000000c15f20_0 .net "Reset", 0 0, v0000000000c359e0_0;  alias, 1 drivers
v0000000000c16ba0_0 .net "asserted", 0 0, L_0000000000b7da70;  alias, 1 drivers
v0000000000c171e0_0 .net "choose_ta_r_nop", 0 0, v0000000000b95ed0_0;  alias, 1 drivers
v0000000000c17320_0 .net "clk", 0 0, v0000000000c3d830_0;  alias, 1 drivers
S_0000000000a87520 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 224, 3 556 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000c17be0_0 .net "MEMBL", 0 0, v0000000000b951b0_0;  alias, 1 drivers
v0000000000c17780_0 .net "MEM_RF_Enable", 0 0, v0000000000b80ca0_0;  alias, 1 drivers
v0000000000c16600_0 .net "MEM_load_instr", 0 0, v0000000000b81420_0;  alias, 1 drivers
v0000000000c16740_0 .net "Reset", 0 0, v0000000000c359e0_0;  alias, 1 drivers
v0000000000c17c80_0 .var "WBBL", 0 0;
v0000000000c17aa0_0 .var "WB_RF_Enable", 0 0;
v0000000000c16a60_0 .var "WB_load_instr", 0 0;
v0000000000c16ce0_0 .net "alu_out", 31 0, v0000000000b95570_0;  alias, 1 drivers
v0000000000c16e20_0 .net "bit15_12", 3 0, v0000000000b95610_0;  alias, 1 drivers
v0000000000c16c40_0 .net "clk", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c17640_0 .net "data_r_out", 31 0, v0000000000c1eb30_0;  alias, 1 drivers
v0000000000c17460_0 .var "wb_alu_out", 31 0;
v0000000000c17500_0 .var "wb_bit15_12", 3 0;
v0000000000c176e0_0 .var "wb_data_r_out", 31 0;
S_0000000000a877a0 .scope module, "Status_register" "Status_register" 2 140, 3 203 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000c16240_0 .net "Reset", 0 0, v0000000000c359e0_0;  alias, 1 drivers
v0000000000c16d80_0 .net "S", 0 0, v0000000000c17b40_0;  alias, 1 drivers
v0000000000c16ec0_0 .net "cc_in", 3 0, L_0000000000c3c610;  alias, 1 drivers
v0000000000c17a00_0 .var "cc_out", 3 0;
v0000000000c16880_0 .net "clk", 0 0, v0000000000c3d830_0;  alias, 1 drivers
E_0000000000b61950 .event negedge, v0000000000b80340_0;
S_0000000000a8a190 .scope module, "alu_1" "alu" 2 115, 3 1271 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c16560_0 .net "A", 31 0, L_0000000000b7e1e0;  alias, 1 drivers
v0000000000c164c0_0 .net "Alu_Out", 3 0, L_0000000000c3cb10;  alias, 1 drivers
L_0000000000c3dfa8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c16060_0 .net "B", 31 0, L_0000000000c3dfa8;  1 drivers
L_0000000000c3e038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c16f60_0 .net "Cin", 0 0, L_0000000000c3e038;  1 drivers
L_0000000000c3dff0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c16100_0 .net "OPS", 3 0, L_0000000000c3dff0;  1 drivers
v0000000000c161a0_0 .var "OPS_result", 32 0;
v0000000000c16380_0 .net/s "S", 31 0, L_0000000000c3d3d0;  alias, 1 drivers
v0000000000c17280_0 .net *"_ivl_11", 0 0, L_0000000000c3da10;  1 drivers
v0000000000c173c0_0 .net *"_ivl_16", 0 0, L_0000000000c3d790;  1 drivers
v0000000000c18750_0 .net *"_ivl_3", 0 0, L_0000000000c3dc90;  1 drivers
v0000000000c189d0_0 .net *"_ivl_7", 0 0, L_0000000000c3d330;  1 drivers
v0000000000c19790_0 .var/i "ol", 31 0;
v0000000000c17f30_0 .var/i "tc", 31 0;
v0000000000c18bb0_0 .var/i "tn", 31 0;
v0000000000c18a70_0 .var/i "tv", 31 0;
v0000000000c195b0_0 .var/i "tz", 31 0;
E_0000000000b61e10/0 .event edge, v0000000000c16100_0, v0000000000c16560_0, v0000000000c16060_0, v0000000000c16f60_0;
E_0000000000b61e10/1 .event edge, v0000000000c161a0_0, v0000000000c19790_0;
E_0000000000b61e10 .event/or E_0000000000b61e10/0, E_0000000000b61e10/1;
L_0000000000c3dc90 .part v0000000000c18bb0_0, 0, 1;
L_0000000000c3d330 .part v0000000000c195b0_0, 0, 1;
L_0000000000c3da10 .part v0000000000c17f30_0, 0, 1;
L_0000000000c3cb10 .concat8 [ 1 1 1 1], L_0000000000c3d790, L_0000000000c3da10, L_0000000000c3d330, L_0000000000c3dc90;
L_0000000000c3d790 .part v0000000000c18a70_0, 0, 1;
L_0000000000c3d3d0 .part v0000000000c161a0_0, 0, 32;
S_0000000000a8a320 .scope module, "alu_2" "alu" 2 148, 3 1271 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c18b10_0 .net "A", 31 0, v0000000000c32ec0_0;  alias, 1 drivers
v0000000000c17fd0_0 .net "Alu_Out", 3 0, L_0000000000c3c7f0;  alias, 1 drivers
v0000000000c18110_0 .net "B", 31 0, v0000000000c17960_0;  alias, 1 drivers
L_0000000000c3e0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c18430_0 .net "Cin", 0 0, L_0000000000c3e0c8;  1 drivers
L_0000000000c3e080 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c187f0_0 .net "OPS", 3 0, L_0000000000c3e080;  1 drivers
v0000000000c19c90_0 .var "OPS_result", 32 0;
v0000000000c18070_0 .net/s "S", 31 0, L_0000000000c3d470;  alias, 1 drivers
v0000000000c190b0_0 .net *"_ivl_11", 0 0, L_0000000000c3d5b0;  1 drivers
v0000000000c19150_0 .net *"_ivl_16", 0 0, L_0000000000c3cc50;  1 drivers
v0000000000c184d0_0 .net *"_ivl_3", 0 0, L_0000000000c3d1f0;  1 drivers
v0000000000c191f0_0 .net *"_ivl_7", 0 0, L_0000000000c3dd30;  1 drivers
v0000000000c19830_0 .var/i "ol", 31 0;
v0000000000c19290_0 .var/i "tc", 31 0;
v0000000000c181b0_0 .var/i "tn", 31 0;
v0000000000c198d0_0 .var/i "tv", 31 0;
v0000000000c18c50_0 .var/i "tz", 31 0;
E_0000000000b61a50/0 .event edge, v0000000000c187f0_0, v0000000000c18b10_0, v0000000000c17960_0, v0000000000c18430_0;
E_0000000000b61a50/1 .event edge, v0000000000c19c90_0, v0000000000c19830_0;
E_0000000000b61a50 .event/or E_0000000000b61a50/0, E_0000000000b61a50/1;
L_0000000000c3d1f0 .part v0000000000c181b0_0, 0, 1;
L_0000000000c3dd30 .part v0000000000c18c50_0, 0, 1;
L_0000000000c3d5b0 .part v0000000000c19290_0, 0, 1;
L_0000000000c3c7f0 .concat8 [ 1 1 1 1], L_0000000000c3cc50, L_0000000000c3d5b0, L_0000000000c3dd30, L_0000000000c3d1f0;
L_0000000000c3cc50 .part v0000000000c198d0_0, 0, 1;
L_0000000000c3d470 .part v0000000000c19c90_0, 0, 32;
S_0000000000a8a4b0 .scope module, "alu_main" "alu" 2 196, 3 1271 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c18d90_0 .net "A", 31 0, v0000000000c170a0_0;  alias, 1 drivers
v0000000000c19510_0 .net "Alu_Out", 3 0, L_0000000000c3c610;  alias, 1 drivers
v0000000000c19470_0 .net "B", 31 0, L_0000000000b7e6b0;  alias, 1 drivers
v0000000000c193d0_0 .net "Cin", 0 0, v0000000000c33b40_0;  alias, 1 drivers
v0000000000c18570_0 .net "OPS", 3 0, v0000000000b819c0_0;  alias, 1 drivers
v0000000000c19dd0_0 .var "OPS_result", 32 0;
v0000000000c18cf0_0 .net/s "S", 31 0, L_0000000000c3ad10;  alias, 1 drivers
v0000000000c18e30_0 .net *"_ivl_11", 0 0, L_0000000000c3ac70;  1 drivers
v0000000000c19650_0 .net *"_ivl_16", 0 0, L_0000000000c3bad0;  1 drivers
v0000000000c182f0_0 .net *"_ivl_3", 0 0, L_0000000000c3b710;  1 drivers
v0000000000c19970_0 .net *"_ivl_7", 0 0, L_0000000000c3b7b0;  1 drivers
v0000000000c196f0_0 .var/i "ol", 31 0;
v0000000000c18ed0_0 .var/i "tc", 31 0;
v0000000000c19010_0 .var/i "tn", 31 0;
v0000000000c18610_0 .var/i "tv", 31 0;
v0000000000c18f70_0 .var/i "tz", 31 0;
E_0000000000b61f10/0 .event edge, v0000000000b819c0_0, v0000000000c170a0_0, v0000000000c19470_0, v0000000000c193d0_0;
E_0000000000b61f10/1 .event edge, v0000000000c19dd0_0, v0000000000c196f0_0;
E_0000000000b61f10 .event/or E_0000000000b61f10/0, E_0000000000b61f10/1;
L_0000000000c3b710 .part v0000000000c19010_0, 0, 1;
L_0000000000c3b7b0 .part v0000000000c18f70_0, 0, 1;
L_0000000000c3ac70 .part v0000000000c18ed0_0, 0, 1;
L_0000000000c3c610 .concat8 [ 1 1 1 1], L_0000000000c3bad0, L_0000000000c3ac70, L_0000000000c3b7b0, L_0000000000c3b710;
L_0000000000c3bad0 .part v0000000000c18610_0, 0, 1;
L_0000000000c3ad10 .part v0000000000c19dd0_0, 0, 32;
S_0000000000a87b00 .scope module, "control_unit1" "control_unit" 2 133, 3 7 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000b7e100 .functor BUFZ 1, v0000000000c1e450_0, C4<0>, C4<0>, C4<0>;
L_0000000000b7f050 .functor BUFZ 1, v0000000000c1e310_0, C4<0>, C4<0>, C4<0>;
L_0000000000b7ea30 .functor BUFZ 1, v0000000000c1e1d0_0, C4<0>, C4<0>, C4<0>;
v0000000000c186b0_0 .net "A", 31 0, v0000000000c16b00_0;  alias, 1 drivers
v0000000000c18890_0 .net "BL", 0 0, L_0000000000b7f050;  alias, 1 drivers
v0000000000c18930_0 .net "C_U_out", 8 0, L_0000000000c3cd90;  alias, 1 drivers
v0000000000c18250_0 .net "ID_B_instr", 0 0, L_0000000000b7e100;  alias, 1 drivers
v0000000000c19330_0 .net "Reset", 0 0, v0000000000c359e0_0;  alias, 1 drivers
v0000000000c19a10_0 .net "S", 0 0, L_0000000000b7ea30;  alias, 1 drivers
v0000000000c19ab0_0 .net *"_ivl_11", 0 0, v0000000000c1e590_0;  1 drivers
v0000000000c19b50_0 .net *"_ivl_17", 3 0, v0000000000c1fc10_0;  1 drivers
v0000000000c18390_0 .net *"_ivl_21", 0 0, v0000000000c1e4f0_0;  1 drivers
v0000000000c19bf0_0 .net *"_ivl_26", 0 0, v0000000000c1e8b0_0;  1 drivers
v0000000000c19d30_0 .net *"_ivl_3", 0 0, v0000000000c1f8f0_0;  1 drivers
v0000000000c1fad0_0 .net *"_ivl_7", 0 0, v0000000000c1e950_0;  1 drivers
v0000000000c1fc10_0 .var "alu_op", 3 0;
v0000000000c1f490_0 .net "asserted", 0 0, L_0000000000b7da70;  alias, 1 drivers
v0000000000c1e310_0 .var "b_bl", 0 0;
v0000000000c1e450_0 .var "b_instr", 0 0;
v0000000000c1e1d0_0 .var "change", 0 0;
v0000000000c1e9f0_0 .net "clk", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c1dff0_0 .var "instr", 2 0;
v0000000000c1e590_0 .var "l_instr", 0 0;
v0000000000c1e4f0_0 .var "m_rw", 0 0;
v0000000000c1e8b0_0 .var "m_size", 0 0;
v0000000000c1ea90_0 .var "r_sr_off", 0 0;
v0000000000c1e950_0 .var "rf_instr", 0 0;
v0000000000c1f8f0_0 .var "s_imm", 0 0;
E_0000000000b61c10/0 .event edge, v0000000000b81560_0, v0000000000b80c00_0, v0000000000c1dff0_0, v0000000000c1e590_0;
E_0000000000b61c10/1 .event edge, v0000000000c1e310_0;
E_0000000000b61c10 .event/or E_0000000000b61c10/0, E_0000000000b61c10/1;
LS_0000000000c3cd90_0_0 .concat8 [ 1 1 4 1], v0000000000c1e950_0, v0000000000c1e590_0, v0000000000c1fc10_0, v0000000000c1f8f0_0;
LS_0000000000c3cd90_0_4 .concat8 [ 1 1 0 0], v0000000000c1e4f0_0, v0000000000c1e8b0_0;
L_0000000000c3cd90 .concat8 [ 7 2 0 0], LS_0000000000c3cd90_0_0, LS_0000000000c3cd90_0_4;
S_0000000000a87c90 .scope module, "data_ram" "data_ram256x8" 2 216, 3 618 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c1f5d0_0 .net "Address", 31 0, v0000000000b95570_0;  alias, 1 drivers
v0000000000c1e090_0 .net "DataIn", 31 0, v0000000000b817e0_0;  alias, 1 drivers
v0000000000c1eb30_0 .var "DataOut", 31 0;
v0000000000c1e630 .array "Mem", 255 0, 7 0;
v0000000000c1f530_0 .net "ReadWrite", 0 0, v0000000000b814c0_0;  alias, 1 drivers
v0000000000c1e6d0_0 .net "Size", 0 0, v0000000000b805c0_0;  alias, 1 drivers
E_0000000000b61410/0 .event edge, v0000000000b805c0_0, v0000000000b817e0_0, v0000000000b95570_0, v0000000000b814c0_0;
E_0000000000b61410/1 .event edge, v0000000000c17640_0;
E_0000000000b61410 .event/or E_0000000000b61410/0, E_0000000000b61410/1;
S_0000000000a87e20 .scope module, "h_u" "hazard_unit" 2 238, 3 782 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000c1f350_0 .net "EX_Bit15_12", 3 0, v0000000000b81ce0_0;  alias, 1 drivers
v0000000000c1ebd0_0 .net "EX_RF_Enable", 0 0, v0000000000b802a0_0;  alias, 1 drivers
v0000000000c1e130_0 .net "EX_load_instr", 0 0, v0000000000b80980_0;  alias, 1 drivers
v0000000000c1f170_0 .net "ID_Bit19_16", 3 0, v0000000000c17140_0;  alias, 1 drivers
v0000000000c1e770_0 .net "ID_Bit3_0", 3 0, v0000000000c167e0_0;  alias, 1 drivers
v0000000000c1fb70_0 .net "ID_shift_imm", 0 0, L_0000000000c3b5d0;  1 drivers
v0000000000c1fcb0_0 .var "IF_ID_load", 0 0;
v0000000000c1e810_0 .net "MEM_Bit15_12", 3 0, v0000000000b95610_0;  alias, 1 drivers
v0000000000c1f990_0 .net "MEM_RF_Enable", 0 0, v0000000000b80ca0_0;  alias, 1 drivers
v0000000000c1fdf0_0 .var "MUX1_signal", 1 0;
v0000000000c1fa30_0 .var "MUX2_signal", 1 0;
v0000000000c1eef0_0 .var "MUX3_signal", 1 0;
v0000000000c1ec70_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c1f210_0 .var "PC_RF_load", 0 0;
v0000000000c1edb0_0 .net "WB_Bit15_12", 3 0, v0000000000c17500_0;  alias, 1 drivers
v0000000000c1f670_0 .net "WB_RF_Enable", 0 0, v0000000000c17aa0_0;  alias, 1 drivers
v0000000000c1f0d0_0 .net "clk", 0 0, v0000000000c3d830_0;  alias, 1 drivers
E_0000000000b62090/0 .event edge, v0000000000b95110_0, v0000000000c167e0_0, v0000000000b94fd0_0, v0000000000c1fb70_0;
E_0000000000b62090/1 .event edge, v0000000000c17140_0, v0000000000c17aa0_0, v0000000000c17500_0, v0000000000b80ca0_0;
E_0000000000b62090/2 .event edge, v0000000000b95610_0, v0000000000b95070_0;
E_0000000000b62090 .event/or E_0000000000b62090/0, E_0000000000b62090/1, E_0000000000b62090/2;
S_0000000000a98420 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 136, 3 691 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "HF_U";
    .port_info 4 /OUTPUT 10 "MUX_Out";
    .port_info 5 /OUTPUT 1 "S_M";
L_0000000000b7e170 .functor BUFZ 1, v0000000000c1ef90_0, C4<0>, C4<0>, C4<0>;
v0000000000c1ed10_0 .net "BL", 0 0, L_0000000000b7f050;  alias, 1 drivers
v0000000000c1f2b0_0 .net "C_U", 8 0, L_0000000000c3cd90;  alias, 1 drivers
v0000000000c1ee50_0 .net "HF_U", 0 0, v0000000000c1ec70_0;  alias, 1 drivers
v0000000000c1f710_0 .net "MUX_Out", 9 0, v0000000000c1f030_0;  alias, 1 drivers
v0000000000c1f3f0_0 .net "S", 0 0, L_0000000000b7ea30;  alias, 1 drivers
v0000000000c1f7b0_0 .net "S_M", 0 0, L_0000000000b7e170;  alias, 1 drivers
v0000000000c1ef90_0 .var "change", 0 0;
v0000000000c1f030_0 .var "salida", 9 0;
E_0000000000b612d0 .event edge, v0000000000c1ec70_0, v0000000000c18890_0, v0000000000c18930_0, v0000000000c19a10_0;
S_0000000000bc8780 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 117, 3 722 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b7df40 .functor BUFZ 32, v0000000000c1e270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c1df50_0 .net "A", 31 0, L_0000000000c3d3d0;  alias, 1 drivers
v0000000000c1f850_0 .net "B", 31 0, L_0000000000c3d470;  alias, 1 drivers
v0000000000c1fd50_0 .net "MUX_Out", 31 0, L_0000000000b7df40;  alias, 1 drivers
v0000000000c1e270_0 .var "salida", 31 0;
v0000000000c1e3b0_0 .net "sig", 0 0, v0000000000b95ed0_0;  alias, 1 drivers
E_0000000000b61290 .event edge, v0000000000b95ed0_0, v0000000000c166a0_0, v0000000000c18070_0;
S_0000000000bc8aa0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 202, 3 722 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b7e6b0 .functor BUFZ 32, v0000000000c20b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c20d20_0 .net "A", 31 0, v0000000000c16920_0;  alias, 1 drivers
v0000000000c21220_0 .net "B", 31 0, v0000000000c33be0_0;  alias, 1 drivers
v0000000000c20000_0 .net "MUX_Out", 31 0, L_0000000000b7e6b0;  alias, 1 drivers
v0000000000c20b40_0 .var "salida", 31 0;
v0000000000c208c0_0 .net "sig", 0 0, v0000000000b80520_0;  alias, 1 drivers
E_0000000000b623d0 .event edge, v0000000000b80520_0, v0000000000c16920_0, v0000000000c21220_0;
S_0000000000bc8910 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 220, 3 722 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b7ebf0 .functor BUFZ 32, v0000000000c200a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c214a0_0 .net "A", 31 0, v0000000000b95570_0;  alias, 1 drivers
v0000000000c20780_0 .net "B", 31 0, v0000000000c1eb30_0;  alias, 1 drivers
v0000000000c215e0_0 .net "MUX_Out", 31 0, L_0000000000b7ebf0;  alias, 1 drivers
v0000000000c200a0_0 .var "salida", 31 0;
v0000000000c203c0_0 .net "sig", 0 0, v0000000000b81420_0;  alias, 1 drivers
E_0000000000b66f10 .event edge, v0000000000b81420_0, v0000000000b95570_0, v0000000000c17640_0;
S_0000000000bc8c30 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 228, 3 722 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b7dae0 .functor BUFZ 32, v0000000000c219a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c21040_0 .net "A", 31 0, v0000000000c17460_0;  alias, 1 drivers
v0000000000c20960_0 .net "B", 31 0, v0000000000c176e0_0;  alias, 1 drivers
v0000000000c20640_0 .net "MUX_Out", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c219a0_0 .var "salida", 31 0;
v0000000000c21680_0 .net "sig", 0 0, v0000000000c16a60_0;  alias, 1 drivers
E_0000000000b66fd0 .event edge, v0000000000c16a60_0, v0000000000c17460_0, v0000000000c176e0_0;
S_0000000000bc8140 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 164, 3 666 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b7dbc0 .functor BUFZ 32, v0000000000c20aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c1ff60_0 .net "A_O", 31 0, L_0000000000c3ad10;  alias, 1 drivers
v0000000000c21b80_0 .net "HF_U", 1 0, v0000000000c1fdf0_0;  alias, 1 drivers
v0000000000c21720_0 .net "MUX_Out", 31 0, L_0000000000b7dbc0;  alias, 1 drivers
v0000000000c20140_0 .net "M_O", 31 0, L_0000000000b7ebf0;  alias, 1 drivers
v0000000000c212c0_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c201e0_0 .net "X", 31 0, v0000000000c2f950_0;  alias, 1 drivers
v0000000000c20aa0_0 .var "salida", 31 0;
E_0000000000b68d90/0 .event edge, v0000000000c1fdf0_0, v0000000000c201e0_0, v0000000000b95d90_0, v0000000000c215e0_0;
E_0000000000b68d90/1 .event edge, v0000000000c20640_0;
E_0000000000b68d90 .event/or E_0000000000b68d90/0, E_0000000000b68d90/1;
S_0000000000bc7e20 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 167, 3 666 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b7e2c0 .functor BUFZ 32, v0000000000c21a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c20280_0 .net "A_O", 31 0, L_0000000000c3ad10;  alias, 1 drivers
v0000000000c20320_0 .net "HF_U", 1 0, v0000000000c1fa30_0;  alias, 1 drivers
v0000000000c20dc0_0 .net "MUX_Out", 31 0, L_0000000000b7e2c0;  alias, 1 drivers
v0000000000c20460_0 .net "M_O", 31 0, L_0000000000b7ebf0;  alias, 1 drivers
v0000000000c210e0_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c20500_0 .net "X", 31 0, v0000000000c2fdb0_0;  alias, 1 drivers
v0000000000c21a40_0 .var "salida", 31 0;
E_0000000000b69290/0 .event edge, v0000000000c1fa30_0, v0000000000c20500_0, v0000000000b95d90_0, v0000000000c215e0_0;
E_0000000000b69290/1 .event edge, v0000000000c20640_0;
E_0000000000b69290 .event/or E_0000000000b69290/0, E_0000000000b69290/1;
S_0000000000bc85f0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 170, 3 666 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b7f1a0 .functor BUFZ 32, v0000000000c21900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c21e00_0 .net "A_O", 31 0, L_0000000000c3ad10;  alias, 1 drivers
v0000000000c21860_0 .net "HF_U", 1 0, v0000000000c1eef0_0;  alias, 1 drivers
v0000000000c20e60_0 .net "MUX_Out", 31 0, L_0000000000b7f1a0;  alias, 1 drivers
v0000000000c21c20_0 .net "M_O", 31 0, L_0000000000b7ebf0;  alias, 1 drivers
v0000000000c21540_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c217c0_0 .net "X", 31 0, v0000000000c31d90_0;  alias, 1 drivers
v0000000000c21900_0 .var "salida", 31 0;
E_0000000000b6a710/0 .event edge, v0000000000c1eef0_0, v0000000000c217c0_0, v0000000000b95d90_0, v0000000000c215e0_0;
E_0000000000b6a710/1 .event edge, v0000000000c20640_0;
E_0000000000b6a710 .event/or E_0000000000b6a710/0, E_0000000000b6a710/1;
S_0000000000bc7fb0 .scope module, "ram1" "inst_ram256x8" 2 80, 3 586 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000c206e0_0 .net "Address", 31 0, L_0000000000b7e1e0;  alias, 1 drivers
v0000000000c20a00_0 .var "DataOut", 31 0;
v0000000000c20be0 .array "Mem", 255 0, 7 0;
E_0000000000b68c10 .event edge, v0000000000c16560_0, v0000000000c175a0_0;
S_0000000000bc82d0 .scope module, "register_file_1" "register_file" 2 160, 3 1091 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
    .port_info 13 /INPUT 1 "BL";
L_0000000000b7e1e0 .functor BUFZ 32, v0000000000c2d250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c31b10_0 .net "BL", 0 0, v0000000000c17c80_0;  alias, 1 drivers
v0000000000c31bb0_0 .net "C", 3 0, v0000000000c17500_0;  alias, 1 drivers
v0000000000c31e30_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c30f30_0 .net "E", 15 0, v0000000000c2fa90_0;  1 drivers
v0000000000c30990_0 .net "HZPCld", 0 0, v0000000000c1f210_0;  alias, 1 drivers
v0000000000c30fd0_0 .net "MO", 31 0, v0000000000c2e870_0;  1 drivers
v0000000000c31070_0 .net/s "PA", 31 0, v0000000000c2f950_0;  alias, 1 drivers
v0000000000c31110_0 .net/s "PB", 31 0, v0000000000c2fdb0_0;  alias, 1 drivers
v0000000000c311b0_0 .net "PCin", 31 0, L_0000000000b7df40;  alias, 1 drivers
v0000000000c312f0_0 .net/s "PCout", 31 0, L_0000000000b7e1e0;  alias, 1 drivers
v0000000000c31390_0 .net/s "PD", 31 0, v0000000000c31d90_0;  alias, 1 drivers
v0000000000c314d0_0 .net/s "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c31570_0 .net/s "Q0", 31 0, v0000000000c21ae0_0;  1 drivers
v0000000000c31610_0 .net/s "Q1", 31 0, v0000000000c21180_0;  1 drivers
v0000000000c31750_0 .net/s "Q10", 31 0, v0000000000c2d930_0;  1 drivers
v0000000000c317f0_0 .net/s "Q11", 31 0, v0000000000c2c5d0_0;  1 drivers
v0000000000c31890_0 .net/s "Q12", 31 0, v0000000000c2d430_0;  1 drivers
v0000000000c31930_0 .net/s "Q13", 31 0, v0000000000c2d070_0;  1 drivers
v0000000000c32d80_0 .net/s "Q14", 31 0, v0000000000c2dcf0_0;  1 drivers
v0000000000c34180_0 .net/s "Q15", 31 0, v0000000000c2d250_0;  1 drivers
v0000000000c342c0_0 .net/s "Q2", 31 0, v0000000000c2cfd0_0;  1 drivers
v0000000000c321a0_0 .net/s "Q3", 31 0, v0000000000c2dd90_0;  1 drivers
v0000000000c32920_0 .net/s "Q4", 31 0, v0000000000c2d610_0;  1 drivers
v0000000000c33dc0_0 .net/s "Q5", 31 0, v0000000000c2c0d0_0;  1 drivers
v0000000000c32e20_0 .net/s "Q6", 31 0, v0000000000c2e9b0_0;  1 drivers
v0000000000c32100_0 .net/s "Q7", 31 0, v0000000000c2e190_0;  1 drivers
v0000000000c336e0_0 .net/s "Q8", 31 0, v0000000000c302b0_0;  1 drivers
v0000000000c32880_0 .net/s "Q9", 31 0, v0000000000c2e370_0;  1 drivers
o0000000000bd3a38 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c33780_0 .net "R15MO", 1 0, o0000000000bd3a38;  0 drivers
v0000000000c34540_0 .net "RFLd", 0 0, v0000000000c17aa0_0;  alias, 1 drivers
v0000000000c31fc0_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
v0000000000c329c0_0 .net "SA", 3 0, v0000000000c17140_0;  alias, 1 drivers
v0000000000c33320_0 .net "SB", 3 0, v0000000000c167e0_0;  alias, 1 drivers
L_0000000000c3db50 .part v0000000000c2fa90_0, 15, 1;
L_0000000000c3d970 .part v0000000000c2fa90_0, 0, 1;
L_0000000000c3ccf0 .part v0000000000c2fa90_0, 1, 1;
L_0000000000c3ced0 .part v0000000000c2fa90_0, 2, 1;
L_0000000000c3ca70 .part v0000000000c2fa90_0, 3, 1;
L_0000000000c3dab0 .part v0000000000c2fa90_0, 4, 1;
L_0000000000c3de70 .part v0000000000c2fa90_0, 5, 1;
L_0000000000c3c890 .part v0000000000c2fa90_0, 6, 1;
L_0000000000c3cf70 .part v0000000000c2fa90_0, 7, 1;
L_0000000000c3ae50 .part v0000000000c2fa90_0, 8, 1;
L_0000000000c3c110 .part v0000000000c2fa90_0, 9, 1;
L_0000000000c3a450 .part v0000000000c2fa90_0, 10, 1;
L_0000000000c3a630 .part v0000000000c2fa90_0, 11, 1;
L_0000000000c3b670 .part v0000000000c2fa90_0, 12, 1;
L_0000000000c3a9f0 .part v0000000000c2fa90_0, 13, 1;
L_0000000000c3c2f0 .part v0000000000c2fa90_0, 14, 1;
S_0000000000bc8460 .scope module, "R0" "register" 3 1123, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c21400_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c20c80_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c21ae0_0 .var/s "Q", 31 0;
v0000000000c205a0_0 .net "RFLd", 0 0, L_0000000000c3d970;  1 drivers
v0000000000c20f00_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2b3d0 .scope module, "R1" "register" 3 1124, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c20fa0_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c20820_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c21180_0 .var/s "Q", 31 0;
v0000000000c21cc0_0 .net "RFLd", 0 0, L_0000000000c3ccf0;  1 drivers
v0000000000c21360_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2b560 .scope module, "R10" "register" 3 1133, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c21d60_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2cb70_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2d930_0 .var/s "Q", 31 0;
v0000000000c2d110_0 .net "RFLd", 0 0, L_0000000000c3a450;  1 drivers
v0000000000c2c170_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2ba10 .scope module, "R11" "register" 3 1134, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2d1b0_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2c530_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2c5d0_0 .var/s "Q", 31 0;
v0000000000c2d9d0_0 .net "RFLd", 0 0, L_0000000000c3a630;  1 drivers
v0000000000c2c990_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2a110 .scope module, "R12" "register" 3 1135, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2d390_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2ca30_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2d430_0 .var/s "Q", 31 0;
v0000000000c2cad0_0 .net "RFLd", 0 0, L_0000000000c3b670;  1 drivers
v0000000000c2db10_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2b240 .scope module, "R13" "register" 3 1136, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2c850_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2cdf0_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2d070_0 .var/s "Q", 31 0;
v0000000000c2ccb0_0 .net "RFLd", 0 0, L_0000000000c3a9f0;  1 drivers
v0000000000c2dbb0_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2b6f0 .scope module, "R14" "register" 3 1137, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2c3f0_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2dc50_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2dcf0_0 .var/s "Q", 31 0;
v0000000000c2cd50_0 .net "RFLd", 0 0, L_0000000000c3c2f0;  1 drivers
v0000000000c2c670_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2b880 .scope module, "R15" "PCregister" 3 1138, 3 1250 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2c8f0_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2d2f0_0 .net "HZPCld", 0 0, v0000000000c1f210_0;  alias, 1 drivers
v0000000000c2cc10_0 .net "MOin", 31 0, v0000000000c2e870_0;  alias, 1 drivers
v0000000000c2d250_0 .var "Q", 31 0;
v0000000000c2ce90_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c29f80 .scope module, "R2" "register" 3 1125, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2c490_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2cf30_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2cfd0_0 .var/s "Q", 31 0;
v0000000000c2c2b0_0 .net "RFLd", 0 0, L_0000000000c3ced0;  1 drivers
v0000000000c2bf90_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2bba0 .scope module, "R3" "register" 3 1126, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2c710_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2d6b0_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2dd90_0 .var/s "Q", 31 0;
v0000000000c2c7b0_0 .net "RFLd", 0 0, L_0000000000c3ca70;  1 drivers
v0000000000c2d4d0_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2a750 .scope module, "R4" "register" 3 1127, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2d570_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2de30_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2d610_0 .var/s "Q", 31 0;
v0000000000c2d750_0 .net "RFLd", 0 0, L_0000000000c3dab0;  1 drivers
v0000000000c2d7f0_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2ad90 .scope module, "R5" "register" 3 1128, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2c030_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2d890_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2c0d0_0 .var/s "Q", 31 0;
v0000000000c2da70_0 .net "RFLd", 0 0, L_0000000000c3de70;  1 drivers
v0000000000c2c210_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2a8e0 .scope module, "R6" "register" 3 1129, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2c350_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c300d0_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2e9b0_0 .var/s "Q", 31 0;
v0000000000c2e050_0 .net "RFLd", 0 0, L_0000000000c3c890;  1 drivers
v0000000000c2e0f0_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2bd30 .scope module, "R7" "register" 3 1130, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c30530_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2eeb0_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2e190_0 .var/s "Q", 31 0;
v0000000000c2f090_0 .net "RFLd", 0 0, L_0000000000c3cf70;  1 drivers
v0000000000c30170_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2b0b0 .scope module, "R8" "register" 3 1131, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c30210_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2ef50_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c302b0_0 .var/s "Q", 31 0;
v0000000000c2f630_0 .net "RFLd", 0 0, L_0000000000c3ae50;  1 drivers
v0000000000c2e2d0_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2a2a0 .scope module, "R9" "register" 3 1132, 3 1236 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c2fd10_0 .net "CLK", 0 0, v0000000000c3d830_0;  alias, 1 drivers
v0000000000c2e230_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c2e370_0 .var/s "Q", 31 0;
v0000000000c2f4f0_0 .net "RFLd", 0 0, L_0000000000c3c110;  1 drivers
v0000000000c2f6d0_0 .net "RST", 0 0, v0000000000c359e0_0;  alias, 1 drivers
S_0000000000c2af20 .scope module, "bc" "binary_decoder" 3 1106, 3 1143 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c2ee10_0 .net "C", 3 0, v0000000000c17500_0;  alias, 1 drivers
v0000000000c2fa90_0 .var "E", 15 0;
v0000000000c2ec30_0 .net "Ld", 0 0, v0000000000c17aa0_0;  alias, 1 drivers
E_0000000000b6af50 .event edge, v0000000000c17aa0_0, v0000000000c17500_0;
S_0000000000c2a5c0 .scope module, "muxA" "multiplexer" 3 1109, 3 1175 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c2ecd0_0 .net "I0", 31 0, v0000000000c21ae0_0;  alias, 1 drivers
v0000000000c2f1d0_0 .net "I1", 31 0, v0000000000c21180_0;  alias, 1 drivers
v0000000000c2f270_0 .net "I10", 31 0, v0000000000c2d930_0;  alias, 1 drivers
v0000000000c303f0_0 .net "I11", 31 0, v0000000000c2c5d0_0;  alias, 1 drivers
v0000000000c2e690_0 .net "I12", 31 0, v0000000000c2d430_0;  alias, 1 drivers
v0000000000c2e550_0 .net "I13", 31 0, v0000000000c2d070_0;  alias, 1 drivers
v0000000000c2fbd0_0 .net "I14", 31 0, v0000000000c2dcf0_0;  alias, 1 drivers
v0000000000c30350_0 .net "I15", 31 0, v0000000000c2d250_0;  alias, 1 drivers
v0000000000c2f9f0_0 .net "I2", 31 0, v0000000000c2cfd0_0;  alias, 1 drivers
v0000000000c2fb30_0 .net "I3", 31 0, v0000000000c2dd90_0;  alias, 1 drivers
v0000000000c2e910_0 .net "I4", 31 0, v0000000000c2d610_0;  alias, 1 drivers
v0000000000c2ea50_0 .net "I5", 31 0, v0000000000c2c0d0_0;  alias, 1 drivers
v0000000000c2eff0_0 .net "I6", 31 0, v0000000000c2e9b0_0;  alias, 1 drivers
v0000000000c2f8b0_0 .net "I7", 31 0, v0000000000c2e190_0;  alias, 1 drivers
v0000000000c2f130_0 .net "I8", 31 0, v0000000000c302b0_0;  alias, 1 drivers
v0000000000c2e410_0 .net "I9", 31 0, v0000000000c2e370_0;  alias, 1 drivers
v0000000000c2f950_0 .var "P", 31 0;
v0000000000c2eaf0_0 .net "S", 3 0, v0000000000c17140_0;  alias, 1 drivers
E_0000000000b6ab90/0 .event edge, v0000000000c17140_0, v0000000000c2d250_0, v0000000000c2dcf0_0, v0000000000c2d070_0;
E_0000000000b6ab90/1 .event edge, v0000000000c2d430_0, v0000000000c2c5d0_0, v0000000000c2d930_0, v0000000000c2e370_0;
E_0000000000b6ab90/2 .event edge, v0000000000c302b0_0, v0000000000c2e190_0, v0000000000c2e9b0_0, v0000000000c2c0d0_0;
E_0000000000b6ab90/3 .event edge, v0000000000c2d610_0, v0000000000c2dd90_0, v0000000000c2cfd0_0, v0000000000c21180_0;
E_0000000000b6ab90/4 .event edge, v0000000000c21ae0_0;
E_0000000000b6ab90 .event/or E_0000000000b6ab90/0, E_0000000000b6ab90/1, E_0000000000b6ab90/2, E_0000000000b6ab90/3, E_0000000000b6ab90/4;
S_0000000000c2a430 .scope module, "muxB" "multiplexer" 3 1110, 3 1175 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c305d0_0 .net "I0", 31 0, v0000000000c21ae0_0;  alias, 1 drivers
v0000000000c2f3b0_0 .net "I1", 31 0, v0000000000c21180_0;  alias, 1 drivers
v0000000000c2f810_0 .net "I10", 31 0, v0000000000c2d930_0;  alias, 1 drivers
v0000000000c2e4b0_0 .net "I11", 31 0, v0000000000c2c5d0_0;  alias, 1 drivers
v0000000000c2e7d0_0 .net "I12", 31 0, v0000000000c2d430_0;  alias, 1 drivers
v0000000000c2eb90_0 .net "I13", 31 0, v0000000000c2d070_0;  alias, 1 drivers
v0000000000c2ed70_0 .net "I14", 31 0, v0000000000c2dcf0_0;  alias, 1 drivers
v0000000000c30670_0 .net "I15", 31 0, v0000000000c2d250_0;  alias, 1 drivers
v0000000000c2dfb0_0 .net "I2", 31 0, v0000000000c2cfd0_0;  alias, 1 drivers
v0000000000c2e5f0_0 .net "I3", 31 0, v0000000000c2dd90_0;  alias, 1 drivers
v0000000000c2fc70_0 .net "I4", 31 0, v0000000000c2d610_0;  alias, 1 drivers
v0000000000c2f450_0 .net "I5", 31 0, v0000000000c2c0d0_0;  alias, 1 drivers
v0000000000c2f590_0 .net "I6", 31 0, v0000000000c2e9b0_0;  alias, 1 drivers
v0000000000c2fef0_0 .net "I7", 31 0, v0000000000c2e190_0;  alias, 1 drivers
v0000000000c2e730_0 .net "I8", 31 0, v0000000000c302b0_0;  alias, 1 drivers
v0000000000c2f770_0 .net "I9", 31 0, v0000000000c2e370_0;  alias, 1 drivers
v0000000000c2fdb0_0 .var "P", 31 0;
v0000000000c2fe50_0 .net "S", 3 0, v0000000000c167e0_0;  alias, 1 drivers
E_0000000000b6afd0/0 .event edge, v0000000000c167e0_0, v0000000000c2d250_0, v0000000000c2dcf0_0, v0000000000c2d070_0;
E_0000000000b6afd0/1 .event edge, v0000000000c2d430_0, v0000000000c2c5d0_0, v0000000000c2d930_0, v0000000000c2e370_0;
E_0000000000b6afd0/2 .event edge, v0000000000c302b0_0, v0000000000c2e190_0, v0000000000c2e9b0_0, v0000000000c2c0d0_0;
E_0000000000b6afd0/3 .event edge, v0000000000c2d610_0, v0000000000c2dd90_0, v0000000000c2cfd0_0, v0000000000c21180_0;
E_0000000000b6afd0/4 .event edge, v0000000000c21ae0_0;
E_0000000000b6afd0 .event/or E_0000000000b6afd0/0, E_0000000000b6afd0/1, E_0000000000b6afd0/2, E_0000000000b6afd0/3, E_0000000000b6afd0/4;
S_0000000000c2aa70 .scope module, "muxD" "multiplexer" 3 1111, 3 1175 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c2ff90_0 .net "I0", 31 0, v0000000000c21ae0_0;  alias, 1 drivers
v0000000000c30030_0 .net "I1", 31 0, v0000000000c21180_0;  alias, 1 drivers
v0000000000c30490_0 .net "I10", 31 0, v0000000000c2d930_0;  alias, 1 drivers
v0000000000c307b0_0 .net "I11", 31 0, v0000000000c2c5d0_0;  alias, 1 drivers
v0000000000c30850_0 .net "I12", 31 0, v0000000000c2d430_0;  alias, 1 drivers
v0000000000c30ad0_0 .net "I13", 31 0, v0000000000c2d070_0;  alias, 1 drivers
v0000000000c308f0_0 .net "I14", 31 0, v0000000000c2dcf0_0;  alias, 1 drivers
v0000000000c31430_0 .net "I15", 31 0, v0000000000c2d250_0;  alias, 1 drivers
v0000000000c30d50_0 .net "I2", 31 0, v0000000000c2cfd0_0;  alias, 1 drivers
v0000000000c30df0_0 .net "I3", 31 0, v0000000000c2dd90_0;  alias, 1 drivers
v0000000000c319d0_0 .net "I4", 31 0, v0000000000c2d610_0;  alias, 1 drivers
v0000000000c31c50_0 .net "I5", 31 0, v0000000000c2c0d0_0;  alias, 1 drivers
v0000000000c30c10_0 .net "I6", 31 0, v0000000000c2e9b0_0;  alias, 1 drivers
v0000000000c31cf0_0 .net "I7", 31 0, v0000000000c2e190_0;  alias, 1 drivers
v0000000000c30a30_0 .net "I8", 31 0, v0000000000c302b0_0;  alias, 1 drivers
v0000000000c31a70_0 .net "I9", 31 0, v0000000000c2e370_0;  alias, 1 drivers
v0000000000c31d90_0 .var "P", 31 0;
v0000000000c30b70_0 .net "S", 3 0, v0000000000c17500_0;  alias, 1 drivers
E_0000000000b6a7d0/0 .event edge, v0000000000c17500_0, v0000000000c2d250_0, v0000000000c2dcf0_0, v0000000000c2d070_0;
E_0000000000b6a7d0/1 .event edge, v0000000000c2d430_0, v0000000000c2c5d0_0, v0000000000c2d930_0, v0000000000c2e370_0;
E_0000000000b6a7d0/2 .event edge, v0000000000c302b0_0, v0000000000c2e190_0, v0000000000c2e9b0_0, v0000000000c2c0d0_0;
E_0000000000b6a7d0/3 .event edge, v0000000000c2d610_0, v0000000000c2dd90_0, v0000000000c2cfd0_0, v0000000000c21180_0;
E_0000000000b6a7d0/4 .event edge, v0000000000c21ae0_0;
E_0000000000b6a7d0 .event/or E_0000000000b6a7d0/0, E_0000000000b6a7d0/1, E_0000000000b6a7d0/2, E_0000000000b6a7d0/3, E_0000000000b6a7d0/4;
S_0000000000c2ac00 .scope module, "r15mux" "twoToOneMultiplexer" 3 1119, 3 1206 0, S_0000000000bc82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c2e870_0 .var "MO", 31 0;
v0000000000c31250_0 .net "PC", 31 0, L_0000000000b7df40;  alias, 1 drivers
v0000000000c30e90_0 .net "PW", 31 0, L_0000000000b7dae0;  alias, 1 drivers
v0000000000c316b0_0 .net "PWLd", 0 0, L_0000000000c3db50;  1 drivers
E_0000000000b6b150 .event edge, v0000000000c316b0_0, v0000000000c1fd50_0, v0000000000c20640_0;
S_0000000000c38de0 .scope module, "se" "SExtender" 2 144, 3 742 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000c32b00_0 .var/i "i", 31 0;
v0000000000c327e0_0 .net "in", 23 0, v0000000000c17d20_0;  alias, 1 drivers
v0000000000c345e0_0 .var "in1", 31 0;
v0000000000c32ec0_0 .var/s "out1", 31 0;
v0000000000c32240_0 .var/s "temp_reg", 31 0;
v0000000000c330a0_0 .var/s "twoscomp", 31 0;
E_0000000000b6a8d0 .event edge, v0000000000c17d20_0, v0000000000c345e0_0, v0000000000c32240_0;
S_0000000000c38610 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 199, 3 857 0, S_0000000000bcdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Cin_1";
    .port_info 3 /OUTPUT 32 "shift_result";
    .port_info 4 /OUTPUT 1 "C";
v0000000000c338c0_0 .net "A", 31 0, v0000000000c16920_0;  alias, 1 drivers
v0000000000c32420_0 .net "B", 31 0, v0000000000b80e80_0;  alias, 1 drivers
v0000000000c33b40_0 .var "C", 0 0;
v0000000000c33500_0 .var "Cin", 0 0;
v0000000000c32a60_0 .net "Cin_1", 3 0, v0000000000c17a00_0;  alias, 1 drivers
v0000000000c33f00_0 .var "by_imm_shift", 1 0;
v0000000000c33e60_0 .var/i "i", 31 0;
v0000000000c32740_0 .var/i "num_of_rot", 31 0;
v0000000000c322e0_0 .var "relleno", 0 0;
v0000000000c32060_0 .var "shift", 1 0;
v0000000000c33be0_0 .var "shift_result", 31 0;
v0000000000c33640_0 .var "shifter_op", 2 0;
v0000000000c33000_0 .var "temp_reg", 31 0;
E_0000000000b6a950/0 .event edge, v0000000000b80e80_0, v0000000000c16920_0, v0000000000b959d0_0, v0000000000c33640_0;
E_0000000000b6a950/1 .event edge, v0000000000c33f00_0, v0000000000c32740_0, v0000000000c33000_0, v0000000000c33500_0;
E_0000000000b6a950/2 .event edge, v0000000000c322e0_0, v0000000000c32060_0;
E_0000000000b6a950 .event/or E_0000000000b6a950/0, E_0000000000b6a950/1, E_0000000000b6a950/2;
    .scope S_0000000000bc7fb0;
T_0 ;
    %wait E_0000000000b68c10;
    %load/vec4 v0000000000c206e0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000c206e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c20be0, 4;
    %load/vec4 v0000000000c206e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c20be0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c206e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c20be0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c206e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c20be0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c20a00_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000c206e0_0;
    %load/vec4a v0000000000c20be0, 4;
    %pad/u 32;
    %store/vec4 v0000000000c20a00_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a8a190;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c195b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c17f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c19790_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a8a190;
T_2 ;
    %wait E_0000000000b61e10;
    %load/vec4 v0000000000c16100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c19790_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c19790_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c19790_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c16f60_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c16f60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c19790_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c16f60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c19790_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c16560_0;
    %pad/u 33;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c16060_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c161a0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c161a0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000c195b0_0, 0, 32;
    %load/vec4 v0000000000c161a0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000c18bb0_0, 0, 32;
    %load/vec4 v0000000000c161a0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c17f30_0, 0, 32;
    %load/vec4 v0000000000c19790_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c16560_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c16060_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c161a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c16060_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c19790_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000c16060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c16560_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c161a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c16560_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000c19790_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c16560_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c16060_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000c16560_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c161a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18a70_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000bc8780;
T_3 ;
    %wait E_0000000000b61290;
    %load/vec4 v0000000000c1e3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000c1df50_0;
    %store/vec4 v0000000000c1e270_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000c1f850_0;
    %store/vec4 v0000000000c1e270_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000abd1d0;
T_4 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c15f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c16b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c17960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c167e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c15fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c17140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c178c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c17d20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c175a0_0;
    %parti/s 4, 24, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c16ba0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000c175a0_0;
    %parti/s 4, 28, 6;
    %concati/vec4 27320335, 0, 28;
    %assign/vec4 v0000000000c16b00_0, 0;
    %load/vec4 v0000000000c166a0_0;
    %assign/vec4 v0000000000c17960_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000c167e0_0, 0;
    %load/vec4 v0000000000c175a0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c15fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c17140_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000c178c0_0, 0;
    %pushi/vec4 10543119, 0, 24;
    %assign/vec4 v0000000000c17d20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000c169c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c16ba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c171e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000000c175a0_0;
    %assign/vec4 v0000000000c16b00_0, 0;
    %load/vec4 v0000000000c166a0_0;
    %assign/vec4 v0000000000c17960_0, 0;
    %load/vec4 v0000000000c175a0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c167e0_0, 0;
    %load/vec4 v0000000000c175a0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c15fc0_0, 0;
    %load/vec4 v0000000000c175a0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c17140_0, 0;
    %load/vec4 v0000000000c175a0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c178c0_0, 0;
    %load/vec4 v0000000000c175a0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c17d20_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c16b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c17960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c167e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c15fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c17140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c178c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c17d20_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000a87b00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e310_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000a87b00;
T_6 ;
    %wait E_0000000000b61c10;
    %load/vec4 v0000000000c19330_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c186b0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e310_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c1dff0_0, 0, 3;
    %load/vec4 v0000000000c1dff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c1e1d0_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e450_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e450_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c1e1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e450_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e450_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c1e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e310_0, 0, 1;
    %load/vec4 v0000000000c1e590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e1d0_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c1e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e310_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000c1e590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ea90_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1ea90_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e1d0_0, 0, 1;
    %load/vec4 v0000000000c186b0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c1e310_0, 0, 1;
    %load/vec4 v0000000000c1e310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e8b0_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e590_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c1fc10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1e8b0_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000a98420;
T_7 ;
    %wait E_0000000000b612d0;
    %load/vec4 v0000000000c1ee50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000c1f030_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ef90_0, 0, 1;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000c1ed10_0;
    %load/vec4 v0000000000c1f2b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c1f030_0, 0, 10;
    %load/vec4 v0000000000c1f3f0_0;
    %store/vec4 v0000000000c1ef90_0, 0, 1;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a877a0;
T_8 ;
    %wait E_0000000000b61950;
    %load/vec4 v0000000000c16240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c17a00_0, 0;
T_8.0 ;
    %load/vec4 v0000000000c16d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000c16ec0_0;
    %assign/vec4 v0000000000c17a00_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000c38de0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c32b00_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000c38de0;
T_10 ;
    %wait E_0000000000b6a8d0;
    %load/vec4 v0000000000c327e0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000c327e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c345e0_0, 0, 32;
    %load/vec4 v0000000000c345e0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c330a0_0, 0, 32;
    %load/vec4 v0000000000c345e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c32240_0, 0, 32;
    %load/vec4 v0000000000c32240_0;
    %store/vec4 v0000000000c32ec0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c327e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c345e0_0, 0, 32;
    %load/vec4 v0000000000c345e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c32ec0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000a8a320;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c181b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c19290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c19830_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000000000a8a320;
T_12 ;
    %wait E_0000000000b61a50;
    %load/vec4 v0000000000c187f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c19830_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c19830_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c19830_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c18430_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c18430_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c19830_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c18430_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c19830_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000c18b10_0;
    %pad/u 33;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000c18110_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c19c90_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c19c90_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000c18c50_0, 0, 32;
    %load/vec4 v0000000000c19c90_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000c181b0_0, 0, 32;
    %load/vec4 v0000000000c19c90_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c19290_0, 0, 32;
    %load/vec4 v0000000000c19830_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000c18b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c18110_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000c19c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c18110_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000c19830_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000c18110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c18b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000c19c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c18b10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000c19830_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000c18b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c18110_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000c18b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c19c90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c198d0_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c2af20;
T_13 ;
    %wait E_0000000000b6af50;
    %load/vec4 v0000000000c2ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000c2ee10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c2fa90_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c2a5c0;
T_14 ;
    %wait E_0000000000b6ab90;
    %load/vec4 v0000000000c2eaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c2ecd0_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c2f1d0_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c2f9f0_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c2fb30_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c2e910_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c2ea50_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c2eff0_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c2f8b0_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c2f130_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c2e410_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c2f270_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c303f0_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c2e690_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c2e550_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c2fbd0_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c30350_0;
    %assign/vec4 v0000000000c2f950_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c2a430;
T_15 ;
    %wait E_0000000000b6afd0;
    %load/vec4 v0000000000c2fe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c305d0_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c2f3b0_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c2dfb0_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c2e5f0_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c2fc70_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c2f450_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c2f590_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c2fef0_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c2e730_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c2f770_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c2f810_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c2e4b0_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c2e7d0_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c2eb90_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c2ed70_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c30670_0;
    %assign/vec4 v0000000000c2fdb0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c2aa70;
T_16 ;
    %wait E_0000000000b6a7d0;
    %load/vec4 v0000000000c30b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000c2ff90_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000c30030_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000c30d50_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000c30df0_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000c319d0_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000c31c50_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000c30c10_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000c31cf0_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000c30a30_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000c31a70_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000c30490_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000c307b0_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000c30850_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000c30ad0_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000c308f0_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000c31430_0;
    %assign/vec4 v0000000000c31d90_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c2ac00;
T_17 ;
    %wait E_0000000000b6b150;
    %load/vec4 v0000000000c316b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c30e90_0;
    %assign/vec4 v0000000000c2e870_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000c31250_0;
    %assign/vec4 v0000000000c2e870_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000bc8460;
T_18 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c20f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c21ae0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000c205a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000c20c80_0;
    %assign/vec4 v0000000000c21ae0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c2b3d0;
T_19 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c21360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c21180_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000c21cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000c20820_0;
    %assign/vec4 v0000000000c21180_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c29f80;
T_20 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2cfd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000c2c2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000c2cf30_0;
    %assign/vec4 v0000000000c2cfd0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c2bba0;
T_21 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2dd90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000c2c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000c2d6b0_0;
    %assign/vec4 v0000000000c2dd90_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c2a750;
T_22 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2d610_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000c2d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000c2de30_0;
    %assign/vec4 v0000000000c2d610_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c2ad90;
T_23 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2c0d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000c2da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000c2d890_0;
    %assign/vec4 v0000000000c2c0d0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c2a8e0;
T_24 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2e0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2e9b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000c2e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000c300d0_0;
    %assign/vec4 v0000000000c2e9b0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c2bd30;
T_25 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c30170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2e190_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000c2f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000c2eeb0_0;
    %assign/vec4 v0000000000c2e190_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c2b0b0;
T_26 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2e2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c302b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000c2f630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000c2ef50_0;
    %assign/vec4 v0000000000c302b0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c2a2a0;
T_27 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2f6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2e370_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000c2f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000c2e230_0;
    %assign/vec4 v0000000000c2e370_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c2b560;
T_28 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2d930_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000c2d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000c2cb70_0;
    %assign/vec4 v0000000000c2d930_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c2ba10;
T_29 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2c5d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000c2d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000c2c530_0;
    %assign/vec4 v0000000000c2c5d0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c2a110;
T_30 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2d430_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000c2cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000c2ca30_0;
    %assign/vec4 v0000000000c2d430_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c2b240;
T_31 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2d070_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000c2ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000c2cdf0_0;
    %assign/vec4 v0000000000c2d070_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c2b6f0;
T_32 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2dcf0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000c2cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000c2dc50_0;
    %assign/vec4 v0000000000c2dcf0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000c2b880;
T_33 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c2ce90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c2d250_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000c2d2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000c2cc10_0;
    %assign/vec4 v0000000000c2d250_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000bc8140;
T_34 ;
    %wait E_0000000000b68d90;
    %load/vec4 v0000000000c21b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c201e0_0;
    %store/vec4 v0000000000c20aa0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c1ff60_0;
    %store/vec4 v0000000000c20aa0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c20140_0;
    %store/vec4 v0000000000c20aa0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c212c0_0;
    %store/vec4 v0000000000c20aa0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000bc7e20;
T_35 ;
    %wait E_0000000000b69290;
    %load/vec4 v0000000000c20320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c20500_0;
    %store/vec4 v0000000000c21a40_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c20280_0;
    %store/vec4 v0000000000c21a40_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c20460_0;
    %store/vec4 v0000000000c21a40_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c210e0_0;
    %store/vec4 v0000000000c21a40_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000bc85f0;
T_36 ;
    %wait E_0000000000b6a710;
    %load/vec4 v0000000000c21860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000c217c0_0;
    %store/vec4 v0000000000c21900_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000c21e00_0;
    %store/vec4 v0000000000c21900_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000c21c20_0;
    %store/vec4 v0000000000c21900_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000c21540_0;
    %store/vec4 v0000000000c21900_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000abceb0;
T_37 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000ac09a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b80520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b819c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b80980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b802a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b80b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b80ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c170a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c16920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c17820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b81ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b80e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000b808e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b80f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17b40_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000ac1120_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b80520_0, 0;
    %load/vec4 v0000000000ac1120_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b819c0_0, 0;
    %load/vec4 v0000000000ac1120_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b80980_0, 0;
    %load/vec4 v0000000000ac1120_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b802a0_0, 0;
    %load/vec4 v0000000000ac1120_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000b80b60_0, 0;
    %load/vec4 v0000000000ac1120_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000b80ac0_0, 0;
    %load/vec4 v0000000000c16420_0;
    %assign/vec4 v0000000000c170a0_0, 0;
    %load/vec4 v0000000000c17000_0;
    %assign/vec4 v0000000000c16920_0, 0;
    %load/vec4 v0000000000c17dc0_0;
    %assign/vec4 v0000000000c17820_0, 0;
    %load/vec4 v0000000000b80fc0_0;
    %assign/vec4 v0000000000b81ce0_0, 0;
    %load/vec4 v0000000000b80c00_0;
    %assign/vec4 v0000000000b80e80_0, 0;
    %load/vec4 v0000000000ac11c0_0;
    %assign/vec4 v0000000000b808e0_0, 0;
    %load/vec4 v0000000000ac1120_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000b80f20_0, 0;
    %load/vec4 v0000000000c162e0_0;
    %assign/vec4 v0000000000c17b40_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000a8a4b0;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c19010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c196f0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0000000000a8a4b0;
T_39 ;
    %wait E_0000000000b61f10;
    %load/vec4 v0000000000c18570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c196f0_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c196f0_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c196f0_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c193d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c193d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c196f0_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c193d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c196f0_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000c18d90_0;
    %pad/u 33;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000c19470_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c19dd0_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c19dd0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000c18f70_0, 0, 32;
    %load/vec4 v0000000000c19dd0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000c19010_0, 0, 32;
    %load/vec4 v0000000000c19dd0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c18ed0_0, 0, 32;
    %load/vec4 v0000000000c196f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000c18d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c19470_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000c19dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c19470_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000c196f0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000c19470_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c18d90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000c19dd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c18d90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000c196f0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000c18d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c19470_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000c18d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c19dd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c18610_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000c38610;
T_40 ;
    %wait E_0000000000b6a950;
    %load/vec4 v0000000000c32420_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c33640_0, 0, 3;
    %load/vec4 v0000000000c32420_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c33f00_0, 0, 2;
    %load/vec4 v0000000000c338c0_0;
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c32a60_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000c33500_0, 0, 1;
    %load/vec4 v0000000000c33640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000c32420_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c32740_0, 0, 32;
    %load/vec4 v0000000000c33f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000c32740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c33500_0;
    %store/vec4 v0000000000c33b40_0, 0, 1;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c338c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000c32740_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000c33b40_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000c32740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c33b40_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c338c0_0;
    %load/vec4 v0000000000c32740_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c33b40_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000c32740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000c33000_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c33b40_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c33b40_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c322e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000c322e0_0;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c338c0_0;
    %load/vec4 v0000000000c32740_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c33b40_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000c32740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c33b40_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000c33000_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c338c0_0;
    %load/vec4 v0000000000c32740_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c33b40_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c32420_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c32420_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c32740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000c33000_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %load/vec4 v0000000000c32420_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c33b40_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c32420_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000c32420_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c32420_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000c32420_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c32060_0, 0, 2;
    %load/vec4 v0000000000c32060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000c32740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33000_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000c32740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c33000_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33000_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c322e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000c322e0_0;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000c32740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c338c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000c33e60_0;
    %load/vec4 v0000000000c32740_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000c33000_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c33000_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c33000_0, 0, 32;
    %load/vec4 v0000000000c33e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c33e60_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000c33000_0;
    %store/vec4 v0000000000c33be0_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000bc8aa0;
T_41 ;
    %wait E_0000000000b623d0;
    %load/vec4 v0000000000c208c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000c20d20_0;
    %store/vec4 v0000000000c20b40_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000c21220_0;
    %store/vec4 v0000000000c20b40_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000bcd390;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b94ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b94f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b94cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b95a70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000bcd390;
T_43 ;
    %wait E_0000000000b5f290;
    %load/vec4 v0000000000b959d0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b94ad0_0, 0, 32;
    %load/vec4 v0000000000b959d0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b94f30_0, 0, 32;
    %load/vec4 v0000000000b959d0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b94cb0_0, 0, 32;
    %load/vec4 v0000000000b959d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b95a70_0, 0, 32;
    %load/vec4 v0000000000b943f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000b94f30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000b94f30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000b94cb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000b94cb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000b94ad0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000b94ad0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000b95a70_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000b95a70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000b94cb0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b94f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000b94cb0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b94f30_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000b95a70_0;
    %load/vec4 v0000000000b94ad0_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000b95a70_0;
    %load/vec4 v0000000000b94ad0_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000b94f30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b94ad0_0;
    %load/vec4 v0000000000b95a70_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000b94f30_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b94ad0_0;
    %load/vec4 v0000000000b95a70_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b945d0_0, 0, 1;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000bcd520;
T_44 ;
    %wait E_0000000000b60f10;
    %load/vec4 v0000000000b94850_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b94df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b95ed0_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b95ed0_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000bcd6b0;
T_45 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000b81560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b95570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b817e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b95610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b81420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b80ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b814c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b805c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b951b0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000b95d90_0;
    %assign/vec4 v0000000000b95570_0, 0;
    %load/vec4 v0000000000b80160_0;
    %assign/vec4 v0000000000b817e0_0, 0;
    %load/vec4 v0000000000b94fd0_0;
    %assign/vec4 v0000000000b95610_0, 0;
    %load/vec4 v0000000000b95110_0;
    %assign/vec4 v0000000000b81420_0, 0;
    %load/vec4 v0000000000b95070_0;
    %assign/vec4 v0000000000b80ca0_0, 0;
    %load/vec4 v0000000000b95f70_0;
    %assign/vec4 v0000000000b814c0_0, 0;
    %load/vec4 v0000000000b96010_0;
    %assign/vec4 v0000000000b805c0_0, 0;
    %load/vec4 v0000000000b94e90_0;
    %assign/vec4 v0000000000b951b0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a87c90;
T_46 ;
    %wait E_0000000000b61410;
    %load/vec4 v0000000000c1e6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000c1f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000c1e090_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c1f5d0_0;
    %store/vec4a v0000000000c1e630, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000c1f5d0_0;
    %load/vec4a v0000000000c1e630, 4;
    %pad/u 32;
    %store/vec4 v0000000000c1eb30_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000c1f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000c1e090_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c1f5d0_0;
    %store/vec4a v0000000000c1e630, 4, 0;
    %load/vec4 v0000000000c1e090_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c1f5d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c1e630, 4, 0;
    %load/vec4 v0000000000c1e090_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c1f5d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c1e630, 4, 0;
    %load/vec4 v0000000000c1e090_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c1f5d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c1e630, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000c1f5d0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c1e630, 4;
    %load/vec4 v0000000000c1f5d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c1e630, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c1f5d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c1e630, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c1f5d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c1e630, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c1eb30_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000bc8910;
T_47 ;
    %wait E_0000000000b66f10;
    %load/vec4 v0000000000c203c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000c214a0_0;
    %store/vec4 v0000000000c200a0_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000c20780_0;
    %store/vec4 v0000000000c200a0_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000a87520;
T_48 ;
    %wait E_0000000000b61cd0;
    %load/vec4 v0000000000c16740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c17460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c176e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c17500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c16a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c17c80_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000c16ce0_0;
    %assign/vec4 v0000000000c17460_0, 0;
    %load/vec4 v0000000000c17640_0;
    %assign/vec4 v0000000000c176e0_0, 0;
    %load/vec4 v0000000000c16e20_0;
    %assign/vec4 v0000000000c17500_0, 0;
    %load/vec4 v0000000000c16600_0;
    %assign/vec4 v0000000000c16a60_0, 0;
    %load/vec4 v0000000000c17780_0;
    %assign/vec4 v0000000000c17aa0_0, 0;
    %load/vec4 v0000000000c17be0_0;
    %assign/vec4 v0000000000c17c80_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000bc8c30;
T_49 ;
    %wait E_0000000000b66fd0;
    %load/vec4 v0000000000c21680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c21040_0;
    %store/vec4 v0000000000c219a0_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c20960_0;
    %store/vec4 v0000000000c219a0_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a87e20;
T_50 ;
    %wait E_0000000000b62090;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1fcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1f210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1ec70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c1fdf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c1fa30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c1eef0_0, 0, 2;
    %load/vec4 v0000000000c1e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000000000c1e770_0;
    %load/vec4 v0000000000c1f350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c1fb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ec70_0, 0, 1;
T_50.2 ;
    %load/vec4 v0000000000c1f170_0;
    %load/vec4 v0000000000c1f350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c1fb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c1ec70_0, 0, 1;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c1ec70_0, 0, 1;
T_50.5 ;
T_50.0 ;
    %load/vec4 v0000000000c1f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0000000000c1f170_0;
    %load/vec4 v0000000000c1edb0_0;
    %cmp/e;
    %jmp/0xz  T_50.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c1fdf0_0, 0, 2;
T_50.8 ;
    %load/vec4 v0000000000c1e770_0;
    %load/vec4 v0000000000c1edb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c1fb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c1fa30_0, 0, 2;
T_50.10 ;
T_50.6 ;
    %load/vec4 v0000000000c1f990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %load/vec4 v0000000000c1f170_0;
    %load/vec4 v0000000000c1e810_0;
    %cmp/e;
    %jmp/0xz  T_50.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c1fdf0_0, 0, 2;
T_50.14 ;
    %load/vec4 v0000000000c1e770_0;
    %load/vec4 v0000000000c1e810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c1fb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c1fa30_0, 0, 2;
T_50.16 ;
T_50.12 ;
    %load/vec4 v0000000000c1ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.18, 8;
    %load/vec4 v0000000000c1f170_0;
    %load/vec4 v0000000000c1f350_0;
    %cmp/e;
    %jmp/0xz  T_50.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c1fdf0_0, 0, 2;
T_50.20 ;
    %load/vec4 v0000000000c1e770_0;
    %load/vec4 v0000000000c1f350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c1fb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c1fa30_0, 0, 2;
T_50.22 ;
T_50.18 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000bcdcf0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3dbf0_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000bcdcf0;
T_52 ;
    %vpi_func 2 84 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c3d150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c34680_0, 0, 32;
T_52.0 ;
    %vpi_func 2 86 "$feof" 32, v0000000000c3d150_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 87 "$fscanf" 32, v0000000000c3d150_0, "%b", v0000000000c3cbb0_0 {0 0 0};
    %store/vec4 v0000000000c3d0b0_0, 0, 32;
    %load/vec4 v0000000000c3cbb0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c34680_0;
    %store/vec4a v0000000000c20be0, 4, 0;
    %load/vec4 v0000000000c34680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c34680_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 92 "$fclose", v0000000000c3d150_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c35080_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c35080_0;
    %store/vec4 v0000000000c34680_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000bcdcf0;
T_53 ;
    %vpi_func 2 100 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c3d150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c34680_0, 0, 32;
T_53.0 ;
    %vpi_func 2 102 "$feof" 32, v0000000000c3d150_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 103 "$fscanf" 32, v0000000000c3d150_0, "%b", v0000000000c3cbb0_0 {0 0 0};
    %store/vec4 v0000000000c3d0b0_0, 0, 32;
    %load/vec4 v0000000000c3cbb0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c34680_0;
    %store/vec4a v0000000000c1e630, 4, 0;
    %load/vec4 v0000000000c34680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c34680_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 108 "$fclose", v0000000000c3d150_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c34d60_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c34d60_0;
    %store/vec4 v0000000000c34680_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000bcdcf0;
T_54 ;
    %delay 110, 0;
    %vpi_call 2 249 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000bcdcf0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c3d830_0, 0, 1;
T_55.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000c3d830_0;
    %inv;
    %store/vec4 v0000000000c3d830_0, 0, 1;
    %jmp T_55.0;
    %end;
    .thread T_55;
    .scope S_0000000000bcdcf0;
T_56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c359e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c359e0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0000000000bcdcf0;
T_57 ;
    %vpi_call 2 318 "$monitor", "PC: %3d  |  DR-Address: %b  | R0: %d  | R1: %d  |  R2: %d  | R3: %d  | R4: %d  | R5: %d  | R10: %d  | R11: %d  |  R12: %d  |R15: %d  | R14: %d  | Time: %2d ", v0000000000c34e00_0, v0000000000c34400_0, v0000000000c21ae0_0, v0000000000c21180_0, v0000000000c2cfd0_0, v0000000000c2dd90_0, v0000000000c2d610_0, v0000000000c2c0d0_0, v0000000000c2d930_0, v0000000000c2c5d0_0, v0000000000c2d430_0, v0000000000c2d250_0, v0000000000c2dcf0_0, $time {0 0 0};
    %end;
    .thread T_57;
    .scope S_0000000000bcdcf0;
T_58 ;
    %delay 108, 0;
    %vpi_call 2 391 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3dbf0_0, 0, 32;
T_58.0 ;
    %load/vec4 v0000000000c3dbf0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_58.1, 5;
    %vpi_call 2 395 "$display", "Data en Address %0d = %b at time: %0d", v0000000000c3dbf0_0, &A<v0000000000c1e630, v0000000000c3dbf0_0 >, $time {0 0 0};
    %load/vec4 v0000000000c3dbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c3dbf0_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
