<h1 id="Design/VerificationStatus08/28/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>No other open issues (RTL Freeze)  </li></ul></li><li>Verification<br/><ul><li>Nothing pending</li></ul></li></ul><h1 id="Design/VerificationStatus08/28/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>No open issues (RTL Freeze)  </li></ul></li><li>Verification<br/><ul><li>Need to debug couple of  issues  </li></ul></li></ul><h1 id="Design/VerificationStatus08/28/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>No open issues (RTL Freeze)  </li></ul></li><li>Verification<br/><ul><li>2.2 regression pass rate 98.55%<br/><ul><li>Debugged and identified as TB issues  </li></ul></li><li>Oski assertion integration pending, Oski fix needed. (busy vector miss match) </li></ul></li></ul><h1 id="Design/VerificationStatus08/28/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>No open issues </li><li>Will check unit level connections in DCE, NCB, AIU ETA 08/28 </li><li>DCE connectivity issue need to debug and fix ETA 08/28</li></ul></li><li>Verification<ul><li>Need to run unit level for AIU, DCE and NCB ETA 08/30</li><li>un-correctable error verification verified only on DMI pending for AIU, NCB and DCE ETA 08/30</li><li>System level testing <ul><li>Psys in-progress, found DCE IRQ issue  </li><li>Fsys pending ETA 08/28 </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus08/28/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>File 2 documentation and one RTL bug regarding way block <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></li><li>No open issues (RTL Freeze)  </li></ul></li><li>Verification<ul><li>2.2 Regression pass rate 98.57%<ul><li>Env / TB issues </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus08/28/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>NRU bypass fix File a JIRA bug. issue found by Oski ETA 08/07<ul><li>first fix did not fix completely, working on the following fix. </li></ul></li></ul></li><li>Verification<br/><ul><li>Bring up the CCP checker on multiple NCB in progress.  </li></ul></li></ul><h1 id="Design/VerificationStatus08/28/2017-System">System</h1><ul><li>RTL<br/><ul><li>Synthesis <br/><ul><li>working on standalone synthesis automation for 3.0<ul><li>currently in testing </li></ul></li><li>DCE violating -40ps. waived</li><li>Resiliency synthesis timing is good </li></ul></li></ul></li><li>Verification<ul><li>Synopsis memory customer TB run with eval config</li><li>2.2 Regressions <ul><li>Fsys - 61.22%<ul><li>Compile failuers due to env issues  </li></ul></li><li>Psys - 78.67%<ul><li>Resiliency assertions fialuers, will be resolved with TB fix </li><li>Checker issues related to victim buffer and coarse vectors, fixes done</li></ul></li></ul></li></ul></li></ul>