$comment
	File created using the following command:
		vcd file circuit1.msim.vcd -direction
$end
$date
	Wed Oct 02 05:48:31 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module circuit1_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % x $end
$var wire 1 & y $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_a $end
$var wire 1 1 ww_b $end
$var wire 1 2 ww_c $end
$var wire 1 3 ww_d $end
$var wire 1 4 ww_x $end
$var wire 1 5 ww_y $end
$var wire 1 6 \x~output_o\ $end
$var wire 1 7 \y~output_o\ $end
$var wire 1 8 \a~input_o\ $end
$var wire 1 9 \b~input_o\ $end
$var wire 1 : \U2|nand2_out~0_combout\ $end
$var wire 1 ; \c~input_o\ $end
$var wire 1 < \d~input_o\ $end
$var wire 1 = \U3|nand3_out~0_combout\ $end
$var wire 1 > \U3|ALT_INV_nand3_out~0_combout\ $end
$var wire 1 ? \U2|ALT_INV_nand2_out~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
1&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
02
03
14
15
16
17
08
09
0:
0;
0<
0=
1>
1?
$end
#20000
1!
1#
10
12
1;
18
#80000
0#
02
0;
#100000
0!
00
08
#160000
1"
11
19
#220000
1#
1$
12
13
1<
1;
#280000
0"
01
09
1=
0>
07
05
0&
#340000
0#
0$
02
03
0<
0;
0=
1>
17
15
1&
#1000000
