SIM=icarus
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/downsize_tb.v
TOPLEVEL = downsize_tb
MODULE = resize

include $(shell cocotb-config --makefiles)/Makefile.sim
