{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558057345126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558057345126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 22:42:24 2019 " "Processing started: Thu May 16 22:42:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558057345126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558057345126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Lab7 -c Lab7 --generate_functional_sim_netlist " "Command: quartus_map Lab7 -c Lab7 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558057345126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558057345923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.1/lab. sistemas digitais/unidade iii/lab7/clockdiv/clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.1/lab. sistemas digitais/unidade iii/lab7/clockdiv/clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-clk1Hz " "Found design unit 1: ClockDiv-clk1Hz" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.1/Lab. Sistemas Digitais/Unidade III/Lab7/ClockDiv/ClockDiv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558057346922 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.1/Lab. Sistemas Digitais/Unidade III/Lab7/ClockDiv/ClockDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558057346922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558057346922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab7-mde_arc " "Found design unit 1: Lab7-mde_arc" {  } { { "Lab7.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.1/Lab. Sistemas Digitais/Unidade III/Lab7/Lab7/Lab7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558057346938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "Lab7.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.1/Lab. Sistemas Digitais/Unidade III/Lab7/Lab7/Lab7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558057346938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558057346938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558057347016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:clockDivider " "Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:clockDivider\"" {  } { { "Lab7.vhd" "clockDivider" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.1/Lab. Sistemas Digitais/Unidade III/Lab7/Lab7/Lab7.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558057347063 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count ClockDiv.vhd(25) " "VHDL Process Statement warning at ClockDiv.vhd(25): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ClockDiv/ClockDiv.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.1/Lab. Sistemas Digitais/Unidade III/Lab7/ClockDiv/ClockDiv.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558057347063 "|Lab7|ClockDiv:clockDivider"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558057347683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 22:42:27 2019 " "Processing ended: Thu May 16 22:42:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558057347683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558057347683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558057347683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558057347683 ""}
