package com.cburch.logisim.verilog.comp.specs.wordlvl.memoryparams.meminitparams;

import java.util.Map;

public class MemInitV2Params extends AbstractMemInitParams {
    public MemInitV2Params(Map<String, ?> raw) { super(raw); validate(); }
}
