$date
	Thu Aug  9 23:09:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module jk $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
0!
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1%
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0$
1#
0"
#11
1!
1"
#12
0"
#13
1"
#14
0"
#15
1$
1"
