strict digraph "" {
	node [label="\N"];
	"609:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2d2a90>",
		fillcolor=springgreen,
		label="609:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"611:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2d2ad0>",
		fillcolor=springgreen,
		label="611:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"609:IF" -> "611:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=609];
	"610:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2d2fd0>",
		fillcolor=firebrick,
		label="610:NS
Add_rd <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2d2fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"609:IF" -> "610:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=609];
	"612:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2d2b10>",
		fillcolor=firebrick,
		label="612:NS
Add_rd <= Add_rd + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbd1c2d2b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_608:AL"	 [def_var="['Add_rd']",
		label="Leaf_608:AL"];
	"612:NS" -> "Leaf_608:AL"	 [cond="[]",
		lineno=None];
	"611:IF" -> "612:NS"	 [cond="['Current_state_SYS', 'SYS_read', 'Dout', 'Addr_freshed_ptr']",
		label="((Current_state_SYS == SYS_read) && !(Dout[35] && Addr_freshed_ptr))",
		lineno=611];
	"610:NS" -> "Leaf_608:AL"	 [cond="[]",
		lineno=None];
	"608:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbd1c2cf190>",
		clk_sens=False,
		fillcolor=gold,
		label="608:AL",
		sens="['Clk_SYS', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Add_rd', 'Dout', 'Current_state_SYS', 'SYS_read', 'Addr_freshed_ptr']"];
	"608:AL" -> "609:IF"	 [cond="[]",
		lineno=None];
}
