// Seed: 3617479163
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input wand id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    output wire id_6,
    input supply0 id_7,
    output wire id_8,
    output tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    output supply1 id_12,
    output uwire id_13,
    input wand id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wire id_17,
    input tri1 id_18,
    input supply0 id_19,
    input supply1 id_20
);
  assign id_1 = 1;
  assign id_8 = id_4;
  assign id_6 = 1'd0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    input  uwire _id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  tri0  id_3
);
  logic [id_0 : 1] id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  wire [id_0 : 1] id_6;
endmodule
