{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538071841720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538071841722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 15:10:41 2018 " "Processing started: Thu Sep 27 15:10:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538071841722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538071841722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off super_top -c super_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off super_top -c super_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538071841722 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538071841956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequencer_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencer_top-topo_stru " "Found design unit 1: sequencer_top-topo_stru" {  } { { "sequencer_top.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/sequencer_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842622 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequencer_top " "Found entity 1: sequencer_top" {  } { { "sequencer_top.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/sequencer_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq0_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq0_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq0_fsm-bhv " "Found design unit 1: seq0_fsm-bhv" {  } { { "seq0_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq0_fsm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842624 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq0_fsm " "Found entity 1: seq0_fsm" {  } { { "seq0_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq0_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq1_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq1_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq1_fsm-bhv " "Found design unit 1: seq1_fsm-bhv" {  } { { "seq1_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq1_fsm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842625 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq1_fsm " "Found entity 1: seq1_fsm" {  } { { "seq1_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq1_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq2_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq2_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq2_fsm-bhv " "Found design unit 1: seq2_fsm-bhv" {  } { { "seq2_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq2_fsm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842626 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq2_fsm " "Found entity 1: seq2_fsm" {  } { { "seq2_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq2_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file super_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 super_top-supertop_stru " "Found design unit 1: super_top-supertop_stru" {  } { { "super_top.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/super_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842628 ""} { "Info" "ISGN_ENTITY_NAME" "1 super_top " "Found entity 1: super_top" {  } { { "super_top.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/super_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842628 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decod7.vhd " "Can't analyze file -- file decod7.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1538071842629 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock_div_top.vhd " "Can't analyze file -- file clock_div_top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1538071842629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_FSM-bhv " "Found design unit 1: clock_div_FSM-bhv" {  } { { "clock_div_FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/clock_div_FSM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842630 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_FSM " "Found entity 1: clock_div_FSM" {  } { { "clock_div_FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/clock_div_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-BEV " "Found design unit 1: ROM-BEV" {  } { { "ROM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842631 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_register_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_register_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_register_top-topo_stru " "Found design unit 1: adder_register_top-topo_stru" {  } { { "adder_register_top.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/adder_register_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842633 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_register_top " "Found entity 1: adder_register_top" {  } { { "adder_register_top.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/adder_register_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_adder-rtl " "Found design unit 1: signed_adder-rtl" {  } { { "signed_adder.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/signed_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842634 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Found entity 1: signed_adder" {  } { { "signed_adder.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/signed_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_11FF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D_11FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_11FF-behv " "Found design unit 1: D_11FF-behv" {  } { { "D_11FF.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/D_11FF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842635 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_11FF " "Found entity 1: D_11FF" {  } { { "D_11FF.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/D_11FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_control_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_control_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_control_top-topo_stru " "Found design unit 1: fsm_control_top-topo_stru" {  } { { "fsm_control_top.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/fsm_control_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842636 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_control_top " "Found entity 1: fsm_control_top" {  } { { "fsm_control_top.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/fsm_control_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSMctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSMctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMctrl-FSM_beh " "Found design unit 1: FSMctrl-FSM_beh" {  } { { "FSMctrl.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/FSMctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842637 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMctrl " "Found entity 1: FSMctrl" {  } { { "FSMctrl.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/FSMctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538071842637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538071842637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "super_top " "Elaborating entity \"super_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538071842826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_FSM clock_div_FSM:L0 " "Elaborating entity \"clock_div_FSM\" for hierarchy \"clock_div_FSM:L0\"" {  } { { "super_top.vhd" "L0" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/super_top.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842845 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0_reset clock_div_FSM.vhd(25) " "VHDL Process Statement warning at clock_div_FSM.vhd(25): signal \"S0_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_FSM.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/clock_div_FSM.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538071842846 "|super_top|clock_div_FSM:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_top sequencer_top:L1 " "Elaborating entity \"sequencer_top\" for hierarchy \"sequencer_top:L1\"" {  } { { "super_top.vhd" "L1" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/super_top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq0_fsm sequencer_top:L1\|seq0_fsm:L0 " "Elaborating entity \"seq0_fsm\" for hierarchy \"sequencer_top:L1\|seq0_fsm:L0\"" {  } { { "sequencer_top.vhd" "L0" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/sequencer_top.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842866 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_to_s0 seq0_fsm.vhd(21) " "VHDL Process Statement warning at seq0_fsm.vhd(21): signal \"reset_to_s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seq0_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq0_fsm.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538071842867 "|super_top|sequencer_top:L1|seq0_fsm:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq1_fsm sequencer_top:L1\|seq1_fsm:L1 " "Elaborating entity \"seq1_fsm\" for hierarchy \"sequencer_top:L1\|seq1_fsm:L1\"" {  } { { "sequencer_top.vhd" "L1" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/sequencer_top.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_to_s0 seq1_fsm.vhd(21) " "VHDL Process Statement warning at seq1_fsm.vhd(21): signal \"reset_to_s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seq1_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq1_fsm.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538071842875 "|super_top|sequencer_top:L1|seq1_fsm:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq2_fsm sequencer_top:L1\|seq2_fsm:L2 " "Elaborating entity \"seq2_fsm\" for hierarchy \"sequencer_top:L1\|seq2_fsm:L2\"" {  } { { "sequencer_top.vhd" "L2" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/sequencer_top.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_to_s0 seq2_fsm.vhd(21) " "VHDL Process Statement warning at seq2_fsm.vhd(21): signal \"reset_to_s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seq2_fsm.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/seq2_fsm.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538071842886 "|super_top|sequencer_top:L1|seq2_fsm:L2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:L2 " "Elaborating entity \"ROM\" for hierarchy \"ROM:L2\"" {  } { { "super_top.vhd" "L2" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/super_top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_register_top adder_register_top:L3 " "Elaborating entity \"adder_register_top\" for hierarchy \"adder_register_top:L3\"" {  } { { "super_top.vhd" "L3" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/super_top.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_adder adder_register_top:L3\|signed_adder:L0 " "Elaborating entity \"signed_adder\" for hierarchy \"adder_register_top:L3\|signed_adder:L0\"" {  } { { "adder_register_top.vhd" "L0" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/adder_register_top.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_11FF adder_register_top:L3\|D_11FF:L1 " "Elaborating entity \"D_11FF\" for hierarchy \"adder_register_top:L3\|D_11FF:L1\"" {  } { { "adder_register_top.vhd" "L1" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/adder_register_top.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842926 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_to_s0 D_11FF.vhd(16) " "VHDL Process Statement warning at D_11FF.vhd(16): signal \"reset_to_s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_11FF.vhd" "" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/D_11FF.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538071842927 "|super_top|adder_register_top:L3|D_11FF:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_control_top fsm_control_top:L4 " "Elaborating entity \"fsm_control_top\" for hierarchy \"fsm_control_top:L4\"" {  } { { "super_top.vhd" "L4" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/super_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMctrl fsm_control_top:L4\|FSMctrl:L0 " "Elaborating entity \"FSMctrl\" for hierarchy \"fsm_control_top:L4\|FSMctrl:L0\"" {  } { { "fsm_control_top.vhd" "L0" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/fsm_control_top.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842937 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "L3 decod7 " "Node instance \"L3\" instantiates undefined entity \"decod7\"" {  } { { "sequencer_top.vhd" "L3" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/sequencer_top.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842953 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "L4 decod7 " "Node instance \"L4\" instantiates undefined entity \"decod7\"" {  } { { "sequencer_top.vhd" "L4" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/sequencer_top.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842953 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "L5 decod7 " "Node instance \"L5\" instantiates undefined entity \"decod7\"" {  } { { "sequencer_top.vhd" "L5" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/sequencer_top.vhd" 53 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842953 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "L1 decod7 " "Node instance \"L1\" instantiates undefined entity \"decod7\"" {  } { { "fsm_control_top.vhd" "L1" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/fsm_control_top.vhd" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842954 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "L2 decod7 " "Node instance \"L2\" instantiates undefined entity \"decod7\"" {  } { { "fsm_control_top.vhd" "L2" { Text "/home/allu/cco/INE5406-Sistemas_Digitais/QuartusProjects/ProjetoFinal-2015/fsm_control_top.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538071842954 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538071843101 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 27 15:10:43 2018 " "Processing ended: Thu Sep 27 15:10:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538071843101 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538071843101 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538071843101 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538071843101 ""}
