22:55:56 INFO  : Registering command handlers for SDK TCF services
22:55:59 INFO  : Launching XSCT server: xsct -n -interactive /home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.sdk/temp_xsdb_launch_script.tcl
22:56:07 INFO  : XSCT server has started successfully.
22:56:07 INFO  : Successfully done setting XSCT server connection channel  
22:56:09 INFO  : Successfully done setting SDK workspace  
22:56:09 INFO  : Processing command line option -hwspec /home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.sdk/design_1_wrapper.hdf.
22:58:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
22:58:19 INFO  : FPGA configured successfully with bitstream "/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:58:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
22:58:49 INFO  : 'fpga -state' command is executed.
22:58:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
22:58:50 INFO  : 'jtag frequency' command is executed.
22:58:50 INFO  : Context for 'APU' is selected.
22:58:50 INFO  : Hardware design information is loaded from '/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:51 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
22:58:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw /home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow /home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.sdk/RSA_example/Debug/RSA_example.elf
----------------End of Script----------------

