Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/abp250/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 970 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

GUI is already visible.
rc:/> Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/read_rtl.tcl' (Wed Sep 23 15:20:32 -0500 2015)...
reg [16:0] oRA, oRB, oR;
              |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'oRA' in file '../rtl/ALT_MULTADD.v' on line 10, column 15.
        : A variable cannot be redeclared in the same scope.
reg [16:0] oRA, oRB, oR;
                   |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'oRB' in file '../rtl/ALT_MULTADD.v' on line 10, column 20.
    oRESULTA = A0 * B0 + A1 * B1;
    |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'oRESULTA' in file '../rtl/ALT_MULTADD.v' on line 21, column 5.
        : A variable must be declared before it can be referenced.
    oRESULTB = A0 * A1 * B0 * B1;
    |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'oRESULTB' in file '../rtl/ALT_MULTADD.v' on line 22, column 5.
    oRESULT <= 0;
    |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'oRESULT' in file '../rtl/ALT_MULTADD.v' on line 31, column 5.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/read_rtl.tcl'.
1
Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Wed Sep 23 15:20:32 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Sep 23 15:20:33 -0500 2015)...
reg [16:0] oRA, oRB, oR;
              |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'oRA' in file '../rtl/ALT_MULTADD.v' on line 10, column 15.
reg [16:0] oRA, oRB, oR;
                   |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'oRB' in file '../rtl/ALT_MULTADD.v' on line 10, column 20.
    oRESULTA = A0 * B0 + A1 * B1;
    |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'oRESULTA' in file '../rtl/ALT_MULTADD.v' on line 21, column 5.
    oRESULTB = A0 * A1 * B0 * B1;
    |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'oRESULTB' in file '../rtl/ALT_MULTADD.v' on line 22, column 5.
    oRESULT <= 0;
    |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'oRESULT' in file '../rtl/ALT_MULTADD.v' on line 31, column 5.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl'.
1
Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Wed Sep 23 15:21:25 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Sep 23 15:21:26 -0500 2015)...
reg [16:0] oRA, oRB, oR;
              |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'oRA' in file '../rtl/ALT_MULTADD.v' on line 10, column 15.
reg [16:0] oRA, oRB, oR;
                   |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'oRB' in file '../rtl/ALT_MULTADD.v' on line 10, column 20.
    oRESULTA = A0 * B0 + A1 * B1;
    |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'oRESULTA' in file '../rtl/ALT_MULTADD.v' on line 21, column 5.
    oRESULTB = A0 * A1 * B0 * B1;
    |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'oRESULTB' in file '../rtl/ALT_MULTADD.v' on line 22, column 5.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl'.
1
Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Wed Sep 23 15:22:25 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Sep 23 15:22:26 -0500 2015)...
reg [16:0] oRA, oRB, oR;
              |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'oRA' in file '../rtl/ALT_MULTADD.v' on line 10, column 15.
reg [16:0] oRA, oRB, oR;
                   |
Error   : Illegal redeclaration. [VLOGPT-22] [read_hdl]
        : Redeclaration of non-interface variable 'oRB' in file '../rtl/ALT_MULTADD.v' on line 10, column 20.
    oRA = A0 * B0 + A1 * B1;
    |
Error   : Net not allowed in this context. [VLOGPT-86] [read_hdl]
        : Net 'oRA' in file '../rtl/ALT_MULTADD.v' on line 21, column 5.
        : A net cannot be assigned within an always block.  This situation may occur because an output port is not explicitly declared as a reg.
    oRB = A0 * A1 * B0 * B1;
    |
Error   : Net not allowed in this context. [VLOGPT-86] [read_hdl]
        : Net 'oRB' in file '../rtl/ALT_MULTADD.v' on line 22, column 5.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl'.
1
Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Wed Sep 23 15:24:55 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Sep 23 15:24:56 -0500 2015)...
    oRA = A0 * B0 + A1 * B1;
    |
Error   : Net not allowed in this context. [VLOGPT-86] [read_hdl]
        : Net 'oRA' in file '../rtl/ALT_MULTADD.v' on line 21, column 5.
    oRB = A0 * A1 * B0 * B1;
    |
Error   : Net not allowed in this context. [VLOGPT-86] [read_hdl]
        : Net 'oRB' in file '../rtl/ALT_MULTADD.v' on line 22, column 5.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl'.
1
Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Wed Sep 23 15:26:33 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Sep 23 15:26:34 -0500 2015)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'lab1' from file '../rtl/ALT_MULTADD.v'.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA0' in file '../rtl/ALT_MULTADD.v' on line 3.
        : The type associated with the two declarations of a port should be identical.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA1' in file '../rtl/ALT_MULTADD.v' on line 3.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB0' in file '../rtl/ALT_MULTADD.v' on line 3.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB1' in file '../rtl/ALT_MULTADD.v' on line 3.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'oR' in file '../rtl/ALT_MULTADD.v' on line 4.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'lab1'.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 710, Cells unusable for mapping: 101.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 428 usable logic and 280 usable sequential lib-cells.
        Trying carrysave optimization (configuration 1 of 1) on module 'lab1_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'lab1_csa_cluster'... Accepted.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'final_adder_add_27_19' and 'final_adder_add_21_19' in design 'lab1'.
	: RTL resource sharing move has been accepted
Mapping lab1 to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      49		100%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack: -1053 ps
Target path end-point (Pin: oR_reg[15]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 9688    -1228 
            Worst cost_group: iCLK, WNS: -1228.7
            Path: A0_reg[6]/CP --> oR_reg[15]/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack: -1229 ps
Target path end-point (Pin: oR_reg[15]/D (DFKCND1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                7820    -1253 
            Worst cost_group: iCLK, WNS: -1253.9
            Path: A1_reg[2]/CP --> oR_reg[16]/D
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC12.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'lab1' in file 'fv/lab1/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'lab1' in file 'fv/lab1/rtl_to_g1_withoutovf.do' ...
  Decloning clock-gating logic from /designs/lab1
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  7820    -1253         0        0
            Worst cost_group: iCLK, WNS: -1253.9
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs             7637    -1252         0        0
            Worst cost_group: iCLK, WNS: -1252.1
            Path: A0_reg[6]/CP --> oR_reg[16]/D
 hi_fo_buf                  7637    -1252         0        0
            Worst cost_group: iCLK, WNS: -1252.1
            Path: A0_reg[6]/CP --> oR_reg[16]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 7637    -1252         0        0
            Worst cost_group: iCLK, WNS: -1252.1
            Path: A0_reg[6]/CP --> oR_reg[16]/D
 incr_delay                 8033    -1165         0        0
            Worst cost_group: iCLK, WNS: -1165.3
            Path: A0_reg[5]/CP --> oR_reg[14]/D
 incr_delay                 8184    -1144         0        0
            Worst cost_group: iCLK, WNS: -1144.8
            Path: A1_reg[0]/CP --> oR_reg[14]/D
 incr_delay                 8212    -1141         0        0
            Worst cost_group: iCLK, WNS: -1141.5
            Path: A0_reg[7]/CP --> oR_reg[15]/D
 incr_delay                 8220    -1140         0        0
            Worst cost_group: iCLK, WNS: -1140.0
            Path: A1_reg[6]/CP --> oR_reg[15]/D
 incr_delay                 8230    -1138         0        0
            Worst cost_group: iCLK, WNS: -1138.1
            Path: A0_reg[6]/CP --> oR_reg[15]/D
 incr_delay                 8253    -1136         0        0
            Worst cost_group: iCLK, WNS: -1136.9
            Path: A0_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 8279    -1135         0        0
            Worst cost_group: iCLK, WNS: -1135.2
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 8323    -1132         0        0
            Worst cost_group: iCLK, WNS: -1132.4
            Path: A1_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 8366    -1130         0        0
            Worst cost_group: iCLK, WNS: -1130.4
            Path: A0_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 8402    -1129         0        0
            Worst cost_group: iCLK, WNS: -1129.4
            Path: A1_reg[0]/CP --> oR_reg[14]/D
 incr_delay                 8447    -1127         0        0
            Worst cost_group: iCLK, WNS: -1127.4
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 8460    -1126         0        0
            Worst cost_group: iCLK, WNS: -1126.4
            Path: A0_reg[5]/CP --> oR_reg[14]/D
 incr_delay                 8460    -1125         0        0
            Worst cost_group: iCLK, WNS: -1125.6
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 8462    -1119         0        0
            Worst cost_group: iCLK, WNS: -1119.0
            Path: A1_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 8827    -1081         0        0
            Worst cost_group: iCLK, WNS: -1081.5
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 incr_delay                 8976    -1069         0        0
            Worst cost_group: iCLK, WNS: -1069.1
            Path: A1_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 8990    -1068         0        0
            Worst cost_group: iCLK, WNS: -1068.4
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 incr_delay                 9240    -1041         0        0
            Worst cost_group: iCLK, WNS: -1041.3
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9253    -1032         0        0
            Worst cost_group: iCLK, WNS: -1032.8
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9344    -1022         0        0
            Worst cost_group: iCLK, WNS: -1022.1
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9468    -1010         0        0
            Worst cost_group: iCLK, WNS: -1010.1
            Path: A0_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9489    -1006         0        0
            Worst cost_group: iCLK, WNS: -1006.1
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9496    -1005         0        0
            Worst cost_group: iCLK, WNS: -1005.4
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9517    -1000         0        0
            Worst cost_group: iCLK, WNS: -1000.1
            Path: A1_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 9514    -1000         0        0
            Worst cost_group: iCLK, WNS: -1000.0
            Path: A0_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9520     -999         0        0
            Worst cost_group: iCLK, WNS: -999.0
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9522     -998         0        0
            Worst cost_group: iCLK, WNS: -998.9
            Path: A0_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9542     -997         0        0
            Worst cost_group: iCLK, WNS: -997.5
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9541     -997         0        0
            Worst cost_group: iCLK, WNS: -997.3
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 incr_delay                 9571     -994         0        0
            Worst cost_group: iCLK, WNS: -994.0
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9590     -992         0        0
            Worst cost_group: iCLK, WNS: -992.5
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9626     -987         0        0
            Worst cost_group: iCLK, WNS: -987.6
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9637     -987         0        0
            Worst cost_group: iCLK, WNS: -987.2
            Path: A1_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 9639     -986         0        0
            Worst cost_group: iCLK, WNS: -986.9
            Path: A1_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 9638     -986         0        0
            Worst cost_group: iCLK, WNS: -986.9
            Path: A1_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 9629     -986         0        0
            Worst cost_group: iCLK, WNS: -986.0
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9640     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 init_drc                   9640     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 init_area                  9640     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 undup                      9636     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[5]/CP --> oR_reg[15]/D
 rem_buf                    9559     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 rem_inv                    9453     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 merge_bi                   9371     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 rem_inv_qb                 9370     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 seq_res_area               9369     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 io_phase                   9269     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 gate_comp                  9135     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 gcomp_mog                  9135     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 glob_area                  9006     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A1_reg[3]/CP --> oR_reg[16]/D
 area_down                  8931     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[6]/CP --> oR_reg[14]/D
 rem_buf                    8920     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[6]/CP --> oR_reg[14]/D
 rem_inv                    8918     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[6]/CP --> oR_reg[14]/D
 merge_bi                   8909     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[6]/CP --> oR_reg[14]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 8909     -984         0        0
            Worst cost_group: iCLK, WNS: -984.4
            Path: A0_reg[6]/CP --> oR_reg[14]/D
 incr_delay                 8905     -984         0        0
            Worst cost_group: iCLK, WNS: -984.3
            Path: A0_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 8906     -984         0        0
            Worst cost_group: iCLK, WNS: -984.2
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 8905     -984         0        0
            Worst cost_group: iCLK, WNS: -984.2
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 8936     -982         0        0
            Worst cost_group: iCLK, WNS: -982.3
            Path: A0_reg[1]/CP --> oR_reg[14]/D
 incr_delay                 8976     -979         0        0
            Worst cost_group: iCLK, WNS: -979.7
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9042     -972         0        0
            Worst cost_group: iCLK, WNS: -972.5
            Path: A0_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9139     -967         0        0
            Worst cost_group: iCLK, WNS: -967.6
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9142     -967         0        0
            Worst cost_group: iCLK, WNS: -967.5
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9164     -965         0        0
            Worst cost_group: iCLK, WNS: -965.8
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9167     -965         0        0
            Worst cost_group: iCLK, WNS: -965.7
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9213     -964         0        0
            Worst cost_group: iCLK, WNS: -964.1
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9210     -964         0        0
            Worst cost_group: iCLK, WNS: -964.0
            Path: A0_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9202     -963         0        0
            Worst cost_group: iCLK, WNS: -963.8
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9242     -962         0        0
            Worst cost_group: iCLK, WNS: -962.0
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9249     -961         0        0
            Worst cost_group: iCLK, WNS: -961.7
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9262     -959         0        0
            Worst cost_group: iCLK, WNS: -959.3
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9266     -958         0        0
            Worst cost_group: iCLK, WNS: -958.7
            Path: A0_reg[7]/CP --> oR_reg[16]/D
 incr_delay                 9278     -958         0        0
            Worst cost_group: iCLK, WNS: -958.1
            Path: A1_reg[5]/CP --> oR_reg[16]/D
 incr_delay                 9307     -956         0        0
            Worst cost_group: iCLK, WNS: -956.0
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9352     -955         0        0
            Worst cost_group: iCLK, WNS: -955.5
            Path: A1_reg[3]/CP --> oR_reg[14]/D
 incr_delay                 9366     -954         0        0
            Worst cost_group: iCLK, WNS: -954.3
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9376     -953         0        0
            Worst cost_group: iCLK, WNS: -953.9
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9386     -953         0        0
            Worst cost_group: iCLK, WNS: -953.7
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9376     -952         0        0
            Worst cost_group: iCLK, WNS: -952.4
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 9390     -950         0        0
            Worst cost_group: iCLK, WNS: -950.7
            Path: A0_reg[0]/CP --> oR_reg[14]/D
 incr_delay                 9379     -950         0        0
            Worst cost_group: iCLK, WNS: -950.7
            Path: A1_reg[5]/CP --> oR_reg[16]/D
 incr_delay                 9411     -948         0        0
            Worst cost_group: iCLK, WNS: -948.4
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 9419     -947         0        0
            Worst cost_group: iCLK, WNS: -947.9
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 9421     -947         0        0
            Worst cost_group: iCLK, WNS: -947.9
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9446     -947         0        0
            Worst cost_group: iCLK, WNS: -947.3
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9447     -947         0        0
            Worst cost_group: iCLK, WNS: -947.1
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9464     -946         0        0
            Worst cost_group: iCLK, WNS: -946.0
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 incr_delay                 9470     -945         0        0
            Worst cost_group: iCLK, WNS: -945.9
            Path: A1_reg[5]/CP --> oR_reg[15]/D
 incr_delay                 9490     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[5]/CP --> oR_reg[15]/D
 init_drc                   9490     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[5]/CP --> oR_reg[15]/D
 init_area                  9490     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[5]/CP --> oR_reg[15]/D
 rem_buf                    9457     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 rem_inv                    9410     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 merge_bi                   9381     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 rem_inv_qb                 9381     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 io_phase                   9325     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[2]/CP --> oR_reg[14]/D
 gate_comp                  9254     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A0_reg[0]/CP --> oR_reg[13]/D
 glob_area                  9192     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A0_reg[6]/CP --> oR_reg[15]/D
 area_down                  9138     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[5]/CP --> oR_reg[13]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9138     -943         0        0
            Worst cost_group: iCLK, WNS: -943.5
            Path: A1_reg[5]/CP --> oR_reg[13]/D
 incr_delay                 9153     -943         0        0
            Worst cost_group: iCLK, WNS: -943.3
            Path: A1_reg[1]/CP --> oR_reg[15]/D
 incr_delay                 9160     -943         0        0
            Worst cost_group: iCLK, WNS: -943.2
            Path: A0_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9161     -943         0        0
            Worst cost_group: iCLK, WNS: -943.2
            Path: A1_reg[5]/CP --> oR_reg[15]/D
 init_drc                   9161     -943         0        0
            Worst cost_group: iCLK, WNS: -943.2
            Path: A1_reg[5]/CP --> oR_reg[15]/D

  Done mapping lab1
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lab1'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
GUI is already visible.
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '4254', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '4254', threshold: '2000'
  Setting attribute of root '/': 'gui_sv_update' = manual
gui_sv_update = 10000
invalid command name "gui_sv_update"
rc:/> gui_sv_threshold = 10000
invalid command name "gui_sv_threshold"
rc:/> set gui_sv_threshold = 10000
wrong # args: should be "set varName ?newValue?"
rc:/> set gui_sv_threshold=10000
can't read "gui_sv_threshold=10000": no such variable
rc:/> set gui_sv_threshold 10000
10000
rc:/> set gui_sv_threshold -10000
-10000
rc:/> set gui_sv_threshold 10000
10000
rc:/> Info    : The schematic is in manual update mode. [GUI-10]
        : To change update mode set the 'gui_sv_update' root attribute to 'auto' or 'manual'.
Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Wed Sep 23 16:09:26 -0500 2015)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Sep 23 16:09:27 -0500 2015)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'lab1' from file '../rtl/ALT_MULTADD.v'.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iA1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB0' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'iB1' in file '../rtl/ALT_MULTADD.v' on line 2.
Warning : Port redeclared with different type or size. [CDFG-237]
        : Type mismatch for port 'oR' in file '../rtl/ALT_MULTADD.v' on line 3.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'lab1'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
        : G0 netlist can only be generated if there is exactly one top design.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
        : Specify a design by using the cd command to change to that design's directory or specify the design as an argument for the command.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin' named 'Failed' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.

Usage: create_clock  [-add] [-name <string>] [-comment <string>]
           [-domain <string>] -period <float> [-waveform <float>+]
           [-apply_inverted <port|pin>+] [<port|pin>+]

    [-add]:
        should the sources add or overwrite 
    [-name <string>]:
        name of the clock 
    [-comment <string>]:
        comment to be tagged with this command 
    [-domain <string>]:
        name of the clock domain for the clock 
    -period <float>:
        clock period 
    [-waveform <float>+]:
        waveform string 
    [-apply_inverted <port|pin>+]:
        sources of the clock that are inverted 
    [<port|pin>+]:
        sources that are not inverted 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '3' of the SDC file './scripts/design.sdc': create_clock -period 0.8 -waveform {0 0.4 } [get_ports {iCLK}].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '4' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iA0}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iB0}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iA1}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '7' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iB1}].
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      0 , failed      1 (runtime  0.00)
 "get_ports"               - successful      0 , failed      5 (runtime  0.00)
 "set_input_delay"         - successful      0 , failed      4 (runtime  0.00)
Warning : Total failed commands during read_sdc are 10
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 710, Cells unusable for mapping: 101.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 428 usable logic and 280 usable sequential lib-cells.
        Trying carrysave optimization (configuration 1 of 1) on module 'lab1_4_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'lab1_4_csa_cluster'... Accepted.
Mapping lab1_4 to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      49		100%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 4275        0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                4264        0  N/A
  Decloning clock-gating logic from /designs/lab1_4
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  4264        0         0        0
 
Incremental optimization status (pre-loop)
==========================================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs             4225        0         0        0
 hi_fo_buf                  4225        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4225        0         0        0
 init_drc                   4225        0         0        0
 init_area                  4225        0         0        0
 gate_comp                  4217        0         0        0
 gcomp_mog                  4214        0         0        0
 rem_inv                    4213        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4213        0         0        0
 init_drc                   4213        0         0        0
 init_area                  4213        0         0        0
 io_phase                   4213        0         0        0
 gate_comp                  4212        0         0        0
 
Incremental optimization status
===============================
                                    Worst - - DRC Totals - -
                           Total  Weighted    Max       Max 
Operation                   Area  Neg Slk    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4212        0         0        0
 init_drc                   4212        0         0        0

  Done mapping lab1_4
Mapping lab1 to gates.
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:  -955 ps
Target path end-point (Pin: oR_reg[15]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                10144    -1110 
            Worst cost_group: iCLK, WNS: -1110.4
            Path: A0_reg[1]/CP --> oR_reg[15]/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack: -1110 ps
Target path end-point (Pin: oR_reg[15]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                8604    -1122 
            Worst cost_group: iCLK, WNS: -1122.6
            Path: A0_reg[6]/CP --> oR_reg[15]/D
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [write_hdl]
        : There is no unique design here.
Warning : Failed to dump traces because there are multiple top designs. [OVF-103]
        : Can not dump ovf traces with multiple top designs.
        : Traces can only be generated if there is exactly one top design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
        : Rerun command with a specific design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
  Decloning clock-gating logic from /designs/lab1
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  8604    -1122         0        0
            Worst cost_group: iCLK, WNS: -1122.6
            Path: A0_reg[6]/CP --> oR_reg[15]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs             8546    -1120         0        0
            Worst cost_group: iCLK, WNS: -1120.8
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 hi_fo_buf                  8546    -1120         0        0
            Worst cost_group: iCLK, WNS: -1120.8
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 8546    -1120         0        0
            Worst cost_group: iCLK, WNS: -1120.8
            Path: A0_reg[0]/CP --> oR_reg[15]/D
 incr_delay                 8903    -1066         0        0
            Worst cost_group: iCLK, WNS: -1066.7
            Path: A1_reg[5]/CP --> oR_reg[16]/D
 incr_delay                 9027    -1053         0        0
            Worst cost_group: iCLK, WNS: -1053.3
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9034    -1049         0        0
            Worst cost_group: iCLK, WNS: -1049.7
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9087    -1045         0        0
            Worst cost_group: iCLK, WNS: -1045.6
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9099    -1045         0        0
            Worst cost_group: iCLK, WNS: -1045.0
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9100    -1044         0        0
            Worst cost_group: iCLK, WNS: -1044.9
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9041    -1043         0        0
            Worst cost_group: iCLK, WNS: -1043.6
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9396    -1015         0        0
            Worst cost_group: iCLK, WNS: -1015.6
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9505    -1002         0        0
            Worst cost_group: iCLK, WNS: -1002.6
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9578     -996         0        0
            Worst cost_group: iCLK, WNS: -996.7
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9684     -984         0        0
            Worst cost_group: iCLK, WNS: -984.3
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9679     -983         0        0
            Worst cost_group: iCLK, WNS: -983.9
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9739     -976         0        0
            Worst cost_group: iCLK, WNS: -976.7
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9831     -969         0        0
            Worst cost_group: iCLK, WNS: -969.9
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9861     -968         0        0
            Worst cost_group: iCLK, WNS: -968.4
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9805     -967         0        0
            Worst cost_group: iCLK, WNS: -967.5
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9828     -964         0        0
            Worst cost_group: iCLK, WNS: -964.4
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9839     -963         0        0
            Worst cost_group: iCLK, WNS: -963.8
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9851     -963         0        0
            Worst cost_group: iCLK, WNS: -963.1
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9852     -963         0        0
            Worst cost_group: iCLK, WNS: -963.1
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9859     -962         0        0
            Worst cost_group: iCLK, WNS: -962.3
            Path: A1_reg[0]/CP --> oR_reg[16]/D
 incr_delay                 9856     -962         0        0
            Worst cost_group: iCLK, WNS: -962.1
            Path: A0_reg[6]/CP --> oR_reg[16]/D
 incr_delay                 9863     -959         0        0
            Worst cost_group: iCLK, WNS: -959.6
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 incr_delay                 9918     -953         0        0
            Worst cost_group: iCLK, WNS: -953.0
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9932     -951         0        0
            Worst cost_group: iCLK, WNS: -951.6
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9987     -946         0        0
            Worst cost_group: iCLK, WNS: -946.9
            Path: A0_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9988     -946         0        0
            Worst cost_group: iCLK, WNS: -946.8
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9989     -946         0        0
            Worst cost_group: iCLK, WNS: -946.4
            Path: A1_reg[3]/CP --> oR_reg[15]/D
 incr_delay                 9989     -946         0        0
            Worst cost_group: iCLK, WNS: -946.3
            Path: A1_reg[2]/CP --> oR_reg[15]/D
 incr_delay                 9986     -946         0        0
            Worst cost_group: iCLK, WNS: -946.2
            Path: A1_reg[6]/CP --> oR_reg[15]/D
 incr_delay                 9988     -944         0        0
            Worst cost_group: iCLK, WNS: -944.5
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                10006     -939         0        0
            Worst cost_group: iCLK, WNS: -939.7
            Path: A1_reg[4]/CP --> oR_reg[15]/D
 incr_delay                10019     -936         0        0
            Worst cost_group: iCLK, WNS: -936.8
            Path: A1_reg[2]/CP --> oR_reg[16]/D
 incr_delay                10017     -936         0        0
            Worst cost_group: iCLK, WNS: -936.2
            Path: A0_reg[0]/CP --> oR_reg[16]/D
 incr_delay                10020     -936         0        0
            Worst cost_group: iCLK, WNS: -936.0
            Path: A0_reg[6]/CP --> oR_reg[16]/D
 incr_delay                10038     -935         0        0
            Worst cost_group: iCLK, WNS: -935.8
            Path: A1_reg[4]/CP --> oR_reg[13]/D
 incr_delay                10059     -931         0        0
            Worst cost_group: iCLK, WNS: -931.6
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                10075     -928         0        0
            Worst cost_group: iCLK, WNS: -928.3
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_delay                10072     -927         0        0
            Worst cost_group: iCLK, WNS: -927.7
            Path: A1_reg[5]/CP --> oR_reg[16]/D
 incr_delay                10072     -926         0        0
            Worst cost_group: iCLK, WNS: -926.7
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                10084     -926         0        0
            Worst cost_group: iCLK, WNS: -926.0
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                10084     -925         0        0
            Worst cost_group: iCLK, WNS: -925.7
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                10104     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 init_drc                  10104     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 init_area                 10104     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 undup                     10102     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 rem_buf                   10012     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 rem_inv                    9791     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 merge_bi                   9657     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A1_reg[6]/CP --> oR_reg[16]/D
 rem_inv_qb                 9655     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A1_reg[6]/CP --> oR_reg[16]/D
 seq_res_area               9653     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A1_reg[6]/CP --> oR_reg[16]/D
 io_phase                   9516     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A1_reg[6]/CP --> oR_reg[16]/D
 gate_comp                  9410     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A1_reg[6]/CP --> oR_reg[16]/D
 glob_area                  9285     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[6]/CP --> oR_reg[15]/D
 area_down                  9220     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_buf                    9212     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_inv                    9183     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 merge_bi                   9177     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 rem_inv_qb                 9177     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9177     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9181     -923         0        0
            Worst cost_group: iCLK, WNS: -923.5
            Path: A0_reg[2]/CP --> oR_reg[16]/D
 incr_delay                 9191     -923         0        0
            Worst cost_group: iCLK, WNS: -923.1
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9206     -922         0        0
            Worst cost_group: iCLK, WNS: -922.5
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9206     -922         0        0
            Worst cost_group: iCLK, WNS: -922.4
            Path: A1_reg[4]/CP --> oR_reg[16]/D
 incr_delay                 9206     -922         0        0
            Worst cost_group: iCLK, WNS: -922.0
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9221     -921         0        0
            Worst cost_group: iCLK, WNS: -921.3
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9215     -921         0        0
            Worst cost_group: iCLK, WNS: -921.1
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9210     -920         0        0
            Worst cost_group: iCLK, WNS: -920.8
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9233     -918         0        0
            Worst cost_group: iCLK, WNS: -918.4
            Path: A0_reg[6]/CP --> oR_reg[16]/D
 incr_delay                 9258     -917         0        0
            Worst cost_group: iCLK, WNS: -917.9
            Path: A0_reg[3]/CP --> oR_reg[16]/D
 incr_delay                 9261     -917         0        0
            Worst cost_group: iCLK, WNS: -917.8
            Path: A1_reg[6]/CP --> oR_reg[16]/D
 incr_delay                 9261     -917         0        0
            Worst cost_group: iCLK, WNS: -917.8
            Path: A0_reg[6]/CP --> oR_reg[16]/D
 incr_delay                 9259     -917         0        0
            Worst cost_group: iCLK, WNS: -917.6
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9279     -916         0        0
            Worst cost_group: iCLK, WNS: -916.7
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9286     -916         0        0
            Worst cost_group: iCLK, WNS: -916.6
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9299     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 init_drc                   9299     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 init_area                  9299     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 rem_buf                    9273     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A0_reg[4]/CP --> oR_reg[16]/D
 rem_inv                    9250     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 merge_bi                   9231     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 io_phase                   9198     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 gate_comp                  9165     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A1_reg[1]/CP --> oR_reg[16]/D
 glob_area                  9110     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 area_down                  9093     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9093     -915         0        0
            Worst cost_group: iCLK, WNS: -915.2
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9103     -914         0        0
            Worst cost_group: iCLK, WNS: -914.7
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9112     -914         0        0
            Worst cost_group: iCLK, WNS: -914.4
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9116     -914         0        0
            Worst cost_group: iCLK, WNS: -914.1
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 incr_delay                 9117     -914         0        0
            Worst cost_group: iCLK, WNS: -914.1
            Path: A0_reg[1]/CP --> oR_reg[16]/D
 init_drc                   9117     -914         0        0
            Worst cost_group: iCLK, WNS: -914.1
            Path: A0_reg[1]/CP --> oR_reg[16]/D

  Done mapping lab1
  Synthesis succeeded.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [report]
        : There is no unique design here.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl'.
Failed on find_unique_design
Info    : The schematic is in manual update mode. [GUI-10]
Info    : The schematic is in manual update mode. [GUI-10]
Info    : The schematic is in manual update mode. [GUI-10]
Info    : The schematic is in manual update mode. [GUI-10]
1
1
    while executing
"redirect /dev/null "eval $cmd""
    (procedure "vrc_trw_display_path" line 32)
    invoked from within
"vrc_trw_display_path 1"
    (procedure "vrc_trw_dialog" line 55)
    invoked from within
"vrc_trw_dialog $data"
    (procedure "vrc_report_timing_worst" line 45)
    invoked from within
"vrc_report_timing_worst"
    invoked from within
".rc.menubar.report.menu.timing invoke active"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 [list $w invoke active]"
    (procedure "tk::MenuInvoke" line 50)
    invoked from within
"tk::MenuInvoke .rc.menubar.report.menu.timing 1"
    (command bound to event)
report delay
Cannot find subcommand: delay
  report: generate one of various reports
Usage: report subcommand [-h]

  The 'subcommand' can be one of the following:
area                   - prints an area report
boundary_opto          - reports boundary optimization summary
cdn_loop_breaker       - reports the cdn_loop_breaker instances
cell_delay_calculation - reports how the cell delay of a libcell instance is calculated
clock_gating           - prints a clock-gating report
clocks                 - prints a clock report
congestion             - reports congestion summary
datapath               - prints a datapath resources report
design_rules           - prints design rule violations
dft_chains             - reports on DFT scan chains
dft_clock_domain_info  - reports DFT clock domain information
dft_core_wrapper       - reports the wrapper segments inserted for ports using the insert_dft wrapper_cell command
dft_registers          - reports on DFT status of registers
dft_setup              - reports on DFT setup
dft_violations         - reports DFT violations
gates                  - prints a gates report
hierarchy              - prints a hierarchy report
instance               - prints an instance report
isolation              - prints isolation report
level_shifter          - prints a level-shifter report
memory                 - prints a memory usage report
memory_cells           - prints the memory cells in the library
messages               - prints a summary of error messages that have been issued
multibit_inferencing   - prints a multibit inferencing report
net_cap_calculation    - reports how the capacitance of the net is calculated
net_delay_calculation  - reports how the net delay is calculated
net_res_calculation    - reports how the resistance of the net is calculated
nets                   - prints a nets report
opcg_equivalents       - reports the scan cell to opcg cell equivalent mappings specified using the 'set_opcg_equivalent' command
operand_isolation      - prints operand isolation report
ple                    - reports physical layout estimation data
port                   - prints a port report
power                  - prints a power report
power_domain           - prints power domain report
proto                  - reports prototype synthesis information
qor                    - prints a QOR report
scan_compressibility   - reports the scan compressibility of a design by processing its actual compression results generated using the analyze_scan_compressibility command
sequential             - prints a sequential instance report
slew_calculation       - reports how the slew on the driver pin of a libcell instance is calculated
state_retention        - prints state retention report
summary                - prints an area, timing, and design rules report
test_power             - estimates the average scan power in shift and capture modes during test
timing                 - prints a timing report
units                  - reports units
utilization            - reports how floorplan utilization is calculated
yield                  - prints a yield report
Failed on 'report delay'
rc:/designs/lab1> report time
Cannot find subcommand: time
  report: generate one of various reports
Usage: report subcommand [-h]

  The 'subcommand' can be one of the following:
area                   - prints an area report
boundary_opto          - reports boundary optimization summary
cdn_loop_breaker       - reports the cdn_loop_breaker instances
cell_delay_calculation - reports how the cell delay of a libcell instance is calculated
clock_gating           - prints a clock-gating report
clocks                 - prints a clock report
congestion             - reports congestion summary
datapath               - prints a datapath resources report
design_rules           - prints design rule violations
dft_chains             - reports on DFT scan chains
dft_clock_domain_info  - reports DFT clock domain information
dft_core_wrapper       - reports the wrapper segments inserted for ports using the insert_dft wrapper_cell command
dft_registers          - reports on DFT status of registers
dft_setup              - reports on DFT setup
dft_violations         - reports DFT violations
gates                  - prints a gates report
hierarchy              - prints a hierarchy report
instance               - prints an instance report
isolation              - prints isolation report
level_shifter          - prints a level-shifter report
memory                 - prints a memory usage report
memory_cells           - prints the memory cells in the library
messages               - prints a summary of error messages that have been issued
multibit_inferencing   - prints a multibit inferencing report
net_cap_calculation    - reports how the capacitance of the net is calculated
net_delay_calculation  - reports how the net delay is calculated
net_res_calculation    - reports how the resistance of the net is calculated
nets                   - prints a nets report
opcg_equivalents       - reports the scan cell to opcg cell equivalent mappings specified using the 'set_opcg_equivalent' command
operand_isolation      - prints operand isolation report
ple                    - reports physical layout estimation data
port                   - prints a port report
power                  - prints a power report
power_domain           - prints power domain report
proto                  - reports prototype synthesis information
qor                    - prints a QOR report
scan_compressibility   - reports the scan compressibility of a design by processing its actual compression results generated using the analyze_scan_compressibility command
sequential             - prints a sequential instance report
slew_calculation       - reports how the slew on the driver pin of a libcell instance is calculated
state_retention        - prints state retention report
summary                - prints an area, timing, and design rules report
test_power             - estimates the average scan power in shift and capture modes during test
timing                 - prints a timing report
units                  - reports units
utilization            - reports how floorplan utilization is calculated
yield                  - prints a yield report
Failed on 'report time'
rc:/designs/lab1> Info    : The schematic is in manual update mode. [GUI-10]
Info    : The schematic is in manual update mode. [GUI-10]
Info    : The schematic is in manual update mode. [GUI-10]
Info    : The schematic is in manual update mode. [GUI-10]
report report delay
Cannot find subcommand: report
  report: generate one of various reports
Usage: report subcommand [-h]

  The 'subcommand' can be one of the following:
area                   - prints an area report
boundary_opto          - reports boundary optimization summary
cdn_loop_breaker       - reports the cdn_loop_breaker instances
cell_delay_calculation - reports how the cell delay of a libcell instance is calculated
clock_gating           - prints a clock-gating report
clocks                 - prints a clock report
congestion             - reports congestion summary
datapath               - prints a datapath resources report
design_rules           - prints design rule violations
dft_chains             - reports on DFT scan chains
dft_clock_domain_info  - reports DFT clock domain information
dft_core_wrapper       - reports the wrapper segments inserted for ports using the insert_dft wrapper_cell command
dft_registers          - reports on DFT status of registers
dft_setup              - reports on DFT setup
dft_violations         - reports DFT violations
gates                  - prints a gates report
hierarchy              - prints a hierarchy report
instance               - prints an instance report
isolation              - prints isolation report
level_shifter          - prints a level-shifter report
memory                 - prints a memory usage report
memory_cells           - prints the memory cells in the library
messages               - prints a summary of error messages that have been issued
multibit_inferencing   - prints a multibit inferencing report
net_cap_calculation    - reports how the capacitance of the net is calculated
net_delay_calculation  - reports how the net delay is calculated
net_res_calculation    - reports how the resistance of the net is calculated
nets                   - prints a nets report
opcg_equivalents       - reports the scan cell to opcg cell equivalent mappings specified using the 'set_opcg_equivalent' command
operand_isolation      - prints operand isolation report
ple                    - reports physical layout estimation data
port                   - prints a port report
power                  - prints a power report
power_domain           - prints power domain report
proto                  - reports prototype synthesis information
qor                    - prints a QOR report
scan_compressibility   - reports the scan compressibility of a design by processing its actual compression results generated using the analyze_scan_compressibility command
sequential             - prints a sequential instance report
slew_calculation       - reports how the slew on the driver pin of a libcell instance is calculated
state_retention        - prints state retention report
summary                - prints an area, timing, and design rules report
test_power             - estimates the average scan power in shift and capture modes during test
timing                 - prints a timing report
units                  - reports units
utilization            - reports how floorplan utilization is calculated
yield                  - prints a yield report
Failed on 'report report delay'
rc:/designs/lab1> report delay
Cannot find subcommand: delay
  report: generate one of various reports
Usage: report subcommand [-h]

  The 'subcommand' can be one of the following:
area                   - prints an area report
boundary_opto          - reports boundary optimization summary
cdn_loop_breaker       - reports the cdn_loop_breaker instances
cell_delay_calculation - reports how the cell delay of a libcell instance is calculated
clock_gating           - prints a clock-gating report
clocks                 - prints a clock report
congestion             - reports congestion summary
datapath               - prints a datapath resources report
design_rules           - prints design rule violations
dft_chains             - reports on DFT scan chains
dft_clock_domain_info  - reports DFT clock domain information
dft_core_wrapper       - reports the wrapper segments inserted for ports using the insert_dft wrapper_cell command
dft_registers          - reports on DFT status of registers
dft_setup              - reports on DFT setup
dft_violations         - reports DFT violations
gates                  - prints a gates report
hierarchy              - prints a hierarchy report
instance               - prints an instance report
isolation              - prints isolation report
level_shifter          - prints a level-shifter report
memory                 - prints a memory usage report
memory_cells           - prints the memory cells in the library
messages               - prints a summary of error messages that have been issued
multibit_inferencing   - prints a multibit inferencing report
net_cap_calculation    - reports how the capacitance of the net is calculated
net_delay_calculation  - reports how the net delay is calculated
net_res_calculation    - reports how the resistance of the net is calculated
nets                   - prints a nets report
opcg_equivalents       - reports the scan cell to opcg cell equivalent mappings specified using the 'set_opcg_equivalent' command
operand_isolation      - prints operand isolation report
ple                    - reports physical layout estimation data
port                   - prints a port report
power                  - prints a power report
power_domain           - prints power domain report
proto                  - reports prototype synthesis information
qor                    - prints a QOR report
scan_compressibility   - reports the scan compressibility of a design by processing its actual compression results generated using the analyze_scan_compressibility command
sequential             - prints a sequential instance report
slew_calculation       - reports how the slew on the driver pin of a libcell instance is calculated
state_retention        - prints state retention report
summary                - prints an area, timing, and design rules report
test_power             - estimates the average scan power in shift and capture modes during test
timing                 - prints a timing report
units                  - reports units
utilization            - reports how floorplan utilization is calculated
yield                  - prints a yield report
Failed on 'report delay'
rc:/designs/lab1> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lab1'.
============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Sep 23 2015  04:41:23 pm
  Module:                 lab1
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

    Pin          Type     Fanout Load Slew Delay Arrival   
                                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------
(clock iCLK)    launch                                 0 R 
A0_reg[1]/CP                             0             0 R 
A0_reg[1]/Q     DFQD4          7 12.0   40  +121     121 R 
g116453/A1                                    +0     121   
g116453/ZN      ND2D2          4  6.6   43   +37     158 F 
g113492/I                                     +0     158   
g113492/ZN      CKND2          1  2.1   20   +20     179 R 
g113491/A1                                    +0     179   
g113491/ZN      ND2D2          2  3.5   28   +24     202 F 
g118174/A2                                    +0     202   
g118174/ZN      CKND2D1        1  1.9   38   +32     234 R 
g118173/B1                                    +0     234   
g118173/ZN      INR2XD1        1  1.7   26   +24     258 F 
g114227/A2                                    +0     258   
g114227/ZN      NR2XD1         1  1.9   30   +31     289 R 
g111832/A1                                    +0     289   
g111832/ZN      CKND2D2        2  2.9   24   +23     313 F 
g111831/A1                                    +0     313   
g111831/ZN      ND2D2          2  3.3   26   +21     334 R 
g110898/I                                     +0     334   
g110898/ZN      CKND2          1  2.2   13   +16     349 F 
g110897/A2                                    +0     349   
g110897/ZN      CKND2D2        1  2.1   26   +22     371 R 
g116296/A1                                    +0     371   
g116296/ZN      ND2D2          2  5.5   37   +31     402 F 
g106056/A1                                    +0     402   
g106056/ZN      NR2XD2         2  4.1   32   +28     430 R 
g106055/I                                     +0     430   
g106055/ZN      INVD2          2  3.2   16   +18     448 F 
g105958/A1                                    +0     448   
g105958/ZN      ND2D2          2  4.3   30   +21     468 R 
g105957/I                                     +0     468   
g105957/ZN      CKND2          1  4.1   19   +20     489 F 
g110437/A1                                    +0     489   
g110437/ZN      CKND2D4        1  4.5   27   +21     510 R 
g114917/A1                                    +0     510   
g114917/ZN      ND2D4          5  9.5   34   +29     539 F 
g105835/I                                     +0     539   
g105835/ZN      CKND2          2  6.6   34   +29     568 R 
g105833/I                                     +0     568   
g105833/ZN      CKND2          4  6.5   26   +26     594 F 
g112944/A1                                    +0     594   
g112944/ZN      CKND2D2        2  2.9   32   +24     618 R 
g112943/I                                     +0     618   
g112943/ZN      CKND2          3  3.4   18   +20     638 F 
g115252/A2                                    +0     638   
g115252/ZN      ND2D1          1  1.2   24   +21     659 R 
g115250/B                                     +0     659   
g115250/ZN      OAI21D1        1  2.1   40   +38     697 F 
g112760/B                                     +0     697   
g112760/ZN      OAI21D2        1  2.2   47   +31     729 R 
g112758/A2                                    +0     729   
g112758/ZN      CKND2D2        2  3.9   29   +33     762 F 
g105076/I                                     +0     762   
g105076/ZN      CKND2          1  3.4   21   +20     782 R 
g112348/A2                                    +0     782   
g112348/ZN      ND2D3          2  4.4   26   +26     808 F 
g118043/A1                                    +0     808   
g118043/ZN      ND2D3          2  4.4   26   +21     829 R 
g110668/I                                     +0     829   
g110668/ZN      INVD2          1  1.9   11   +14     843 F 
g112981/A1                                    +0     843   
g112981/ZN      CKND2D2        1  3.0   31   +21     864 R 
g118166/A1                                    +0     864   
g118166/ZN      CKND2D3        2  4.1   25   +25     889 F 
g118165/A1                                    +0     889   
g118165/ZN      NR2D2          1  1.8   34   +28     916 R 
g115179/A1                                    +0     916   
g115179/ZN      NR2XD1         2  3.2   30   +26     942 F 
g115183/A1                                    +0     942   
g115183/ZN      ND2D1          1  2.5   35   +28     970 R 
g110520/A2                                    +0     970   
g110520/ZN      ND2D2          2  3.2   26   +29    1000 F 
g116468/A1                                    +0    1000   
g116468/ZN      ND2D1          1  2.5   35   +27    1026 R 
g116466/A2                                    +0    1026   
g116466/ZN      ND2D2          2  5.3   36   +35    1061 F 
g116465/A1                                    +0    1061   
g116465/ZN      NR2XD2         2  5.9   39   +32    1094 R 
g116316/I                                     +0    1094   
g116316/ZN      CKND4          1  4.1   16   +19    1112 F 
g118222/A1                                    +0    1112   
g118222/ZN      CKND2D4        2  4.0   27   +19    1131 R 
g116314/A2                                    +0    1131   
g116314/ZN      NR2XD1         1  3.5   32   +30    1161 F 
g118159/A2                                    +0    1161   
g118159/ZN      NR2XD2         2  5.9   39   +38    1199 R 
g118160/I                                     +0    1199   
g118160/ZN      CKND4          3  7.4   20   +22    1221 F 
g117909/A1                                    +0    1221   
g117909/ZN      ND2D3          3  5.4   28   +21    1242 R 
g115025/A1                                    +0    1242   
g115025/ZN      ND2D2          1  2.1   21   +22    1263 F 
g112111/A1                                    +0    1263   
g112111/ZN      ND2D2          1  3.4   26   +20    1284 R 
g113475/A2                                    +0    1284   
g113475/ZN      ND2D3          4  5.3   29   +29    1312 F 
g117762/A2                                    +0    1312   
g117762/ZN      OAI21D1        1  2.1   61   +48    1361 R 
g116286/A1                                    +0    1361   
g116286/ZN      ND2D2          2  3.2   32   +32    1392 F 
g109888/I                                     +0    1392   
g109888/ZN      CKND2          1  3.5   22   +21    1414 R 
g114203/A1                                    +0    1414   
g114203/ZN      ND2D3          2  4.7   27   +24    1438 F 
g197/A2                                       +0    1438   
g197/ZN         CKND2D2        1  2.1   28   +26    1463 R 
g117688/A1                                    +0    1463   
g117688/ZN      ND2D2          1  3.4   27   +25    1489 F 
g117687/A1                                    +0    1489   
g117687/ZN      ND2D3          2  6.4   33   +24    1513 R 
g186/I                                        +0    1513   
g186/ZN         INVD2          1  3.4   16   +18    1531 F 
g117693/A1                                    +0    1531   
g117693/ZN      ND2D3          2  4.4   25   +18    1550 R 
g116739/A2                                    +0    1550   
g116739/ZN      ND3D2          1  2.1   40   +36    1586 F 
g114610/A1                                    +0    1586   
g114610/ZN      ND2D2          2  4.2   29   +27    1613 R 
g703/B                                        +0    1613   
g703/ZN         OAI211D2       1  2.1   49   +50    1663 F 
g115096/A1                                    +0    1663   
g115096/ZN      ND2D2          1  1.1   21   +21    1685 R 
oR_reg[16]/D    DFQD1                         +0    1685   
oR_reg[16]/CP   setup                    0   +29    1714 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)    capture                              800 R 
-----------------------------------------------------------
Cost Group   : 'iCLK' (path_group 'iCLK')
Timing slack :    -914ps (TIMING VIOLATION)
Start-point  : A0_reg[1]/CP
End-point    : oR_reg[16]/D

rc:/designs/lab1> Sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl' (Wed Sep 23 16:50:24 -0500 2015)...
Error   : The object for this attribute is missing or invalid. [TUI-19] [set_attribute]
        : You must specify a 'root' object type as the final (fourth) argument when setting the 'lib_search_path' attribute.
        : To see the usage/description for this attribute, type 'set_attribute -h <attr_name> *'.
GUI is already visible.
Error sourcing '/home/abp250/Documents/EE465/Lab4/rc/syn/scripts/run_synth.tcl'.
1
