============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:07 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

path   1:

        Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                          (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------
(clock func_clk)        launch                                  0 R             
(TOP.sdc_line_16_1_1)   ext delay                    +500     500 R             
A[2]                    in port        11 27.2    0    +0     500 R             
alu_inst/A[2] 
  g2252/A                                              +0     500               
  g2252/Y               INVX1           3  8.8   58   +35     535 F             
  g2235/B                                              +0     535               
  g2235/Y               NOR2X1          3  8.9  125   +89     624 R             
  g2227/A                                              +0     624               
  g2227/Y               NOR2X1          3  8.8   84   +78     702 F             
  g2224/A                                              +0     702               
  g2224/Y               INVX1           3  9.5   80   +64     766 R             
  g2182/B                                              +0     766               
  g2182/S               ADDHX1          3  9.3   67   +73     840 R             
  g2155/B0                                             +0     840               
  g2155/Y               OAI2BB1X1       1  4.2   63   +58     897 F             
  g2143/A                                              +0     897               
  g2143/Y               XNOR2X1         1  4.4   34   +63     960 R             
  g2137/A1                                             +0     960               
  g2137/Y               OAI22X1         1  4.1   78   +53    1014 F             
  g2132/C0                                             +0    1014               
  g2132/Y               AOI211XL        1  4.4  161  +118    1131 R             
  g2128/C0                                             +0    1131               
  g2128/Y               OAI211X1        1  4.3  109  +112    1244 F             
  g2126/B0                                             +0    1244               
  g2126/Y               AOI31X1         1  4.4   80   +78    1322 R             
  g2125/C0                                             +0    1322               
  g2125/Y               OAI221X1        1  4.4  109   +93    1415 F             
  F_reg[3]/D            SDFFRHQX1                      +0    1415               
  F_reg[3]/CK           setup                     0   +49    1465 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)        capture                             10000 R             
--------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    8535ps 
Start-point  : A[2]
End-point    : alu_inst/F_reg[3]/D

path   2:

         Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                           (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------
(clock func_clk)         launch                                  0 R             
(TOP.sdc_line_20_9_1)    ext delay                    +500     500 F             
H[0]                     in port         3  8.8    0    +0     500 F             
shifter_inst/H[0] 
  g150/A                                                +0     500               
  g150/Y                 NOR2X1          4 11.1  146   +88     588 R             
  g145/A1                                               +0     588               
  g145/Y                 AOI22X1         1  4.3   89   +94     682 F             
  g143/B0                                               +0     682               
  g143/Y                 OAI2BB1X1       1  3.9   46   +48     730 R             
shifter_inst/O[1] 
O[1]                     out port                       +0     730 R             
(TOP.sdc_line_23_11_1)   ext delay                    +500    1230 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)         capture                             10000 R             
---------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8770ps 
Start-point  : H[0]
End-point    : O[1]

path   3:

         Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                           (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------
(clock func_clk)         launch                                  0 R             
(TOP.sdc_line_20_9_1)    ext delay                    +500     500 F             
H[0]                     in port         3  8.8    0    +0     500 F             
shifter_inst/H[0] 
  g150/A                                                +0     500               
  g150/Y                 NOR2X1          4 11.1  146   +88     588 R             
  g147/A1                                               +0     588               
  g147/Y                 AOI22X1         1  4.3   89   +94     682 F             
  g142/B0                                               +0     682               
  g142/Y                 OAI2BB1X1       1  3.9   46   +48     730 R             
shifter_inst/O[2] 
O[2]                     out port                       +0     730 R             
(TOP.sdc_line_23_10_1)   ext delay                    +500    1230 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)         capture                             10000 R             
---------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8770ps 
Start-point  : H[0]
End-point    : O[2]

path   4:

      Pin            Type      Fanout Load Slew Delay Arrival   Location    
                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------
(clock func_clk)    launch                                  0 R             
(TOP.sdc_line_19)   ext delay                    +500     500 F             
Cin                 in port         3  9.0    0    +0     500 F             
alu_inst/Cin 
  g2247/A                                          +0     500               
  g2247/Y           NOR2X1          3  9.3  123   +75     575 R             
  g2218/C                                          +0     575               
  g2218/Y           NAND3BXL        3  8.8  268  +193     768 F             
  g2213/A                                          +0     768               
  g2213/Y           INVX1           3  9.1  111  +119     887 R             
  g2163/B                                          +0     887               
  g2163/Y           NAND2X1         2  6.3   96   +86     972 F             
  g2150/B1                                         +0     972               
  g2150/Y           OA22X1          1  4.3   35   +66    1039 F             
  g2142/B0                                         +0    1039               
  g2142/Y           OAI211X1        1  4.4   80   +34    1073 R             
  g2138/B0                                         +0    1073               
  g2138/Y           AOI2BB1X1       1  4.3   46   +47    1120 F             
  g2133/C0                                         +0    1120               
  g2133/Y           OAI211X1        1  4.4   82   +36    1155 R             
  Cout_reg/D        SDFFRHQX1                      +0    1155               
  Cout_reg/CK       setup                     0   +54    1209 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)    capture                             10000 R             
----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    8791ps 
Start-point  : Cin
End-point    : alu_inst/Cout_reg/D

path   5:

         Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                           (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------
(clock func_clk)         launch                                  0 R             
(TOP.sdc_line_20_9_1)    ext delay                    +500     500 F             
H[0]                     in port         3  8.8    0    +0     500 F             
shifter_inst/H[0] 
  g150/A                                                +0     500               
  g150/Y                 NOR2X1          4 11.1  146   +88     588 R             
  g146/A1                                               +0     588               
  g146/Y                 AO22X1          1  3.9   31   +81     669 R             
shifter_inst/O[0] 
O[0]                     out port                       +0     669 R             
(TOP.sdc_line_23_12_1)   ext delay                    +500    1169 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)         capture                             10000 R             
---------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8831ps 
Start-point  : H[0]
End-point    : O[0]

path   6:

        Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                          (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------
(clock func_clk)        launch                                  0 R             
(TOP.sdc_line_20_9_1)   ext delay                    +500     500 F             
H[0]                    in port         3  8.8    0    +0     500 F             
shifter_inst/H[0] 
  g150/A                                               +0     500               
  g150/Y                NOR2X1          4 11.1  146   +88     588 R             
  g144/A1                                              +0     588               
  g144/Y                AO22X1          1  3.9   31   +81     669 R             
shifter_inst/O[3] 
O[3]                    out port                       +0     669 R             
(TOP.sdc_line_23)       ext delay                    +500    1169 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)        capture                             10000 R             
--------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8831ps 
Start-point  : H[0]
End-point    : O[3]

path   7:

        Pin              Type      Fanout Load Slew Delay Arrival   Location    
                                          (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------
(clock func_clk)        launch                                  0 R             
(TOP.sdc_line_16_1_1)   ext delay                    +500     500 R             
A[2]                    in port        11 27.2    0    +0     500 R             
alu_inst/A[2] 
  g2252/A                                              +0     500               
  g2252/Y               INVX1           3  8.8   58   +35     535 F             
  g2235/B                                              +0     535               
  g2235/Y               NOR2X1          3  8.9  125   +89     624 R             
  g2227/A                                              +0     624               
  g2227/Y               NOR2X1          3  8.8   84   +78     702 F             
  g2224/A                                              +0     702               
  g2224/Y               INVX1           3  9.5   80   +64     766 R             
  g2182/B                                              +0     766               
  g2182/S               ADDHX1          3  9.0   64   +75     842 F             
  g2170/B                                              +0     842               
  g2170/Y               XNOR2X1         1  4.4   33   +54     896 F             
  g2151/B                                              +0     896               
  g2151/Y               XNOR2X1         1  4.4   34   +52     948 R             
  g2136/A1                                             +0     948               
  g2136/Y               OAI221X1        1  4.1  104   +76    1024 F             
  g2129/D                                              +0    1024               
  g2129/Y               OR4X1           1  4.4   40   +85    1109 F             
  F_reg[2]/D            SDFFRHQX1                      +0    1109               
  F_reg[2]/CK           setup                     0   +35    1144 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)        capture                             10000 R             
--------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    8856ps 
Start-point  : A[2]
End-point    : alu_inst/F_reg[2]/D

path   8:

      Pin            Type      Fanout Load Slew Delay Arrival   Location    
                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------
(clock func_clk)    launch                                  0 R             
(TOP.sdc_line_19)   ext delay                    +500     500 F             
Cin                 in port         3  9.0    0    +0     500 F             
alu_inst/Cin 
  g2247/A                                          +0     500               
  g2247/Y           NOR2X1          3  9.3  123   +75     575 R             
  g2222/B                                          +0     575               
  g2222/Y           NAND2BX1        2  6.4   99   +91     666 F             
  g2210/AN                                         +0     666               
  g2210/Y           NAND2BX1        5 13.4  166  +123     789 F             
  g2202/A                                          +0     789               
  g2202/Y           INVX1           2  6.7   76   +79     867 R             
  g2199/A                                          +0     867               
  g2199/Y           NOR2X1          1  4.2   46   +46     913 F             
  g2162/A1                                         +0     913               
  g2162/Y           OA22X1          1  4.3   35   +62     975 F             
  g2140/C1                                         +0     975               
  g2140/Y           OAI222X1        1  4.2   96   +51    1026 R             
  g2134/D                                          +0    1026               
  g2134/Y           OR4X1           1  4.4   33   +48    1074 R             
  F_reg[1]/D        SDFFRHQX1                      +0    1074               
  F_reg[1]/CK       setup                     0   +43    1117 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)    capture                             10000 R             
----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    8883ps 
Start-point  : Cin
End-point    : alu_inst/F_reg[1]/D

path   9:

      Pin            Type      Fanout Load Slew Delay Arrival   Location    
                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------
(clock func_clk)    launch                                  0 R             
(TOP.sdc_line_19)   ext delay                    +500     500 R             
Cin                 in port         3  9.2    0    +0     500 R             
alu_inst/Cin 
  g2206/A                                          +0     500               
  g2206/CO          ADDHX1          3  9.1   65   +57     557 R             
  g2198/B                                          +0     557               
  g2198/Y           NAND2X1         4 11.1  146  +103     660 F             
  g2197/A                                          +0     660               
  g2197/Y           INVX1           2  6.7   73   +73     733 R             
  g2188/B                                          +0     733               
  g2188/Y           NAND2BX1        2  6.5   93   +75     808 F             
  g2181/B0                                         +0     808               
  g2181/Y           OAI21X1         2  6.7  108   +58     865 R             
  g2177/A                                          +0     865               
  g2177/Y           INVX1           3  8.7   78   +69     934 F             
  g2139/A1                                         +0     934               
  g2139/Y           OAI211X1        1  4.4   80   +71    1005 R             
  F_reg[0]/D        SDFFRHQX1                      +0    1005               
  F_reg[0]/CK       setup                     0   +54    1059 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)    capture                             10000 R             
----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    8941ps 
Start-point  : Cin
End-point    : alu_inst/F_reg[0]/D

path  10:

      Pin            Type      Fanout Load Slew Delay Arrival   Location    
                                      (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------
(clock func_clk)    launch                                  0 R             
alu_inst
  Cout_reg/CK                                 0             0 R             
  Cout_reg/Q        SDFFRHQX1       2  6.2   45   +76      76 R             
alu_inst/Cout 
Cout                out port                       +0      76 R             
(TOP.sdc_line_22)   ext delay                    +500     576 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)    capture                             10000 R             
----------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    9424ps 
Start-point  : alu_inst/Cout_reg/CK
End-point    : Cout

path  11:

      Pin           Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock func_clk)   launch                                  0 R             
alu_inst
  F_reg[1]/CK                                0             0 R             
  F_reg[1]/Q       SDFFRHQX1       4 11.3   79   +95      95 R             
  F_reg[1]/SI      SDFFRHQX1                      +0      95               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : alu_inst/F_reg[1]/CK
End-point    : alu_inst/F_reg[1]/SI

path  12:

      Pin           Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock func_clk)   launch                                  0 R             
alu_inst
  F_reg[2]/CK                                0             0 R             
  F_reg[2]/Q       SDFFRHQX1       4 11.3   79   +95      95 R             
  F_reg[2]/SI      SDFFRHQX1                      +0      95               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : alu_inst/F_reg[2]/CK
End-point    : alu_inst/F_reg[2]/SI

path  13:

      Pin           Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock func_clk)   launch                                  0 R             
alu_inst
  F_reg[0]/CK                                0             0 R             
  F_reg[0]/Q       SDFFRHQX1       3  8.7   62   +85      85 R             
  F_reg[0]/SI      SDFFRHQX1                      +0      85               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : alu_inst/F_reg[0]/CK
End-point    : alu_inst/F_reg[0]/SI

path  14:

      Pin           Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock func_clk)   launch                                  0 R             
alu_inst
  F_reg[3]/CK                                0             0 R             
  F_reg[3]/Q       SDFFRHQX1       3  8.7   62   +85      85 R             
  F_reg[3]/SI      SDFFRHQX1                      +0      85               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : alu_inst/F_reg[3]/CK
End-point    : alu_inst/F_reg[3]/SI

path  15:

      Pin           Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
(clock func_clk)   launch                                  0 R             
alu_inst
  Cout_reg/CK                                0             0 R             
  Cout_reg/Q       SDFFRHQX1       2  6.2   45   +76      76 R             
  Cout_reg/SI      SDFFRHQX1                      +0      76               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : alu_inst/Cout_reg/CK
End-point    : alu_inst/Cout_reg/SI

path  16:

    Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
reset         (a)  in port         1  0.0    0    +0       0 R             
alu_inst/reset 
  g2250/A                                         +0       0               
  g2250/Y     (a)  INVX1           5  0.0    0    +4       4 F             
  F_reg[0]/RN      SDFFRHQX1                      +0       4               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[0]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  17:

    Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
reset         (a)  in port         1  0.0    0    +0       0 R             
alu_inst/reset 
  g2250/A                                         +0       0               
  g2250/Y     (a)  INVX1           5  0.0    0    +4       4 F             
  Cout_reg/RN      SDFFRHQX1                      +0       4               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/Cout_reg/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  18:

    Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
reset         (a)  in port         1  0.0    0    +0       0 R             
alu_inst/reset 
  g2250/A                                         +0       0               
  g2250/Y     (a)  INVX1           5  0.0    0    +4       4 F             
  F_reg[1]/RN      SDFFRHQX1                      +0       4               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[1]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  19:

    Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
reset         (a)  in port         1  0.0    0    +0       0 R             
alu_inst/reset 
  g2250/A                                         +0       0               
  g2250/Y     (a)  INVX1           5  0.0    0    +4       4 F             
  F_reg[2]/RN      SDFFRHQX1                      +0       4               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[2]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  20:

    Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                     (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------
reset         (a)  in port         1  0.0    0    +0       0 R             
alu_inst/reset 
  g2250/A                                         +0       0               
  g2250/Y     (a)  INVX1           5  0.0    0    +4       4 F             
  F_reg[3]/RN      SDFFRHQX1                      +0       4               
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[3]/RN

(a) : Net has asynchronous load pins which are being considered ideal.

path  21:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[0]/CK                                   SDFFRHQX1                      +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[0]/CK

(i) : Net is ideal.

path  22:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  Cout_reg/CK                                   SDFFRHQX1                      +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/Cout_reg/CK

(i) : Net is ideal.

path  23:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[1]/CK                                   SDFFRHQX1                      +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[1]/CK

(i) : Net is ideal.

path  24:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[2]/CK                                   SDFFRHQX1                      +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[2]/CK

(i) : Net is ideal.

path  25:

                   Pin                           Type      Fanout Load Slew Delay Arrival   Location    
                                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------------
(clock func_clk)                                launch                                  0 R             
(create_clock_delay_domain_1_func_clk_R_0)      ext delay                      +0       0 R             
clk                                        (i)  in port         5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[3]/CK                                   SDFFRHQX1                      +0       0               
--------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[3]/CK

(i) : Net is ideal.
