#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  6 13:24:10 2021
# Process ID: 8728
# Current directory: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4644 C:\Users\lucetre\Documents\semester\21s-hardware-system-design\lab05\prj\lab05-jw\lab5\lab5.xpr
# Log file: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/vivado.log
# Journal file: C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5'
INFO: [Project 1-313] Project file moved from 'C:/Users/82108/lab5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'floating_point_MAC' is locked:
* IP definition 'Floating-point (7.1)' for IP 'floating_point_MAC' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'lab5.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.488 ; gain = 0.000
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_my_pe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_my_pe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.srcs/sources_1/new/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.srcs/sources_1/new/tb_my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_my_pe_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_5
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_5
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_5_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_5
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_5_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_5
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_multadd_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_multadd_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_multadd_v3_0_5_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_multadd_v3_0_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_5
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_v3_0_5_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_v3_0_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'op_resize'
INFO: [VRFC 10-3107] analyzing entity 'delay_line'
INFO: [VRFC 10-3107] analyzing entity 'cc_compare'
INFO: [VRFC 10-3107] analyzing entity 'luts'
INFO: [VRFC 10-3107] analyzing entity 'mult18'
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-3107] analyzing entity 'hybrid'
INFO: [VRFC 10-3107] analyzing entity 'ccm_dist_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_sp_block_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_dp_block_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_syncmem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_scaled_adder'
INFO: [VRFC 10-3107] analyzing entity 'ccm_operation'
INFO: [VRFC 10-3107] analyzing entity 'ccm'
INFO: [VRFC 10-3107] analyzing entity 'three_input_adder'
INFO: [VRFC 10-3107] analyzing entity 'multmxn_lut6'
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.ip_user_files/ipstatic/hdl/floating_point_v7_1_vh_rfs.vhd" into library floating_point_v7_1_7
INFO: [VRFC 10-3107] analyzing entity 'fdgS'
INFO: [VRFC 10-3107] analyzing entity 'fdgW'
INFO: [VRFC 10-3107] analyzing entity 'lutV'
INFO: [VRFC 10-3107] analyzing entity 'lutS'
INFO: [VRFC 10-3107] analyzing entity 'lutN'
INFO: [VRFC 10-3107] analyzing entity 'lutNMuxS'
INFO: [VRFC 10-3107] analyzing entity 'srl16eS'
INFO: [VRFC 10-3107] analyzing entity 'delayS'
INFO: [VRFC 10-3107] analyzing entity 'andW'
INFO: [VRFC 10-3107] analyzing entity 'orW'
INFO: [VRFC 10-3107] analyzing entity 'srl16ew'
INFO: [VRFC 10-3107] analyzing entity 'delayW'
INFO: [VRFC 10-3107] analyzing entity 'compW'
INFO: [VRFC 10-3107] analyzing entity 'addSubW'
INFO: [VRFC 10-3107] analyzing entity 'equalW'
INFO: [VRFC 10-3107] analyzing entity 'addW'
INFO: [VRFC 10-3107] analyzing entity 'mult18'
INFO: [VRFC 10-3107] analyzing entity 'cntrlgen'
INFO: [VRFC 10-3107] analyzing entity 'cntrlgen2'
INFO: [VRFC 10-3107] analyzing entity 'ppGenR8'
INFO: [VRFC 10-3107] analyzing entity 'ppGenR8Msb2'
INFO: [VRFC 10-3107] analyzing entity 'addSubShGW'
INFO: [VRFC 10-3107] analyzing entity 'addSubShFW'
INFO: [VRFC 10-3107] analyzing entity 'vmRoundW'
INFO: [VRFC 10-3107] analyzing entity 'vmsMultCore'
INFO: [VRFC 10-3107] analyzing entity 'wideEmbedMult4'
INFO: [VRFC 10-3107] analyzing entity 'wideEmbedMult16'
INFO: [VRFC 10-3107] analyzing entity 'wideEmbedMult'
INFO: [VRFC 10-3107] analyzing entity 'dsp48MultALine'
INFO: [VRFC 10-3107] analyzing entity 'dsp48Mult'
INFO: [VRFC 10-3107] analyzing entity 'xMult'
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-3107] analyzing entity 'delay_s'
INFO: [VRFC 10-3107] analyzing entity 'mux_bus2'
INFO: [VRFC 10-3107] analyzing entity 'twos_comp'
INFO: [VRFC 10-3107] analyzing entity 'carry_chain'
INFO: [VRFC 10-3107] analyzing entity 'mux4'
INFO: [VRFC 10-3107] analyzing entity 'compare_gt'
INFO: [VRFC 10-3107] analyzing entity 'compare_eq_im'
INFO: [VRFC 10-3107] analyzing entity 'compare_ne_im'
INFO: [VRFC 10-3107] analyzing entity 'compare_eq'
INFO: [VRFC 10-3107] analyzing entity 'compare'
INFO: [VRFC 10-3107] analyzing entity 'special_detect'
INFO: [VRFC 10-3107] analyzing entity 'norm_zero_det'
INFO: [VRFC 10-3107] analyzing entity 'zero_det_sel'
INFO: [VRFC 10-3107] analyzing entity 'shift_msb_first'
INFO: [VRFC 10-3107] analyzing entity 'flt_dec_op'
INFO: [VRFC 10-3107] analyzing entity 'flt_dec_op_lat'
INFO: [VRFC 10-3107] analyzing entity 'lead_zero_encode'
INFO: [VRFC 10-3107] analyzing entity 'lead_zero_encode_shift'
INFO: [VRFC 10-3107] analyzing entity 'dsp48e1_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'dsp48e2_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'addsub_logic'
INFO: [VRFC 10-3107] analyzing entity 'addsub_dsp'
INFO: [VRFC 10-3107] analyzing entity 'addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_round_bit'
INFO: [VRFC 10-3107] analyzing entity 'renorm_and_round_logic'
INFO: [VRFC 10-3107] analyzing entity 'norm_and_round_dsp48e1_sgl'
INFO: [VRFC 10-3107] analyzing entity 'norm_and_round_logic'
INFO: [VRFC 10-3107] analyzing entity 'alignment'
INFO: [VRFC 10-3107] analyzing entity 'normalize'
INFO: [VRFC 10-3107] analyzing entity 'align_add_dsp48e1_sgl'
INFO: [VRFC 10-3107] analyzing entity 'align_add'
INFO: [VRFC 10-3107] analyzing entity 'multadd'
INFO: [VRFC 10-3107] analyzing entity 'compare_ge'
INFO: [VRFC 10-3107] analyzing entity 'flt_mant_lookup_hp'
INFO: [VRFC 10-3107] analyzing entity 'fix_to_flt_conv_exp'
INFO: [VRFC 10-3107] analyzing entity 'fix_to_flt_conv'
INFO: [VRFC 10-3107] analyzing entity 'flt_to_fix_conv'
INFO: [VRFC 10-3107] analyzing entity 'flt_to_flt_conv_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_to_flt_conv'
INFO: [VRFC 10-3107] analyzing entity 'fp_cmp'
INFO: [VRFC 10-3107] analyzing entity 'flt_sqrt_mant_addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_sqrt_mant'
INFO: [VRFC 10-3107] analyzing entity 'flt_sqrt_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_sqrt'
INFO: [VRFC 10-3107] analyzing entity 'flt_div_mant_addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_div_mant'
INFO: [VRFC 10-3107] analyzing entity 'flt_div_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_div'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_dsp48e1_lat_dbl'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_dsp48e1_sgl'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_dsp48e1_dbl'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_dsp48e2_dbl'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_qq'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_xx'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult'
INFO: [VRFC 10-3107] analyzing entity 'flt_round_dsp_opt_full'
INFO: [VRFC 10-3107] analyzing entity 'flt_round_dsp_opt_part'
INFO: [VRFC 10-3107] analyzing entity 'flt_mult_round'
INFO: [VRFC 10-3107] analyzing entity 'flt_mult_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_mult'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_logic'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_lat_align_add'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_lat_norm'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_lat_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_lat'
INFO: [VRFC 10-3107] analyzing entity 'align_add_dsp48e1_hp'
INFO: [VRFC 10-3107] analyzing entity 'lead_zero_encode_shift_hp'
INFO: [VRFC 10-3107] analyzing entity 'norm_and_round_dsp48e1_hp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_exp_hp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_exp_sp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_dsp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_approx'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_nr'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_reduction_calc'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_eval'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_postprocess'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_specialcase'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_recomb'
INFO: [VRFC 10-3107] analyzing entity 'flt_recipsqrt_dp_m_calc'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_addsub_taylor_fabric'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_addsub_taylor_combiner_fabric'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_single_one_detect'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_inproc'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_L_block_memory'
INFO: [VRFC 10-3107] analyzing entity 'flt_pt_log_L_block'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_rr_mul_iter'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_rr_mul'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_rr'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_taylor'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_shift_msb_first'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_lead_zero_encode'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_normalize'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_norm'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_rnd'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_specialcase'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_recomb'
INFO: [VRFC 10-3107] analyzing entity 'flt_log'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_specialcase'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_recomb'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_ccm'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_e2A'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_dp_poly'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_e2zmzm1'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_hp'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_specialcase'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_round_bit'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_renorm_and_round_logic'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_special_detect'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_add_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_alignment'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_addsub_dsp1'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_addsub_dsp2'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_align_add'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_norm_logic'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_add_logic'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_add'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_mul'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma'
INFO: [VRFC 10-3107] analyzing entity 'flt_accum_flt_to_fix'
INFO: [VRFC 10-3107] analyzing entity 'flt_accum_bit_encode'
INFO: [VRFC 10-3107] analyzing entity 'flt_accum'
INFO: [VRFC 10-3107] analyzing entity 'floating_point_v7_1_7_viv'
INFO: [VRFC 10-3107] analyzing entity 'floating_point_v7_1_7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_MAC'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1020.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 7c96155667fb47858d7d6496827bb394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_my_pe_behav xil_defaultlib.tb_my_pe xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7c96155667fb47858d7d6496827bb394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_my_pe_behav xil_defaultlib.tb_my_pe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ge [\compare_ge(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_7.addsub_logic [\addsub_logic(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma_add [\flt_fma_add(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_fma [\flt_fma(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture floating_point_mac_arch of entity xil_defaultlib.floating_point_MAC [floating_point_mac_default]
Compiling module xil_defaultlib.my_pe
Compiling module xil_defaultlib.tb_my_pe
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_my_pe_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1020.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05-jw/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_my_pe_behav -key {Behavioral:sim_1:Functional:tb_my_pe} -tclbatch {tb_my_pe.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_my_pe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_my_pe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:48 . Memory (MB): peak = 1020.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 13:32:19 2021...
