

================================================================
== Vitis HLS Report for 'lab2_z1'
================================================================
* Date:           Sat Sep 30 02:50:51 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab2_z1
* Solution:       ex_sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  4.00 ns|  3.872 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        1|     1531|  4.000 ns|  6.124 us|    2|  1532|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_6_1  |        0|     1530|         6|          -|          -|  0 ~ 255|        no|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    43|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   1|     51|     0|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    51|    -|
|Register         |        -|   -|     98|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   1|    149|    94|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   2|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |mul_9ns_32s_32_5_1_U1  |mul_9ns_32s_32_5_1  |        0|   1|  51|   0|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |Total                  |                    |        0|   1|  51|   0|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln6_fu_53_p2   |         +|   0|  0|  16|           9|           1|
    |i_3_fu_87_p2       |         +|   0|  0|  16|           9|           1|
    |icmp_ln6_fu_76_p2  |      icmp|   0|  0|  11|           9|           9|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  43|          27|          11|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          8|    1|          8|
    |fact_fu_32  |   9|          2|   32|         64|
    |i_fu_36     |   9|          2|    9|         18|
    +------------+----+-----------+-----+-----------+
    |Total       |  51|         12|   42|         90|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |add_ln6_reg_115  |   9|   0|    9|          0|
    |ap_CS_fsm        |   7|   0|    7|          0|
    |fact_1_reg_138   |  32|   0|   32|          0|
    |fact_fu_32       |  32|   0|   32|          0|
    |i_3_reg_133      |   9|   0|    9|          0|
    |i_fu_36          |   9|   0|    9|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  98|   0|   98|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab2_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab2_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab2_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab2_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab2_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab2_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab2_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab2_z1|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|       lab2_z1|  return value|
|n                  |   in|    8|     ap_none|             n|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

