hmLoadTopic({
hmKeywords:"",
hmTitle:"21.7 Breakpoints and Watchpoints",
hmDescription:"21.7.1 Breakpoints  Supported breakpoint types: PC breakpoints (halt when PC matches a specified address), instruction-class breakpoints (halt on any instruction of a given...",
hmPrevLink:"21_6-logreader-diagnostic-appl.html",
hmNextLink:"21_8-deterministic-replay.html",
hmParentLink:"chapter-21---debugging_-tracin.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-21---debugging_-tracin.html\">Chapter 21 – Debugging, Tracing, and Determinism<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 21 – Debugging, Tracing, and Determinism > 21.7 Breakpoints and Watchpoints",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">21.7 Breakpoints and Watchpoints<\/span><\/h1>\n\r",
hmBody:"<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">21.7.1 Breakpoints<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Supported breakpoint types: PC breakpoints (halt when PC matches a specified address), instruction-class breakpoints (halt on any instruction of a given opcode or grain class), PAL entry breakpoints (halt on PAL mode entry, optionally filtered by PalEntryReason), and exception breakpoints (halt when a specific ExceptionClass is delivered). Breakpoints trigger only at architectural boundaries — never mid-instruction — and preserve precise exception semantics. The BPT (breakpoint) and KBPT (kernel breakpoint) PAL calls provide architectural breakpoint support.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">21.7.2 Watchpoints<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Watchpoints observe: memory reads (halt when a specific physical or virtual address is read), memory writes (halt on write to an address), register writes (halt when a specific register is modified), and IPR changes (halt on modification of a specific internal processor register). Watchpoints are observational and do not alter memory ordering or execution timing. They integrate with the EXECTRACE system — when a watchpoint fires, the current trace state provides full context for the triggering event.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">21.7.3 Debugger Interaction Model<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">When a debug event triggers: the pipeline drains to a precise architectural point, architectural state is frozen, the debugger may inspect all state (registers, memory, IPRs, TLB, reservation status, pending events), and no partial instruction effects exist. Single-step mode executes exactly one instruction, delivers a debug trap afterward, and preserves precise exception semantics. Debugger intervention (breakpoints, single-step) is treated as a controlled nondeterminism source — it is explicitly excluded from deterministic replay guarantees.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-20---boot-sequence_-pa.html\" class=\"topiclink\">Chapter 20 – Boot Sequence, PAL, and SRM Integration<\/a> (BPT\/KBPT PAL calls).<\/span><\/p>\n\r"
})
