// Seed: 394058766
module module_0 (
    input wor id_0,
    input tri id_1
);
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
  assign module_1.id_4 = 0;
  assign id_29 = id_0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output wire id_15,
    output wire id_16,
    input wor id_17,
    input supply0 id_18,
    input supply0 id_19,
    input wor id_20
    , id_55,
    output wire id_21,
    output supply1 id_22,
    output wor id_23,
    input tri0 id_24,
    input uwire id_25,
    input wand id_26,
    input tri1 id_27,
    output supply0 id_28,
    input tri0 id_29,
    input wire id_30,
    input wire id_31,
    input wire id_32,
    input wire id_33,
    input tri0 id_34,
    input wor id_35,
    input tri0 id_36,
    output supply1 id_37,
    input wor id_38,
    input supply1 id_39,
    input wand id_40,
    output wand id_41,
    input supply0 id_42,
    output wand id_43,
    output tri id_44,
    output tri1 id_45,
    input supply1 id_46,
    inout tri1 id_47,
    output wire id_48,
    input wire id_49,
    input supply1 id_50,
    output tri id_51#(.id_56(1)),
    input tri id_52,
    output supply0 id_53
);
  logic id_57 = id_8;
  wire  id_58;
  ;
  wire id_59;
  module_0 modCall_1 (
      id_40,
      id_47
  );
endmodule
