// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sigmoid (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
output  [5:0] ap_return_0;
output  [5:0] ap_return_1;
output  [5:0] ap_return_2;
output  [5:0] ap_return_3;
output  [5:0] ap_return_4;
output  [5:0] ap_return_5;
output  [5:0] ap_return_6;
output  [5:0] ap_return_7;
output  [5:0] ap_return_8;
output  [5:0] ap_return_9;
output  [5:0] ap_return_10;
output  [5:0] ap_return_11;
output  [5:0] ap_return_12;
output  [5:0] ap_return_13;
output  [5:0] ap_return_14;
output  [5:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] sigmoid_table3_address0;
reg    sigmoid_table3_ce0;
wire   [9:0] sigmoid_table3_q0;
wire   [9:0] sigmoid_table3_address1;
reg    sigmoid_table3_ce1;
wire   [9:0] sigmoid_table3_q1;
wire   [9:0] sigmoid_table3_address2;
reg    sigmoid_table3_ce2;
wire   [9:0] sigmoid_table3_q2;
wire   [9:0] sigmoid_table3_address3;
reg    sigmoid_table3_ce3;
wire   [9:0] sigmoid_table3_q3;
wire   [9:0] sigmoid_table3_address4;
reg    sigmoid_table3_ce4;
wire   [9:0] sigmoid_table3_q4;
wire   [9:0] sigmoid_table3_address5;
reg    sigmoid_table3_ce5;
wire   [9:0] sigmoid_table3_q5;
wire   [9:0] sigmoid_table3_address6;
reg    sigmoid_table3_ce6;
wire   [9:0] sigmoid_table3_q6;
wire   [9:0] sigmoid_table3_address7;
reg    sigmoid_table3_ce7;
wire   [9:0] sigmoid_table3_q7;
wire   [9:0] sigmoid_table3_address8;
reg    sigmoid_table3_ce8;
wire   [9:0] sigmoid_table3_q8;
wire   [9:0] sigmoid_table3_address9;
reg    sigmoid_table3_ce9;
wire   [9:0] sigmoid_table3_q9;
wire   [9:0] sigmoid_table3_address10;
reg    sigmoid_table3_ce10;
wire   [9:0] sigmoid_table3_q10;
wire   [9:0] sigmoid_table3_address11;
reg    sigmoid_table3_ce11;
wire   [9:0] sigmoid_table3_q11;
wire   [9:0] sigmoid_table3_address12;
reg    sigmoid_table3_ce12;
wire   [9:0] sigmoid_table3_q12;
wire   [9:0] sigmoid_table3_address13;
reg    sigmoid_table3_ce13;
wire   [9:0] sigmoid_table3_q13;
wire   [9:0] sigmoid_table3_address14;
reg    sigmoid_table3_ce14;
wire   [9:0] sigmoid_table3_q14;
wire   [9:0] sigmoid_table3_address15;
reg    sigmoid_table3_ce15;
wire   [9:0] sigmoid_table3_q15;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln779_fu_523_p1;
wire   [63:0] zext_ln779_1_fu_656_p1;
wire   [63:0] zext_ln779_2_fu_789_p1;
wire   [63:0] zext_ln779_3_fu_922_p1;
wire   [63:0] zext_ln779_4_fu_1055_p1;
wire   [63:0] zext_ln779_5_fu_1188_p1;
wire   [63:0] zext_ln779_6_fu_1321_p1;
wire   [63:0] zext_ln779_7_fu_1454_p1;
wire   [63:0] zext_ln779_8_fu_1587_p1;
wire   [63:0] zext_ln779_9_fu_1720_p1;
wire   [63:0] zext_ln779_10_fu_1853_p1;
wire   [63:0] zext_ln779_11_fu_1986_p1;
wire   [63:0] zext_ln779_12_fu_2119_p1;
wire   [63:0] zext_ln779_13_fu_2252_p1;
wire   [63:0] zext_ln779_14_fu_2385_p1;
wire   [63:0] zext_ln779_15_fu_2518_p1;
wire   [11:0] tmp_1_fu_403_p4;
wire   [25:0] shl_ln_fu_395_p3;
wire   [3:0] trunc_ln851_fu_423_p1;
wire   [9:0] p_Result_2_fu_427_p3;
wire  signed [12:0] sext_ln850_fu_413_p1;
wire   [0:0] icmp_ln851_fu_435_p2;
wire   [12:0] add_ln700_fu_441_p2;
wire   [0:0] icmp_ln850_fu_417_p2;
wire   [12:0] select_ln851_fu_447_p3;
wire   [12:0] select_ln850_fu_455_p3;
wire   [11:0] trunc_ln167_fu_463_p1;
wire   [12:0] add_ln167_fu_467_p2;
wire   [0:0] tmp_2_fu_479_p3;
wire   [11:0] add_ln167_16_fu_473_p2;
wire   [11:0] select_ln168_fu_487_p3;
wire   [1:0] tmp_4_fu_499_p4;
wire   [0:0] icmp_ln169_fu_509_p2;
wire   [9:0] trunc_ln168_fu_495_p1;
wire   [9:0] select_ln169_fu_515_p3;
wire   [11:0] tmp_3_fu_536_p4;
wire   [25:0] shl_ln1118_1_fu_528_p3;
wire   [3:0] trunc_ln851_1_fu_556_p1;
wire   [9:0] p_Result_2_1_fu_560_p3;
wire  signed [12:0] sext_ln850_1_fu_546_p1;
wire   [0:0] icmp_ln851_1_fu_568_p2;
wire   [12:0] add_ln700_1_fu_574_p2;
wire   [0:0] icmp_ln850_1_fu_550_p2;
wire   [12:0] select_ln851_1_fu_580_p3;
wire   [12:0] select_ln850_1_fu_588_p3;
wire   [11:0] trunc_ln167_1_fu_596_p1;
wire   [12:0] add_ln167_1_fu_600_p2;
wire   [0:0] tmp_11_fu_612_p3;
wire   [11:0] add_ln167_17_fu_606_p2;
wire   [11:0] select_ln168_1_fu_620_p3;
wire   [1:0] tmp_13_fu_632_p4;
wire   [0:0] icmp_ln169_1_fu_642_p2;
wire   [9:0] trunc_ln168_1_fu_628_p1;
wire   [9:0] select_ln169_1_fu_648_p3;
wire   [11:0] tmp_5_fu_669_p4;
wire   [25:0] shl_ln1118_2_fu_661_p3;
wire   [3:0] trunc_ln851_2_fu_689_p1;
wire   [9:0] p_Result_2_2_fu_693_p3;
wire  signed [12:0] sext_ln850_2_fu_679_p1;
wire   [0:0] icmp_ln851_2_fu_701_p2;
wire   [12:0] add_ln700_2_fu_707_p2;
wire   [0:0] icmp_ln850_2_fu_683_p2;
wire   [12:0] select_ln851_2_fu_713_p3;
wire   [12:0] select_ln850_2_fu_721_p3;
wire   [11:0] trunc_ln167_2_fu_729_p1;
wire   [12:0] add_ln167_2_fu_733_p2;
wire   [0:0] tmp_21_fu_745_p3;
wire   [11:0] add_ln167_18_fu_739_p2;
wire   [11:0] select_ln168_2_fu_753_p3;
wire   [1:0] tmp_23_fu_765_p4;
wire   [0:0] icmp_ln169_2_fu_775_p2;
wire   [9:0] trunc_ln168_2_fu_761_p1;
wire   [9:0] select_ln169_2_fu_781_p3;
wire   [11:0] tmp_7_fu_802_p4;
wire   [25:0] shl_ln1118_3_fu_794_p3;
wire   [3:0] trunc_ln851_3_fu_822_p1;
wire   [9:0] p_Result_2_3_fu_826_p3;
wire  signed [12:0] sext_ln850_3_fu_812_p1;
wire   [0:0] icmp_ln851_3_fu_834_p2;
wire   [12:0] add_ln700_3_fu_840_p2;
wire   [0:0] icmp_ln850_3_fu_816_p2;
wire   [12:0] select_ln851_3_fu_846_p3;
wire   [12:0] select_ln850_3_fu_854_p3;
wire   [11:0] trunc_ln167_3_fu_862_p1;
wire   [12:0] add_ln167_3_fu_866_p2;
wire   [0:0] tmp_31_fu_878_p3;
wire   [11:0] add_ln167_19_fu_872_p2;
wire   [11:0] select_ln168_3_fu_886_p3;
wire   [1:0] tmp_32_fu_898_p4;
wire   [0:0] icmp_ln169_3_fu_908_p2;
wire   [9:0] trunc_ln168_3_fu_894_p1;
wire   [9:0] select_ln169_3_fu_914_p3;
wire   [11:0] tmp_9_fu_935_p4;
wire   [25:0] shl_ln1118_4_fu_927_p3;
wire   [3:0] trunc_ln851_4_fu_955_p1;
wire   [9:0] p_Result_2_4_fu_959_p3;
wire  signed [12:0] sext_ln850_4_fu_945_p1;
wire   [0:0] icmp_ln851_4_fu_967_p2;
wire   [12:0] add_ln700_4_fu_973_p2;
wire   [0:0] icmp_ln850_4_fu_949_p2;
wire   [12:0] select_ln851_4_fu_979_p3;
wire   [12:0] select_ln850_4_fu_987_p3;
wire   [11:0] trunc_ln167_4_fu_995_p1;
wire   [12:0] add_ln167_4_fu_999_p2;
wire   [0:0] tmp_48_fu_1011_p3;
wire   [11:0] add_ln167_20_fu_1005_p2;
wire   [11:0] select_ln168_4_fu_1019_p3;
wire   [1:0] tmp_49_fu_1031_p4;
wire   [0:0] icmp_ln169_4_fu_1041_p2;
wire   [9:0] trunc_ln168_4_fu_1027_p1;
wire   [9:0] select_ln169_4_fu_1047_p3;
wire   [11:0] tmp_10_fu_1068_p4;
wire   [25:0] shl_ln1118_5_fu_1060_p3;
wire   [3:0] trunc_ln851_5_fu_1088_p1;
wire   [9:0] p_Result_2_5_fu_1092_p3;
wire  signed [12:0] sext_ln850_5_fu_1078_p1;
wire   [0:0] icmp_ln851_5_fu_1100_p2;
wire   [12:0] add_ln700_5_fu_1106_p2;
wire   [0:0] icmp_ln850_5_fu_1082_p2;
wire   [12:0] select_ln851_5_fu_1112_p3;
wire   [12:0] select_ln850_5_fu_1120_p3;
wire   [11:0] trunc_ln167_5_fu_1128_p1;
wire   [12:0] add_ln167_5_fu_1132_p2;
wire   [0:0] tmp_52_fu_1144_p3;
wire   [11:0] add_ln167_21_fu_1138_p2;
wire   [11:0] select_ln168_5_fu_1152_p3;
wire   [1:0] tmp_53_fu_1164_p4;
wire   [0:0] icmp_ln169_5_fu_1174_p2;
wire   [9:0] trunc_ln168_5_fu_1160_p1;
wire   [9:0] select_ln169_5_fu_1180_p3;
wire   [11:0] tmp_12_fu_1201_p4;
wire   [25:0] shl_ln1118_6_fu_1193_p3;
wire   [3:0] trunc_ln851_6_fu_1221_p1;
wire   [9:0] p_Result_2_6_fu_1225_p3;
wire  signed [12:0] sext_ln850_6_fu_1211_p1;
wire   [0:0] icmp_ln851_6_fu_1233_p2;
wire   [12:0] add_ln700_6_fu_1239_p2;
wire   [0:0] icmp_ln850_6_fu_1215_p2;
wire   [12:0] select_ln851_6_fu_1245_p3;
wire   [12:0] select_ln850_6_fu_1253_p3;
wire   [11:0] trunc_ln167_6_fu_1261_p1;
wire   [12:0] add_ln167_6_fu_1265_p2;
wire   [0:0] tmp_56_fu_1277_p3;
wire   [11:0] add_ln167_22_fu_1271_p2;
wire   [11:0] select_ln168_6_fu_1285_p3;
wire   [1:0] tmp_57_fu_1297_p4;
wire   [0:0] icmp_ln169_6_fu_1307_p2;
wire   [9:0] trunc_ln168_6_fu_1293_p1;
wire   [9:0] select_ln169_6_fu_1313_p3;
wire   [11:0] tmp_14_fu_1334_p4;
wire   [25:0] shl_ln1118_7_fu_1326_p3;
wire   [3:0] trunc_ln851_7_fu_1354_p1;
wire   [9:0] p_Result_2_7_fu_1358_p3;
wire  signed [12:0] sext_ln850_7_fu_1344_p1;
wire   [0:0] icmp_ln851_7_fu_1366_p2;
wire   [12:0] add_ln700_7_fu_1372_p2;
wire   [0:0] icmp_ln850_7_fu_1348_p2;
wire   [12:0] select_ln851_7_fu_1378_p3;
wire   [12:0] select_ln850_7_fu_1386_p3;
wire   [11:0] trunc_ln167_7_fu_1394_p1;
wire   [12:0] add_ln167_7_fu_1398_p2;
wire   [0:0] tmp_60_fu_1410_p3;
wire   [11:0] add_ln167_23_fu_1404_p2;
wire   [11:0] select_ln168_7_fu_1418_p3;
wire   [1:0] tmp_61_fu_1430_p4;
wire   [0:0] icmp_ln169_7_fu_1440_p2;
wire   [9:0] trunc_ln168_7_fu_1426_p1;
wire   [9:0] select_ln169_7_fu_1446_p3;
wire   [11:0] tmp_16_fu_1467_p4;
wire   [25:0] shl_ln1118_8_fu_1459_p3;
wire   [3:0] trunc_ln851_8_fu_1487_p1;
wire   [9:0] p_Result_2_8_fu_1491_p3;
wire  signed [12:0] sext_ln850_8_fu_1477_p1;
wire   [0:0] icmp_ln851_8_fu_1499_p2;
wire   [12:0] add_ln700_8_fu_1505_p2;
wire   [0:0] icmp_ln850_8_fu_1481_p2;
wire   [12:0] select_ln851_8_fu_1511_p3;
wire   [12:0] select_ln850_8_fu_1519_p3;
wire   [11:0] trunc_ln167_8_fu_1527_p1;
wire   [12:0] add_ln167_8_fu_1531_p2;
wire   [0:0] tmp_64_fu_1543_p3;
wire   [11:0] add_ln167_24_fu_1537_p2;
wire   [11:0] select_ln168_8_fu_1551_p3;
wire   [1:0] tmp_65_fu_1563_p4;
wire   [0:0] icmp_ln169_8_fu_1573_p2;
wire   [9:0] trunc_ln168_8_fu_1559_p1;
wire   [9:0] select_ln169_8_fu_1579_p3;
wire   [11:0] tmp_18_fu_1600_p4;
wire   [25:0] shl_ln1118_9_fu_1592_p3;
wire   [3:0] trunc_ln851_9_fu_1620_p1;
wire   [9:0] p_Result_2_9_fu_1624_p3;
wire  signed [12:0] sext_ln850_9_fu_1610_p1;
wire   [0:0] icmp_ln851_9_fu_1632_p2;
wire   [12:0] add_ln700_9_fu_1638_p2;
wire   [0:0] icmp_ln850_9_fu_1614_p2;
wire   [12:0] select_ln851_9_fu_1644_p3;
wire   [12:0] select_ln850_9_fu_1652_p3;
wire   [11:0] trunc_ln167_9_fu_1660_p1;
wire   [12:0] add_ln167_9_fu_1664_p2;
wire   [0:0] tmp_68_fu_1676_p3;
wire   [11:0] add_ln167_25_fu_1670_p2;
wire   [11:0] select_ln168_9_fu_1684_p3;
wire   [1:0] tmp_69_fu_1696_p4;
wire   [0:0] icmp_ln169_9_fu_1706_p2;
wire   [9:0] trunc_ln168_9_fu_1692_p1;
wire   [9:0] select_ln169_9_fu_1712_p3;
wire   [11:0] tmp_20_fu_1733_p4;
wire   [25:0] shl_ln1118_s_fu_1725_p3;
wire   [3:0] trunc_ln851_10_fu_1753_p1;
wire   [9:0] p_Result_2_s_fu_1757_p3;
wire  signed [12:0] sext_ln850_10_fu_1743_p1;
wire   [0:0] icmp_ln851_10_fu_1765_p2;
wire   [12:0] add_ln700_10_fu_1771_p2;
wire   [0:0] icmp_ln850_10_fu_1747_p2;
wire   [12:0] select_ln851_10_fu_1777_p3;
wire   [12:0] select_ln850_10_fu_1785_p3;
wire   [11:0] trunc_ln167_10_fu_1793_p1;
wire   [12:0] add_ln167_10_fu_1797_p2;
wire   [0:0] tmp_72_fu_1809_p3;
wire   [11:0] add_ln167_26_fu_1803_p2;
wire   [11:0] select_ln168_10_fu_1817_p3;
wire   [1:0] tmp_73_fu_1829_p4;
wire   [0:0] icmp_ln169_10_fu_1839_p2;
wire   [9:0] trunc_ln168_10_fu_1825_p1;
wire   [9:0] select_ln169_10_fu_1845_p3;
wire   [11:0] tmp_22_fu_1866_p4;
wire   [25:0] shl_ln1118_10_fu_1858_p3;
wire   [3:0] trunc_ln851_11_fu_1886_p1;
wire   [9:0] p_Result_2_10_fu_1890_p3;
wire  signed [12:0] sext_ln850_11_fu_1876_p1;
wire   [0:0] icmp_ln851_11_fu_1898_p2;
wire   [12:0] add_ln700_11_fu_1904_p2;
wire   [0:0] icmp_ln850_11_fu_1880_p2;
wire   [12:0] select_ln851_11_fu_1910_p3;
wire   [12:0] select_ln850_11_fu_1918_p3;
wire   [11:0] trunc_ln167_11_fu_1926_p1;
wire   [12:0] add_ln167_11_fu_1930_p2;
wire   [0:0] tmp_76_fu_1942_p3;
wire   [11:0] add_ln167_27_fu_1936_p2;
wire   [11:0] select_ln168_11_fu_1950_p3;
wire   [1:0] tmp_77_fu_1962_p4;
wire   [0:0] icmp_ln169_11_fu_1972_p2;
wire   [9:0] trunc_ln168_11_fu_1958_p1;
wire   [9:0] select_ln169_11_fu_1978_p3;
wire   [11:0] tmp_24_fu_1999_p4;
wire   [25:0] shl_ln1118_11_fu_1991_p3;
wire   [3:0] trunc_ln851_12_fu_2019_p1;
wire   [9:0] p_Result_2_11_fu_2023_p3;
wire  signed [12:0] sext_ln850_12_fu_2009_p1;
wire   [0:0] icmp_ln851_12_fu_2031_p2;
wire   [12:0] add_ln700_12_fu_2037_p2;
wire   [0:0] icmp_ln850_12_fu_2013_p2;
wire   [12:0] select_ln851_12_fu_2043_p3;
wire   [12:0] select_ln850_12_fu_2051_p3;
wire   [11:0] trunc_ln167_12_fu_2059_p1;
wire   [12:0] add_ln167_12_fu_2063_p2;
wire   [0:0] tmp_80_fu_2075_p3;
wire   [11:0] add_ln167_28_fu_2069_p2;
wire   [11:0] select_ln168_12_fu_2083_p3;
wire   [1:0] tmp_81_fu_2095_p4;
wire   [0:0] icmp_ln169_12_fu_2105_p2;
wire   [9:0] trunc_ln168_12_fu_2091_p1;
wire   [9:0] select_ln169_12_fu_2111_p3;
wire   [11:0] tmp_26_fu_2132_p4;
wire   [25:0] shl_ln1118_12_fu_2124_p3;
wire   [3:0] trunc_ln851_13_fu_2152_p1;
wire   [9:0] p_Result_2_12_fu_2156_p3;
wire  signed [12:0] sext_ln850_13_fu_2142_p1;
wire   [0:0] icmp_ln851_13_fu_2164_p2;
wire   [12:0] add_ln700_13_fu_2170_p2;
wire   [0:0] icmp_ln850_13_fu_2146_p2;
wire   [12:0] select_ln851_13_fu_2176_p3;
wire   [12:0] select_ln850_13_fu_2184_p3;
wire   [11:0] trunc_ln167_13_fu_2192_p1;
wire   [12:0] add_ln167_13_fu_2196_p2;
wire   [0:0] tmp_84_fu_2208_p3;
wire   [11:0] add_ln167_29_fu_2202_p2;
wire   [11:0] select_ln168_13_fu_2216_p3;
wire   [1:0] tmp_85_fu_2228_p4;
wire   [0:0] icmp_ln169_13_fu_2238_p2;
wire   [9:0] trunc_ln168_13_fu_2224_p1;
wire   [9:0] select_ln169_13_fu_2244_p3;
wire   [11:0] tmp_28_fu_2265_p4;
wire   [25:0] shl_ln1118_13_fu_2257_p3;
wire   [3:0] trunc_ln851_14_fu_2285_p1;
wire   [9:0] p_Result_2_13_fu_2289_p3;
wire  signed [12:0] sext_ln850_14_fu_2275_p1;
wire   [0:0] icmp_ln851_14_fu_2297_p2;
wire   [12:0] add_ln700_14_fu_2303_p2;
wire   [0:0] icmp_ln850_14_fu_2279_p2;
wire   [12:0] select_ln851_14_fu_2309_p3;
wire   [12:0] select_ln850_14_fu_2317_p3;
wire   [11:0] trunc_ln167_14_fu_2325_p1;
wire   [12:0] add_ln167_14_fu_2329_p2;
wire   [0:0] tmp_88_fu_2341_p3;
wire   [11:0] add_ln167_30_fu_2335_p2;
wire   [11:0] select_ln168_14_fu_2349_p3;
wire   [1:0] tmp_89_fu_2361_p4;
wire   [0:0] icmp_ln169_14_fu_2371_p2;
wire   [9:0] trunc_ln168_14_fu_2357_p1;
wire   [9:0] select_ln169_14_fu_2377_p3;
wire   [11:0] tmp_30_fu_2398_p4;
wire   [25:0] shl_ln1118_14_fu_2390_p3;
wire   [3:0] trunc_ln851_15_fu_2418_p1;
wire   [9:0] p_Result_2_14_fu_2422_p3;
wire  signed [12:0] sext_ln850_15_fu_2408_p1;
wire   [0:0] icmp_ln851_15_fu_2430_p2;
wire   [12:0] add_ln700_15_fu_2436_p2;
wire   [0:0] icmp_ln850_15_fu_2412_p2;
wire   [12:0] select_ln851_15_fu_2442_p3;
wire   [12:0] select_ln850_15_fu_2450_p3;
wire   [11:0] trunc_ln167_15_fu_2458_p1;
wire   [12:0] add_ln167_15_fu_2462_p2;
wire   [0:0] tmp_92_fu_2474_p3;
wire   [11:0] add_ln167_31_fu_2468_p2;
wire   [11:0] select_ln168_15_fu_2482_p3;
wire   [1:0] tmp_93_fu_2494_p4;
wire   [0:0] icmp_ln169_15_fu_2504_p2;
wire   [9:0] trunc_ln168_15_fu_2490_p1;
wire   [9:0] select_ln169_15_fu_2510_p3;
wire   [4:0] tmp_s_fu_2523_p4;
wire   [0:0] tmp_6_fu_2537_p3;
wire   [5:0] zext_ln415_fu_2545_p1;
wire   [5:0] zext_ln708_fu_2533_p1;
wire   [4:0] zext_ln415_1_fu_2549_p1;
wire   [5:0] add_ln415_fu_2553_p2;
wire   [0:0] tmp_8_fu_2565_p3;
wire   [4:0] add_ln746_fu_2559_p2;
wire   [4:0] select_ln340_fu_2573_p3;
wire   [4:0] tmp_15_fu_2585_p4;
wire   [0:0] tmp_17_fu_2599_p3;
wire   [5:0] zext_ln415_2_fu_2607_p1;
wire   [5:0] zext_ln708_1_fu_2595_p1;
wire   [4:0] zext_ln415_3_fu_2611_p1;
wire   [5:0] add_ln415_1_fu_2615_p2;
wire   [0:0] tmp_19_fu_2627_p3;
wire   [4:0] add_ln746_1_fu_2621_p2;
wire   [4:0] select_ln340_1_fu_2635_p3;
wire   [4:0] tmp_25_fu_2647_p4;
wire   [0:0] tmp_27_fu_2661_p3;
wire   [5:0] zext_ln415_4_fu_2669_p1;
wire   [5:0] zext_ln708_2_fu_2657_p1;
wire   [4:0] zext_ln415_5_fu_2673_p1;
wire   [5:0] add_ln415_2_fu_2677_p2;
wire   [0:0] tmp_29_fu_2689_p3;
wire   [4:0] add_ln746_2_fu_2683_p2;
wire   [4:0] select_ln340_2_fu_2697_p3;
wire   [4:0] tmp_33_fu_2709_p4;
wire   [0:0] tmp_34_fu_2723_p3;
wire   [5:0] zext_ln415_6_fu_2731_p1;
wire   [5:0] zext_ln708_3_fu_2719_p1;
wire   [4:0] zext_ln415_7_fu_2735_p1;
wire   [5:0] add_ln415_3_fu_2739_p2;
wire   [0:0] tmp_35_fu_2751_p3;
wire   [4:0] add_ln746_3_fu_2745_p2;
wire   [4:0] select_ln340_3_fu_2759_p3;
wire   [4:0] tmp_36_fu_2771_p4;
wire   [0:0] tmp_50_fu_2785_p3;
wire   [5:0] zext_ln415_8_fu_2793_p1;
wire   [5:0] zext_ln708_4_fu_2781_p1;
wire   [4:0] zext_ln415_9_fu_2797_p1;
wire   [5:0] add_ln415_4_fu_2801_p2;
wire   [0:0] tmp_51_fu_2813_p3;
wire   [4:0] add_ln746_4_fu_2807_p2;
wire   [4:0] select_ln340_4_fu_2821_p3;
wire   [4:0] tmp_37_fu_2833_p4;
wire   [0:0] tmp_54_fu_2847_p3;
wire   [5:0] zext_ln415_10_fu_2855_p1;
wire   [5:0] zext_ln708_5_fu_2843_p1;
wire   [4:0] zext_ln415_11_fu_2859_p1;
wire   [5:0] add_ln415_5_fu_2863_p2;
wire   [0:0] tmp_55_fu_2875_p3;
wire   [4:0] add_ln746_5_fu_2869_p2;
wire   [4:0] select_ln340_5_fu_2883_p3;
wire   [4:0] tmp_38_fu_2895_p4;
wire   [0:0] tmp_58_fu_2909_p3;
wire   [5:0] zext_ln415_12_fu_2917_p1;
wire   [5:0] zext_ln708_6_fu_2905_p1;
wire   [4:0] zext_ln415_13_fu_2921_p1;
wire   [5:0] add_ln415_6_fu_2925_p2;
wire   [0:0] tmp_59_fu_2937_p3;
wire   [4:0] add_ln746_6_fu_2931_p2;
wire   [4:0] select_ln340_6_fu_2945_p3;
wire   [4:0] tmp_39_fu_2957_p4;
wire   [0:0] tmp_62_fu_2971_p3;
wire   [5:0] zext_ln415_14_fu_2979_p1;
wire   [5:0] zext_ln708_7_fu_2967_p1;
wire   [4:0] zext_ln415_15_fu_2983_p1;
wire   [5:0] add_ln415_7_fu_2987_p2;
wire   [0:0] tmp_63_fu_2999_p3;
wire   [4:0] add_ln746_7_fu_2993_p2;
wire   [4:0] select_ln340_7_fu_3007_p3;
wire   [4:0] tmp_40_fu_3019_p4;
wire   [0:0] tmp_66_fu_3033_p3;
wire   [5:0] zext_ln415_16_fu_3041_p1;
wire   [5:0] zext_ln708_8_fu_3029_p1;
wire   [4:0] zext_ln415_17_fu_3045_p1;
wire   [5:0] add_ln415_8_fu_3049_p2;
wire   [0:0] tmp_67_fu_3061_p3;
wire   [4:0] add_ln746_8_fu_3055_p2;
wire   [4:0] select_ln340_8_fu_3069_p3;
wire   [4:0] tmp_41_fu_3081_p4;
wire   [0:0] tmp_70_fu_3095_p3;
wire   [5:0] zext_ln415_18_fu_3103_p1;
wire   [5:0] zext_ln708_9_fu_3091_p1;
wire   [4:0] zext_ln415_19_fu_3107_p1;
wire   [5:0] add_ln415_9_fu_3111_p2;
wire   [0:0] tmp_71_fu_3123_p3;
wire   [4:0] add_ln746_9_fu_3117_p2;
wire   [4:0] select_ln340_9_fu_3131_p3;
wire   [4:0] tmp_42_fu_3143_p4;
wire   [0:0] tmp_74_fu_3157_p3;
wire   [5:0] zext_ln415_20_fu_3165_p1;
wire   [5:0] zext_ln708_10_fu_3153_p1;
wire   [4:0] zext_ln415_21_fu_3169_p1;
wire   [5:0] add_ln415_10_fu_3173_p2;
wire   [0:0] tmp_75_fu_3185_p3;
wire   [4:0] add_ln746_10_fu_3179_p2;
wire   [4:0] select_ln340_10_fu_3193_p3;
wire   [4:0] tmp_43_fu_3205_p4;
wire   [0:0] tmp_78_fu_3219_p3;
wire   [5:0] zext_ln415_22_fu_3227_p1;
wire   [5:0] zext_ln708_11_fu_3215_p1;
wire   [4:0] zext_ln415_23_fu_3231_p1;
wire   [5:0] add_ln415_11_fu_3235_p2;
wire   [0:0] tmp_79_fu_3247_p3;
wire   [4:0] add_ln746_11_fu_3241_p2;
wire   [4:0] select_ln340_11_fu_3255_p3;
wire   [4:0] tmp_44_fu_3267_p4;
wire   [0:0] tmp_82_fu_3281_p3;
wire   [5:0] zext_ln415_24_fu_3289_p1;
wire   [5:0] zext_ln708_12_fu_3277_p1;
wire   [4:0] zext_ln415_25_fu_3293_p1;
wire   [5:0] add_ln415_12_fu_3297_p2;
wire   [0:0] tmp_83_fu_3309_p3;
wire   [4:0] add_ln746_12_fu_3303_p2;
wire   [4:0] select_ln340_12_fu_3317_p3;
wire   [4:0] tmp_45_fu_3329_p4;
wire   [0:0] tmp_86_fu_3343_p3;
wire   [5:0] zext_ln415_26_fu_3351_p1;
wire   [5:0] zext_ln708_13_fu_3339_p1;
wire   [4:0] zext_ln415_27_fu_3355_p1;
wire   [5:0] add_ln415_13_fu_3359_p2;
wire   [0:0] tmp_87_fu_3371_p3;
wire   [4:0] add_ln746_13_fu_3365_p2;
wire   [4:0] select_ln340_13_fu_3379_p3;
wire   [4:0] tmp_46_fu_3391_p4;
wire   [0:0] tmp_90_fu_3405_p3;
wire   [5:0] zext_ln415_28_fu_3413_p1;
wire   [5:0] zext_ln708_14_fu_3401_p1;
wire   [4:0] zext_ln415_29_fu_3417_p1;
wire   [5:0] add_ln415_14_fu_3421_p2;
wire   [0:0] tmp_91_fu_3433_p3;
wire   [4:0] add_ln746_14_fu_3427_p2;
wire   [4:0] select_ln340_14_fu_3441_p3;
wire   [4:0] tmp_47_fu_3453_p4;
wire   [0:0] tmp_94_fu_3467_p3;
wire   [5:0] zext_ln415_30_fu_3475_p1;
wire   [5:0] zext_ln708_15_fu_3463_p1;
wire   [4:0] zext_ln415_31_fu_3479_p1;
wire   [5:0] add_ln415_15_fu_3483_p2;
wire   [0:0] tmp_95_fu_3495_p3;
wire   [4:0] add_ln746_15_fu_3489_p2;
wire   [4:0] select_ln340_15_fu_3503_p3;
wire   [5:0] zext_ln340_fu_2581_p1;
wire   [5:0] zext_ln340_1_fu_2643_p1;
wire   [5:0] zext_ln340_2_fu_2705_p1;
wire   [5:0] zext_ln340_3_fu_2767_p1;
wire   [5:0] zext_ln340_4_fu_2829_p1;
wire   [5:0] zext_ln340_5_fu_2891_p1;
wire   [5:0] zext_ln340_6_fu_2953_p1;
wire   [5:0] zext_ln340_7_fu_3015_p1;
wire   [5:0] zext_ln340_8_fu_3077_p1;
wire   [5:0] zext_ln340_9_fu_3139_p1;
wire   [5:0] zext_ln340_10_fu_3201_p1;
wire   [5:0] zext_ln340_11_fu_3263_p1;
wire   [5:0] zext_ln340_12_fu_3325_p1;
wire   [5:0] zext_ln340_13_fu_3387_p1;
wire   [5:0] zext_ln340_14_fu_3449_p1;
wire   [5:0] zext_ln340_15_fu_3511_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

sigmoid_sigmoid_tcud #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
sigmoid_table3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sigmoid_table3_address0),
    .ce0(sigmoid_table3_ce0),
    .q0(sigmoid_table3_q0),
    .address1(sigmoid_table3_address1),
    .ce1(sigmoid_table3_ce1),
    .q1(sigmoid_table3_q1),
    .address2(sigmoid_table3_address2),
    .ce2(sigmoid_table3_ce2),
    .q2(sigmoid_table3_q2),
    .address3(sigmoid_table3_address3),
    .ce3(sigmoid_table3_ce3),
    .q3(sigmoid_table3_q3),
    .address4(sigmoid_table3_address4),
    .ce4(sigmoid_table3_ce4),
    .q4(sigmoid_table3_q4),
    .address5(sigmoid_table3_address5),
    .ce5(sigmoid_table3_ce5),
    .q5(sigmoid_table3_q5),
    .address6(sigmoid_table3_address6),
    .ce6(sigmoid_table3_ce6),
    .q6(sigmoid_table3_q6),
    .address7(sigmoid_table3_address7),
    .ce7(sigmoid_table3_ce7),
    .q7(sigmoid_table3_q7),
    .address8(sigmoid_table3_address8),
    .ce8(sigmoid_table3_ce8),
    .q8(sigmoid_table3_q8),
    .address9(sigmoid_table3_address9),
    .ce9(sigmoid_table3_ce9),
    .q9(sigmoid_table3_q9),
    .address10(sigmoid_table3_address10),
    .ce10(sigmoid_table3_ce10),
    .q10(sigmoid_table3_q10),
    .address11(sigmoid_table3_address11),
    .ce11(sigmoid_table3_ce11),
    .q11(sigmoid_table3_q11),
    .address12(sigmoid_table3_address12),
    .ce12(sigmoid_table3_ce12),
    .q12(sigmoid_table3_q12),
    .address13(sigmoid_table3_address13),
    .ce13(sigmoid_table3_ce13),
    .q13(sigmoid_table3_q13),
    .address14(sigmoid_table3_address14),
    .ce14(sigmoid_table3_ce14),
    .q14(sigmoid_table3_q14),
    .address15(sigmoid_table3_address15),
    .ce15(sigmoid_table3_ce15),
    .q15(sigmoid_table3_q15)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce0 = 1'b1;
    end else begin
        sigmoid_table3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce1 = 1'b1;
    end else begin
        sigmoid_table3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce10 = 1'b1;
    end else begin
        sigmoid_table3_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce11 = 1'b1;
    end else begin
        sigmoid_table3_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce12 = 1'b1;
    end else begin
        sigmoid_table3_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce13 = 1'b1;
    end else begin
        sigmoid_table3_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce14 = 1'b1;
    end else begin
        sigmoid_table3_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce15 = 1'b1;
    end else begin
        sigmoid_table3_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce2 = 1'b1;
    end else begin
        sigmoid_table3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce3 = 1'b1;
    end else begin
        sigmoid_table3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce4 = 1'b1;
    end else begin
        sigmoid_table3_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce5 = 1'b1;
    end else begin
        sigmoid_table3_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce6 = 1'b1;
    end else begin
        sigmoid_table3_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce7 = 1'b1;
    end else begin
        sigmoid_table3_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce8 = 1'b1;
    end else begin
        sigmoid_table3_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table3_ce9 = 1'b1;
    end else begin
        sigmoid_table3_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln167_10_fu_1797_p2 = (13'd512 + select_ln850_10_fu_1785_p3);

assign add_ln167_11_fu_1930_p2 = (13'd512 + select_ln850_11_fu_1918_p3);

assign add_ln167_12_fu_2063_p2 = (13'd512 + select_ln850_12_fu_2051_p3);

assign add_ln167_13_fu_2196_p2 = (13'd512 + select_ln850_13_fu_2184_p3);

assign add_ln167_14_fu_2329_p2 = (13'd512 + select_ln850_14_fu_2317_p3);

assign add_ln167_15_fu_2462_p2 = (13'd512 + select_ln850_15_fu_2450_p3);

assign add_ln167_16_fu_473_p2 = (12'd512 + trunc_ln167_fu_463_p1);

assign add_ln167_17_fu_606_p2 = (12'd512 + trunc_ln167_1_fu_596_p1);

assign add_ln167_18_fu_739_p2 = (12'd512 + trunc_ln167_2_fu_729_p1);

assign add_ln167_19_fu_872_p2 = (12'd512 + trunc_ln167_3_fu_862_p1);

assign add_ln167_1_fu_600_p2 = (13'd512 + select_ln850_1_fu_588_p3);

assign add_ln167_20_fu_1005_p2 = (12'd512 + trunc_ln167_4_fu_995_p1);

assign add_ln167_21_fu_1138_p2 = (12'd512 + trunc_ln167_5_fu_1128_p1);

assign add_ln167_22_fu_1271_p2 = (12'd512 + trunc_ln167_6_fu_1261_p1);

assign add_ln167_23_fu_1404_p2 = (12'd512 + trunc_ln167_7_fu_1394_p1);

assign add_ln167_24_fu_1537_p2 = (12'd512 + trunc_ln167_8_fu_1527_p1);

assign add_ln167_25_fu_1670_p2 = (12'd512 + trunc_ln167_9_fu_1660_p1);

assign add_ln167_26_fu_1803_p2 = (12'd512 + trunc_ln167_10_fu_1793_p1);

assign add_ln167_27_fu_1936_p2 = (12'd512 + trunc_ln167_11_fu_1926_p1);

assign add_ln167_28_fu_2069_p2 = (12'd512 + trunc_ln167_12_fu_2059_p1);

assign add_ln167_29_fu_2202_p2 = (12'd512 + trunc_ln167_13_fu_2192_p1);

assign add_ln167_2_fu_733_p2 = (13'd512 + select_ln850_2_fu_721_p3);

assign add_ln167_30_fu_2335_p2 = (12'd512 + trunc_ln167_14_fu_2325_p1);

assign add_ln167_31_fu_2468_p2 = (12'd512 + trunc_ln167_15_fu_2458_p1);

assign add_ln167_3_fu_866_p2 = (13'd512 + select_ln850_3_fu_854_p3);

assign add_ln167_4_fu_999_p2 = (13'd512 + select_ln850_4_fu_987_p3);

assign add_ln167_5_fu_1132_p2 = (13'd512 + select_ln850_5_fu_1120_p3);

assign add_ln167_6_fu_1265_p2 = (13'd512 + select_ln850_6_fu_1253_p3);

assign add_ln167_7_fu_1398_p2 = (13'd512 + select_ln850_7_fu_1386_p3);

assign add_ln167_8_fu_1531_p2 = (13'd512 + select_ln850_8_fu_1519_p3);

assign add_ln167_9_fu_1664_p2 = (13'd512 + select_ln850_9_fu_1652_p3);

assign add_ln167_fu_467_p2 = (13'd512 + select_ln850_fu_455_p3);

assign add_ln415_10_fu_3173_p2 = (zext_ln415_20_fu_3165_p1 + zext_ln708_10_fu_3153_p1);

assign add_ln415_11_fu_3235_p2 = (zext_ln415_22_fu_3227_p1 + zext_ln708_11_fu_3215_p1);

assign add_ln415_12_fu_3297_p2 = (zext_ln415_24_fu_3289_p1 + zext_ln708_12_fu_3277_p1);

assign add_ln415_13_fu_3359_p2 = (zext_ln415_26_fu_3351_p1 + zext_ln708_13_fu_3339_p1);

assign add_ln415_14_fu_3421_p2 = (zext_ln415_28_fu_3413_p1 + zext_ln708_14_fu_3401_p1);

assign add_ln415_15_fu_3483_p2 = (zext_ln415_30_fu_3475_p1 + zext_ln708_15_fu_3463_p1);

assign add_ln415_1_fu_2615_p2 = (zext_ln415_2_fu_2607_p1 + zext_ln708_1_fu_2595_p1);

assign add_ln415_2_fu_2677_p2 = (zext_ln415_4_fu_2669_p1 + zext_ln708_2_fu_2657_p1);

assign add_ln415_3_fu_2739_p2 = (zext_ln415_6_fu_2731_p1 + zext_ln708_3_fu_2719_p1);

assign add_ln415_4_fu_2801_p2 = (zext_ln415_8_fu_2793_p1 + zext_ln708_4_fu_2781_p1);

assign add_ln415_5_fu_2863_p2 = (zext_ln415_10_fu_2855_p1 + zext_ln708_5_fu_2843_p1);

assign add_ln415_6_fu_2925_p2 = (zext_ln415_12_fu_2917_p1 + zext_ln708_6_fu_2905_p1);

assign add_ln415_7_fu_2987_p2 = (zext_ln415_14_fu_2979_p1 + zext_ln708_7_fu_2967_p1);

assign add_ln415_8_fu_3049_p2 = (zext_ln415_16_fu_3041_p1 + zext_ln708_8_fu_3029_p1);

assign add_ln415_9_fu_3111_p2 = (zext_ln415_18_fu_3103_p1 + zext_ln708_9_fu_3091_p1);

assign add_ln415_fu_2553_p2 = (zext_ln415_fu_2545_p1 + zext_ln708_fu_2533_p1);

assign add_ln700_10_fu_1771_p2 = ($signed(13'd1) + $signed(sext_ln850_10_fu_1743_p1));

assign add_ln700_11_fu_1904_p2 = ($signed(13'd1) + $signed(sext_ln850_11_fu_1876_p1));

assign add_ln700_12_fu_2037_p2 = ($signed(13'd1) + $signed(sext_ln850_12_fu_2009_p1));

assign add_ln700_13_fu_2170_p2 = ($signed(13'd1) + $signed(sext_ln850_13_fu_2142_p1));

assign add_ln700_14_fu_2303_p2 = ($signed(13'd1) + $signed(sext_ln850_14_fu_2275_p1));

assign add_ln700_15_fu_2436_p2 = ($signed(13'd1) + $signed(sext_ln850_15_fu_2408_p1));

assign add_ln700_1_fu_574_p2 = ($signed(13'd1) + $signed(sext_ln850_1_fu_546_p1));

assign add_ln700_2_fu_707_p2 = ($signed(13'd1) + $signed(sext_ln850_2_fu_679_p1));

assign add_ln700_3_fu_840_p2 = ($signed(13'd1) + $signed(sext_ln850_3_fu_812_p1));

assign add_ln700_4_fu_973_p2 = ($signed(13'd1) + $signed(sext_ln850_4_fu_945_p1));

assign add_ln700_5_fu_1106_p2 = ($signed(13'd1) + $signed(sext_ln850_5_fu_1078_p1));

assign add_ln700_6_fu_1239_p2 = ($signed(13'd1) + $signed(sext_ln850_6_fu_1211_p1));

assign add_ln700_7_fu_1372_p2 = ($signed(13'd1) + $signed(sext_ln850_7_fu_1344_p1));

assign add_ln700_8_fu_1505_p2 = ($signed(13'd1) + $signed(sext_ln850_8_fu_1477_p1));

assign add_ln700_9_fu_1638_p2 = ($signed(13'd1) + $signed(sext_ln850_9_fu_1610_p1));

assign add_ln700_fu_441_p2 = ($signed(13'd1) + $signed(sext_ln850_fu_413_p1));

assign add_ln746_10_fu_3179_p2 = (tmp_42_fu_3143_p4 + zext_ln415_21_fu_3169_p1);

assign add_ln746_11_fu_3241_p2 = (tmp_43_fu_3205_p4 + zext_ln415_23_fu_3231_p1);

assign add_ln746_12_fu_3303_p2 = (tmp_44_fu_3267_p4 + zext_ln415_25_fu_3293_p1);

assign add_ln746_13_fu_3365_p2 = (tmp_45_fu_3329_p4 + zext_ln415_27_fu_3355_p1);

assign add_ln746_14_fu_3427_p2 = (tmp_46_fu_3391_p4 + zext_ln415_29_fu_3417_p1);

assign add_ln746_15_fu_3489_p2 = (tmp_47_fu_3453_p4 + zext_ln415_31_fu_3479_p1);

assign add_ln746_1_fu_2621_p2 = (tmp_15_fu_2585_p4 + zext_ln415_3_fu_2611_p1);

assign add_ln746_2_fu_2683_p2 = (tmp_25_fu_2647_p4 + zext_ln415_5_fu_2673_p1);

assign add_ln746_3_fu_2745_p2 = (tmp_33_fu_2709_p4 + zext_ln415_7_fu_2735_p1);

assign add_ln746_4_fu_2807_p2 = (tmp_36_fu_2771_p4 + zext_ln415_9_fu_2797_p1);

assign add_ln746_5_fu_2869_p2 = (tmp_37_fu_2833_p4 + zext_ln415_11_fu_2859_p1);

assign add_ln746_6_fu_2931_p2 = (tmp_38_fu_2895_p4 + zext_ln415_13_fu_2921_p1);

assign add_ln746_7_fu_2993_p2 = (tmp_39_fu_2957_p4 + zext_ln415_15_fu_2983_p1);

assign add_ln746_8_fu_3055_p2 = (tmp_40_fu_3019_p4 + zext_ln415_17_fu_3045_p1);

assign add_ln746_9_fu_3117_p2 = (tmp_41_fu_3081_p4 + zext_ln415_19_fu_3107_p1);

assign add_ln746_fu_2559_p2 = (tmp_s_fu_2523_p4 + zext_ln415_1_fu_2549_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = zext_ln340_fu_2581_p1;

assign ap_return_1 = zext_ln340_1_fu_2643_p1;

assign ap_return_10 = zext_ln340_10_fu_3201_p1;

assign ap_return_11 = zext_ln340_11_fu_3263_p1;

assign ap_return_12 = zext_ln340_12_fu_3325_p1;

assign ap_return_13 = zext_ln340_13_fu_3387_p1;

assign ap_return_14 = zext_ln340_14_fu_3449_p1;

assign ap_return_15 = zext_ln340_15_fu_3511_p1;

assign ap_return_2 = zext_ln340_2_fu_2705_p1;

assign ap_return_3 = zext_ln340_3_fu_2767_p1;

assign ap_return_4 = zext_ln340_4_fu_2829_p1;

assign ap_return_5 = zext_ln340_5_fu_2891_p1;

assign ap_return_6 = zext_ln340_6_fu_2953_p1;

assign ap_return_7 = zext_ln340_7_fu_3015_p1;

assign ap_return_8 = zext_ln340_8_fu_3077_p1;

assign ap_return_9 = zext_ln340_9_fu_3139_p1;

assign icmp_ln169_10_fu_1839_p2 = ((tmp_73_fu_1829_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_11_fu_1972_p2 = ((tmp_77_fu_1962_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_12_fu_2105_p2 = ((tmp_81_fu_2095_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_13_fu_2238_p2 = ((tmp_85_fu_2228_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_14_fu_2371_p2 = ((tmp_89_fu_2361_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_15_fu_2504_p2 = ((tmp_93_fu_2494_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_642_p2 = ((tmp_13_fu_632_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_775_p2 = ((tmp_23_fu_765_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_908_p2 = ((tmp_32_fu_898_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_1041_p2 = ((tmp_49_fu_1031_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_5_fu_1174_p2 = ((tmp_53_fu_1164_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_6_fu_1307_p2 = ((tmp_57_fu_1297_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_7_fu_1440_p2 = ((tmp_61_fu_1430_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_8_fu_1573_p2 = ((tmp_65_fu_1563_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_9_fu_1706_p2 = ((tmp_69_fu_1696_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_509_p2 = ((tmp_4_fu_499_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln850_10_fu_1747_p2 = (($signed(shl_ln1118_s_fu_1725_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_11_fu_1880_p2 = (($signed(shl_ln1118_10_fu_1858_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_12_fu_2013_p2 = (($signed(shl_ln1118_11_fu_1991_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_13_fu_2146_p2 = (($signed(shl_ln1118_12_fu_2124_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_14_fu_2279_p2 = (($signed(shl_ln1118_13_fu_2257_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_15_fu_2412_p2 = (($signed(shl_ln1118_14_fu_2390_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_1_fu_550_p2 = (($signed(shl_ln1118_1_fu_528_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_2_fu_683_p2 = (($signed(shl_ln1118_2_fu_661_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_3_fu_816_p2 = (($signed(shl_ln1118_3_fu_794_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_4_fu_949_p2 = (($signed(shl_ln1118_4_fu_927_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_5_fu_1082_p2 = (($signed(shl_ln1118_5_fu_1060_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_6_fu_1215_p2 = (($signed(shl_ln1118_6_fu_1193_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_7_fu_1348_p2 = (($signed(shl_ln1118_7_fu_1326_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_8_fu_1481_p2 = (($signed(shl_ln1118_8_fu_1459_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_9_fu_1614_p2 = (($signed(shl_ln1118_9_fu_1592_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_fu_417_p2 = (($signed(shl_ln_fu_395_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln851_10_fu_1765_p2 = ((p_Result_2_s_fu_1757_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_11_fu_1898_p2 = ((p_Result_2_10_fu_1890_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_12_fu_2031_p2 = ((p_Result_2_11_fu_2023_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_13_fu_2164_p2 = ((p_Result_2_12_fu_2156_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_14_fu_2297_p2 = ((p_Result_2_13_fu_2289_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_15_fu_2430_p2 = ((p_Result_2_14_fu_2422_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_568_p2 = ((p_Result_2_1_fu_560_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_701_p2 = ((p_Result_2_2_fu_693_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_834_p2 = ((p_Result_2_3_fu_826_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_967_p2 = ((p_Result_2_4_fu_959_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_1100_p2 = ((p_Result_2_5_fu_1092_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_1233_p2 = ((p_Result_2_6_fu_1225_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_1366_p2 = ((p_Result_2_7_fu_1358_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_8_fu_1499_p2 = ((p_Result_2_8_fu_1491_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_9_fu_1632_p2 = ((p_Result_2_9_fu_1624_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_435_p2 = ((p_Result_2_fu_427_p3 == 10'd0) ? 1'b1 : 1'b0);

assign p_Result_2_10_fu_1890_p3 = {{trunc_ln851_11_fu_1886_p1}, {6'd0}};

assign p_Result_2_11_fu_2023_p3 = {{trunc_ln851_12_fu_2019_p1}, {6'd0}};

assign p_Result_2_12_fu_2156_p3 = {{trunc_ln851_13_fu_2152_p1}, {6'd0}};

assign p_Result_2_13_fu_2289_p3 = {{trunc_ln851_14_fu_2285_p1}, {6'd0}};

assign p_Result_2_14_fu_2422_p3 = {{trunc_ln851_15_fu_2418_p1}, {6'd0}};

assign p_Result_2_1_fu_560_p3 = {{trunc_ln851_1_fu_556_p1}, {6'd0}};

assign p_Result_2_2_fu_693_p3 = {{trunc_ln851_2_fu_689_p1}, {6'd0}};

assign p_Result_2_3_fu_826_p3 = {{trunc_ln851_3_fu_822_p1}, {6'd0}};

assign p_Result_2_4_fu_959_p3 = {{trunc_ln851_4_fu_955_p1}, {6'd0}};

assign p_Result_2_5_fu_1092_p3 = {{trunc_ln851_5_fu_1088_p1}, {6'd0}};

assign p_Result_2_6_fu_1225_p3 = {{trunc_ln851_6_fu_1221_p1}, {6'd0}};

assign p_Result_2_7_fu_1358_p3 = {{trunc_ln851_7_fu_1354_p1}, {6'd0}};

assign p_Result_2_8_fu_1491_p3 = {{trunc_ln851_8_fu_1487_p1}, {6'd0}};

assign p_Result_2_9_fu_1624_p3 = {{trunc_ln851_9_fu_1620_p1}, {6'd0}};

assign p_Result_2_fu_427_p3 = {{trunc_ln851_fu_423_p1}, {6'd0}};

assign p_Result_2_s_fu_1757_p3 = {{trunc_ln851_10_fu_1753_p1}, {6'd0}};

assign select_ln168_10_fu_1817_p3 = ((tmp_72_fu_1809_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_26_fu_1803_p2);

assign select_ln168_11_fu_1950_p3 = ((tmp_76_fu_1942_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_27_fu_1936_p2);

assign select_ln168_12_fu_2083_p3 = ((tmp_80_fu_2075_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_28_fu_2069_p2);

assign select_ln168_13_fu_2216_p3 = ((tmp_84_fu_2208_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_29_fu_2202_p2);

assign select_ln168_14_fu_2349_p3 = ((tmp_88_fu_2341_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_30_fu_2335_p2);

assign select_ln168_15_fu_2482_p3 = ((tmp_92_fu_2474_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_31_fu_2468_p2);

assign select_ln168_1_fu_620_p3 = ((tmp_11_fu_612_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_17_fu_606_p2);

assign select_ln168_2_fu_753_p3 = ((tmp_21_fu_745_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_18_fu_739_p2);

assign select_ln168_3_fu_886_p3 = ((tmp_31_fu_878_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_19_fu_872_p2);

assign select_ln168_4_fu_1019_p3 = ((tmp_48_fu_1011_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_20_fu_1005_p2);

assign select_ln168_5_fu_1152_p3 = ((tmp_52_fu_1144_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_21_fu_1138_p2);

assign select_ln168_6_fu_1285_p3 = ((tmp_56_fu_1277_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_22_fu_1271_p2);

assign select_ln168_7_fu_1418_p3 = ((tmp_60_fu_1410_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_23_fu_1404_p2);

assign select_ln168_8_fu_1551_p3 = ((tmp_64_fu_1543_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_24_fu_1537_p2);

assign select_ln168_9_fu_1684_p3 = ((tmp_68_fu_1676_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_25_fu_1670_p2);

assign select_ln168_fu_487_p3 = ((tmp_2_fu_479_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_16_fu_473_p2);

assign select_ln169_10_fu_1845_p3 = ((icmp_ln169_10_fu_1839_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_10_fu_1825_p1);

assign select_ln169_11_fu_1978_p3 = ((icmp_ln169_11_fu_1972_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_11_fu_1958_p1);

assign select_ln169_12_fu_2111_p3 = ((icmp_ln169_12_fu_2105_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_12_fu_2091_p1);

assign select_ln169_13_fu_2244_p3 = ((icmp_ln169_13_fu_2238_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_13_fu_2224_p1);

assign select_ln169_14_fu_2377_p3 = ((icmp_ln169_14_fu_2371_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_14_fu_2357_p1);

assign select_ln169_15_fu_2510_p3 = ((icmp_ln169_15_fu_2504_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_15_fu_2490_p1);

assign select_ln169_1_fu_648_p3 = ((icmp_ln169_1_fu_642_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_1_fu_628_p1);

assign select_ln169_2_fu_781_p3 = ((icmp_ln169_2_fu_775_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_2_fu_761_p1);

assign select_ln169_3_fu_914_p3 = ((icmp_ln169_3_fu_908_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_3_fu_894_p1);

assign select_ln169_4_fu_1047_p3 = ((icmp_ln169_4_fu_1041_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_4_fu_1027_p1);

assign select_ln169_5_fu_1180_p3 = ((icmp_ln169_5_fu_1174_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_5_fu_1160_p1);

assign select_ln169_6_fu_1313_p3 = ((icmp_ln169_6_fu_1307_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_6_fu_1293_p1);

assign select_ln169_7_fu_1446_p3 = ((icmp_ln169_7_fu_1440_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_7_fu_1426_p1);

assign select_ln169_8_fu_1579_p3 = ((icmp_ln169_8_fu_1573_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_8_fu_1559_p1);

assign select_ln169_9_fu_1712_p3 = ((icmp_ln169_9_fu_1706_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_9_fu_1692_p1);

assign select_ln169_fu_515_p3 = ((icmp_ln169_fu_509_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_fu_495_p1);

assign select_ln340_10_fu_3193_p3 = ((tmp_75_fu_3185_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_10_fu_3179_p2);

assign select_ln340_11_fu_3255_p3 = ((tmp_79_fu_3247_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_11_fu_3241_p2);

assign select_ln340_12_fu_3317_p3 = ((tmp_83_fu_3309_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_12_fu_3303_p2);

assign select_ln340_13_fu_3379_p3 = ((tmp_87_fu_3371_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_13_fu_3365_p2);

assign select_ln340_14_fu_3441_p3 = ((tmp_91_fu_3433_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_14_fu_3427_p2);

assign select_ln340_15_fu_3503_p3 = ((tmp_95_fu_3495_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_15_fu_3489_p2);

assign select_ln340_1_fu_2635_p3 = ((tmp_19_fu_2627_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_1_fu_2621_p2);

assign select_ln340_2_fu_2697_p3 = ((tmp_29_fu_2689_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_2_fu_2683_p2);

assign select_ln340_3_fu_2759_p3 = ((tmp_35_fu_2751_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_3_fu_2745_p2);

assign select_ln340_4_fu_2821_p3 = ((tmp_51_fu_2813_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_4_fu_2807_p2);

assign select_ln340_5_fu_2883_p3 = ((tmp_55_fu_2875_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_5_fu_2869_p2);

assign select_ln340_6_fu_2945_p3 = ((tmp_59_fu_2937_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_6_fu_2931_p2);

assign select_ln340_7_fu_3007_p3 = ((tmp_63_fu_2999_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_7_fu_2993_p2);

assign select_ln340_8_fu_3069_p3 = ((tmp_67_fu_3061_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_8_fu_3055_p2);

assign select_ln340_9_fu_3131_p3 = ((tmp_71_fu_3123_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_9_fu_3117_p2);

assign select_ln340_fu_2573_p3 = ((tmp_8_fu_2565_p3[0:0] === 1'b1) ? 5'd31 : add_ln746_fu_2559_p2);

assign select_ln850_10_fu_1785_p3 = ((icmp_ln850_10_fu_1747_p2[0:0] === 1'b1) ? select_ln851_10_fu_1777_p3 : sext_ln850_10_fu_1743_p1);

assign select_ln850_11_fu_1918_p3 = ((icmp_ln850_11_fu_1880_p2[0:0] === 1'b1) ? select_ln851_11_fu_1910_p3 : sext_ln850_11_fu_1876_p1);

assign select_ln850_12_fu_2051_p3 = ((icmp_ln850_12_fu_2013_p2[0:0] === 1'b1) ? select_ln851_12_fu_2043_p3 : sext_ln850_12_fu_2009_p1);

assign select_ln850_13_fu_2184_p3 = ((icmp_ln850_13_fu_2146_p2[0:0] === 1'b1) ? select_ln851_13_fu_2176_p3 : sext_ln850_13_fu_2142_p1);

assign select_ln850_14_fu_2317_p3 = ((icmp_ln850_14_fu_2279_p2[0:0] === 1'b1) ? select_ln851_14_fu_2309_p3 : sext_ln850_14_fu_2275_p1);

assign select_ln850_15_fu_2450_p3 = ((icmp_ln850_15_fu_2412_p2[0:0] === 1'b1) ? select_ln851_15_fu_2442_p3 : sext_ln850_15_fu_2408_p1);

assign select_ln850_1_fu_588_p3 = ((icmp_ln850_1_fu_550_p2[0:0] === 1'b1) ? select_ln851_1_fu_580_p3 : sext_ln850_1_fu_546_p1);

assign select_ln850_2_fu_721_p3 = ((icmp_ln850_2_fu_683_p2[0:0] === 1'b1) ? select_ln851_2_fu_713_p3 : sext_ln850_2_fu_679_p1);

assign select_ln850_3_fu_854_p3 = ((icmp_ln850_3_fu_816_p2[0:0] === 1'b1) ? select_ln851_3_fu_846_p3 : sext_ln850_3_fu_812_p1);

assign select_ln850_4_fu_987_p3 = ((icmp_ln850_4_fu_949_p2[0:0] === 1'b1) ? select_ln851_4_fu_979_p3 : sext_ln850_4_fu_945_p1);

assign select_ln850_5_fu_1120_p3 = ((icmp_ln850_5_fu_1082_p2[0:0] === 1'b1) ? select_ln851_5_fu_1112_p3 : sext_ln850_5_fu_1078_p1);

assign select_ln850_6_fu_1253_p3 = ((icmp_ln850_6_fu_1215_p2[0:0] === 1'b1) ? select_ln851_6_fu_1245_p3 : sext_ln850_6_fu_1211_p1);

assign select_ln850_7_fu_1386_p3 = ((icmp_ln850_7_fu_1348_p2[0:0] === 1'b1) ? select_ln851_7_fu_1378_p3 : sext_ln850_7_fu_1344_p1);

assign select_ln850_8_fu_1519_p3 = ((icmp_ln850_8_fu_1481_p2[0:0] === 1'b1) ? select_ln851_8_fu_1511_p3 : sext_ln850_8_fu_1477_p1);

assign select_ln850_9_fu_1652_p3 = ((icmp_ln850_9_fu_1614_p2[0:0] === 1'b1) ? select_ln851_9_fu_1644_p3 : sext_ln850_9_fu_1610_p1);

assign select_ln850_fu_455_p3 = ((icmp_ln850_fu_417_p2[0:0] === 1'b1) ? select_ln851_fu_447_p3 : sext_ln850_fu_413_p1);

assign select_ln851_10_fu_1777_p3 = ((icmp_ln851_10_fu_1765_p2[0:0] === 1'b1) ? sext_ln850_10_fu_1743_p1 : add_ln700_10_fu_1771_p2);

assign select_ln851_11_fu_1910_p3 = ((icmp_ln851_11_fu_1898_p2[0:0] === 1'b1) ? sext_ln850_11_fu_1876_p1 : add_ln700_11_fu_1904_p2);

assign select_ln851_12_fu_2043_p3 = ((icmp_ln851_12_fu_2031_p2[0:0] === 1'b1) ? sext_ln850_12_fu_2009_p1 : add_ln700_12_fu_2037_p2);

assign select_ln851_13_fu_2176_p3 = ((icmp_ln851_13_fu_2164_p2[0:0] === 1'b1) ? sext_ln850_13_fu_2142_p1 : add_ln700_13_fu_2170_p2);

assign select_ln851_14_fu_2309_p3 = ((icmp_ln851_14_fu_2297_p2[0:0] === 1'b1) ? sext_ln850_14_fu_2275_p1 : add_ln700_14_fu_2303_p2);

assign select_ln851_15_fu_2442_p3 = ((icmp_ln851_15_fu_2430_p2[0:0] === 1'b1) ? sext_ln850_15_fu_2408_p1 : add_ln700_15_fu_2436_p2);

assign select_ln851_1_fu_580_p3 = ((icmp_ln851_1_fu_568_p2[0:0] === 1'b1) ? sext_ln850_1_fu_546_p1 : add_ln700_1_fu_574_p2);

assign select_ln851_2_fu_713_p3 = ((icmp_ln851_2_fu_701_p2[0:0] === 1'b1) ? sext_ln850_2_fu_679_p1 : add_ln700_2_fu_707_p2);

assign select_ln851_3_fu_846_p3 = ((icmp_ln851_3_fu_834_p2[0:0] === 1'b1) ? sext_ln850_3_fu_812_p1 : add_ln700_3_fu_840_p2);

assign select_ln851_4_fu_979_p3 = ((icmp_ln851_4_fu_967_p2[0:0] === 1'b1) ? sext_ln850_4_fu_945_p1 : add_ln700_4_fu_973_p2);

assign select_ln851_5_fu_1112_p3 = ((icmp_ln851_5_fu_1100_p2[0:0] === 1'b1) ? sext_ln850_5_fu_1078_p1 : add_ln700_5_fu_1106_p2);

assign select_ln851_6_fu_1245_p3 = ((icmp_ln851_6_fu_1233_p2[0:0] === 1'b1) ? sext_ln850_6_fu_1211_p1 : add_ln700_6_fu_1239_p2);

assign select_ln851_7_fu_1378_p3 = ((icmp_ln851_7_fu_1366_p2[0:0] === 1'b1) ? sext_ln850_7_fu_1344_p1 : add_ln700_7_fu_1372_p2);

assign select_ln851_8_fu_1511_p3 = ((icmp_ln851_8_fu_1499_p2[0:0] === 1'b1) ? sext_ln850_8_fu_1477_p1 : add_ln700_8_fu_1505_p2);

assign select_ln851_9_fu_1644_p3 = ((icmp_ln851_9_fu_1632_p2[0:0] === 1'b1) ? sext_ln850_9_fu_1610_p1 : add_ln700_9_fu_1638_p2);

assign select_ln851_fu_447_p3 = ((icmp_ln851_fu_435_p2[0:0] === 1'b1) ? sext_ln850_fu_413_p1 : add_ln700_fu_441_p2);

assign sext_ln850_10_fu_1743_p1 = $signed(tmp_20_fu_1733_p4);

assign sext_ln850_11_fu_1876_p1 = $signed(tmp_22_fu_1866_p4);

assign sext_ln850_12_fu_2009_p1 = $signed(tmp_24_fu_1999_p4);

assign sext_ln850_13_fu_2142_p1 = $signed(tmp_26_fu_2132_p4);

assign sext_ln850_14_fu_2275_p1 = $signed(tmp_28_fu_2265_p4);

assign sext_ln850_15_fu_2408_p1 = $signed(tmp_30_fu_2398_p4);

assign sext_ln850_1_fu_546_p1 = $signed(tmp_3_fu_536_p4);

assign sext_ln850_2_fu_679_p1 = $signed(tmp_5_fu_669_p4);

assign sext_ln850_3_fu_812_p1 = $signed(tmp_7_fu_802_p4);

assign sext_ln850_4_fu_945_p1 = $signed(tmp_9_fu_935_p4);

assign sext_ln850_5_fu_1078_p1 = $signed(tmp_10_fu_1068_p4);

assign sext_ln850_6_fu_1211_p1 = $signed(tmp_12_fu_1201_p4);

assign sext_ln850_7_fu_1344_p1 = $signed(tmp_14_fu_1334_p4);

assign sext_ln850_8_fu_1477_p1 = $signed(tmp_16_fu_1467_p4);

assign sext_ln850_9_fu_1610_p1 = $signed(tmp_18_fu_1600_p4);

assign sext_ln850_fu_413_p1 = $signed(tmp_1_fu_403_p4);

assign shl_ln1118_10_fu_1858_p3 = {{data_11_V_read}, {10'd0}};

assign shl_ln1118_11_fu_1991_p3 = {{data_12_V_read}, {10'd0}};

assign shl_ln1118_12_fu_2124_p3 = {{data_13_V_read}, {10'd0}};

assign shl_ln1118_13_fu_2257_p3 = {{data_14_V_read}, {10'd0}};

assign shl_ln1118_14_fu_2390_p3 = {{data_15_V_read}, {10'd0}};

assign shl_ln1118_1_fu_528_p3 = {{data_1_V_read}, {10'd0}};

assign shl_ln1118_2_fu_661_p3 = {{data_2_V_read}, {10'd0}};

assign shl_ln1118_3_fu_794_p3 = {{data_3_V_read}, {10'd0}};

assign shl_ln1118_4_fu_927_p3 = {{data_4_V_read}, {10'd0}};

assign shl_ln1118_5_fu_1060_p3 = {{data_5_V_read}, {10'd0}};

assign shl_ln1118_6_fu_1193_p3 = {{data_6_V_read}, {10'd0}};

assign shl_ln1118_7_fu_1326_p3 = {{data_7_V_read}, {10'd0}};

assign shl_ln1118_8_fu_1459_p3 = {{data_8_V_read}, {10'd0}};

assign shl_ln1118_9_fu_1592_p3 = {{data_9_V_read}, {10'd0}};

assign shl_ln1118_s_fu_1725_p3 = {{data_10_V_read}, {10'd0}};

assign shl_ln_fu_395_p3 = {{data_0_V_read}, {10'd0}};

assign sigmoid_table3_address0 = zext_ln779_fu_523_p1;

assign sigmoid_table3_address1 = zext_ln779_1_fu_656_p1;

assign sigmoid_table3_address10 = zext_ln779_10_fu_1853_p1;

assign sigmoid_table3_address11 = zext_ln779_11_fu_1986_p1;

assign sigmoid_table3_address12 = zext_ln779_12_fu_2119_p1;

assign sigmoid_table3_address13 = zext_ln779_13_fu_2252_p1;

assign sigmoid_table3_address14 = zext_ln779_14_fu_2385_p1;

assign sigmoid_table3_address15 = zext_ln779_15_fu_2518_p1;

assign sigmoid_table3_address2 = zext_ln779_2_fu_789_p1;

assign sigmoid_table3_address3 = zext_ln779_3_fu_922_p1;

assign sigmoid_table3_address4 = zext_ln779_4_fu_1055_p1;

assign sigmoid_table3_address5 = zext_ln779_5_fu_1188_p1;

assign sigmoid_table3_address6 = zext_ln779_6_fu_1321_p1;

assign sigmoid_table3_address7 = zext_ln779_7_fu_1454_p1;

assign sigmoid_table3_address8 = zext_ln779_8_fu_1587_p1;

assign sigmoid_table3_address9 = zext_ln779_9_fu_1720_p1;

assign tmp_10_fu_1068_p4 = {{data_5_V_read[15:4]}};

assign tmp_11_fu_612_p3 = add_ln167_1_fu_600_p2[32'd12];

assign tmp_12_fu_1201_p4 = {{data_6_V_read[15:4]}};

assign tmp_13_fu_632_p4 = {{select_ln168_1_fu_620_p3[11:10]}};

assign tmp_14_fu_1334_p4 = {{data_7_V_read[15:4]}};

assign tmp_15_fu_2585_p4 = {{sigmoid_table3_q1[9:5]}};

assign tmp_16_fu_1467_p4 = {{data_8_V_read[15:4]}};

assign tmp_17_fu_2599_p3 = sigmoid_table3_q1[32'd4];

assign tmp_18_fu_1600_p4 = {{data_9_V_read[15:4]}};

assign tmp_19_fu_2627_p3 = add_ln415_1_fu_2615_p2[32'd5];

assign tmp_1_fu_403_p4 = {{data_0_V_read[15:4]}};

assign tmp_20_fu_1733_p4 = {{data_10_V_read[15:4]}};

assign tmp_21_fu_745_p3 = add_ln167_2_fu_733_p2[32'd12];

assign tmp_22_fu_1866_p4 = {{data_11_V_read[15:4]}};

assign tmp_23_fu_765_p4 = {{select_ln168_2_fu_753_p3[11:10]}};

assign tmp_24_fu_1999_p4 = {{data_12_V_read[15:4]}};

assign tmp_25_fu_2647_p4 = {{sigmoid_table3_q2[9:5]}};

assign tmp_26_fu_2132_p4 = {{data_13_V_read[15:4]}};

assign tmp_27_fu_2661_p3 = sigmoid_table3_q2[32'd4];

assign tmp_28_fu_2265_p4 = {{data_14_V_read[15:4]}};

assign tmp_29_fu_2689_p3 = add_ln415_2_fu_2677_p2[32'd5];

assign tmp_2_fu_479_p3 = add_ln167_fu_467_p2[32'd12];

assign tmp_30_fu_2398_p4 = {{data_15_V_read[15:4]}};

assign tmp_31_fu_878_p3 = add_ln167_3_fu_866_p2[32'd12];

assign tmp_32_fu_898_p4 = {{select_ln168_3_fu_886_p3[11:10]}};

assign tmp_33_fu_2709_p4 = {{sigmoid_table3_q3[9:5]}};

assign tmp_34_fu_2723_p3 = sigmoid_table3_q3[32'd4];

assign tmp_35_fu_2751_p3 = add_ln415_3_fu_2739_p2[32'd5];

assign tmp_36_fu_2771_p4 = {{sigmoid_table3_q4[9:5]}};

assign tmp_37_fu_2833_p4 = {{sigmoid_table3_q5[9:5]}};

assign tmp_38_fu_2895_p4 = {{sigmoid_table3_q6[9:5]}};

assign tmp_39_fu_2957_p4 = {{sigmoid_table3_q7[9:5]}};

assign tmp_3_fu_536_p4 = {{data_1_V_read[15:4]}};

assign tmp_40_fu_3019_p4 = {{sigmoid_table3_q8[9:5]}};

assign tmp_41_fu_3081_p4 = {{sigmoid_table3_q9[9:5]}};

assign tmp_42_fu_3143_p4 = {{sigmoid_table3_q10[9:5]}};

assign tmp_43_fu_3205_p4 = {{sigmoid_table3_q11[9:5]}};

assign tmp_44_fu_3267_p4 = {{sigmoid_table3_q12[9:5]}};

assign tmp_45_fu_3329_p4 = {{sigmoid_table3_q13[9:5]}};

assign tmp_46_fu_3391_p4 = {{sigmoid_table3_q14[9:5]}};

assign tmp_47_fu_3453_p4 = {{sigmoid_table3_q15[9:5]}};

assign tmp_48_fu_1011_p3 = add_ln167_4_fu_999_p2[32'd12];

assign tmp_49_fu_1031_p4 = {{select_ln168_4_fu_1019_p3[11:10]}};

assign tmp_4_fu_499_p4 = {{select_ln168_fu_487_p3[11:10]}};

assign tmp_50_fu_2785_p3 = sigmoid_table3_q4[32'd4];

assign tmp_51_fu_2813_p3 = add_ln415_4_fu_2801_p2[32'd5];

assign tmp_52_fu_1144_p3 = add_ln167_5_fu_1132_p2[32'd12];

assign tmp_53_fu_1164_p4 = {{select_ln168_5_fu_1152_p3[11:10]}};

assign tmp_54_fu_2847_p3 = sigmoid_table3_q5[32'd4];

assign tmp_55_fu_2875_p3 = add_ln415_5_fu_2863_p2[32'd5];

assign tmp_56_fu_1277_p3 = add_ln167_6_fu_1265_p2[32'd12];

assign tmp_57_fu_1297_p4 = {{select_ln168_6_fu_1285_p3[11:10]}};

assign tmp_58_fu_2909_p3 = sigmoid_table3_q6[32'd4];

assign tmp_59_fu_2937_p3 = add_ln415_6_fu_2925_p2[32'd5];

assign tmp_5_fu_669_p4 = {{data_2_V_read[15:4]}};

assign tmp_60_fu_1410_p3 = add_ln167_7_fu_1398_p2[32'd12];

assign tmp_61_fu_1430_p4 = {{select_ln168_7_fu_1418_p3[11:10]}};

assign tmp_62_fu_2971_p3 = sigmoid_table3_q7[32'd4];

assign tmp_63_fu_2999_p3 = add_ln415_7_fu_2987_p2[32'd5];

assign tmp_64_fu_1543_p3 = add_ln167_8_fu_1531_p2[32'd12];

assign tmp_65_fu_1563_p4 = {{select_ln168_8_fu_1551_p3[11:10]}};

assign tmp_66_fu_3033_p3 = sigmoid_table3_q8[32'd4];

assign tmp_67_fu_3061_p3 = add_ln415_8_fu_3049_p2[32'd5];

assign tmp_68_fu_1676_p3 = add_ln167_9_fu_1664_p2[32'd12];

assign tmp_69_fu_1696_p4 = {{select_ln168_9_fu_1684_p3[11:10]}};

assign tmp_6_fu_2537_p3 = sigmoid_table3_q0[32'd4];

assign tmp_70_fu_3095_p3 = sigmoid_table3_q9[32'd4];

assign tmp_71_fu_3123_p3 = add_ln415_9_fu_3111_p2[32'd5];

assign tmp_72_fu_1809_p3 = add_ln167_10_fu_1797_p2[32'd12];

assign tmp_73_fu_1829_p4 = {{select_ln168_10_fu_1817_p3[11:10]}};

assign tmp_74_fu_3157_p3 = sigmoid_table3_q10[32'd4];

assign tmp_75_fu_3185_p3 = add_ln415_10_fu_3173_p2[32'd5];

assign tmp_76_fu_1942_p3 = add_ln167_11_fu_1930_p2[32'd12];

assign tmp_77_fu_1962_p4 = {{select_ln168_11_fu_1950_p3[11:10]}};

assign tmp_78_fu_3219_p3 = sigmoid_table3_q11[32'd4];

assign tmp_79_fu_3247_p3 = add_ln415_11_fu_3235_p2[32'd5];

assign tmp_7_fu_802_p4 = {{data_3_V_read[15:4]}};

assign tmp_80_fu_2075_p3 = add_ln167_12_fu_2063_p2[32'd12];

assign tmp_81_fu_2095_p4 = {{select_ln168_12_fu_2083_p3[11:10]}};

assign tmp_82_fu_3281_p3 = sigmoid_table3_q12[32'd4];

assign tmp_83_fu_3309_p3 = add_ln415_12_fu_3297_p2[32'd5];

assign tmp_84_fu_2208_p3 = add_ln167_13_fu_2196_p2[32'd12];

assign tmp_85_fu_2228_p4 = {{select_ln168_13_fu_2216_p3[11:10]}};

assign tmp_86_fu_3343_p3 = sigmoid_table3_q13[32'd4];

assign tmp_87_fu_3371_p3 = add_ln415_13_fu_3359_p2[32'd5];

assign tmp_88_fu_2341_p3 = add_ln167_14_fu_2329_p2[32'd12];

assign tmp_89_fu_2361_p4 = {{select_ln168_14_fu_2349_p3[11:10]}};

assign tmp_8_fu_2565_p3 = add_ln415_fu_2553_p2[32'd5];

assign tmp_90_fu_3405_p3 = sigmoid_table3_q14[32'd4];

assign tmp_91_fu_3433_p3 = add_ln415_14_fu_3421_p2[32'd5];

assign tmp_92_fu_2474_p3 = add_ln167_15_fu_2462_p2[32'd12];

assign tmp_93_fu_2494_p4 = {{select_ln168_15_fu_2482_p3[11:10]}};

assign tmp_94_fu_3467_p3 = sigmoid_table3_q15[32'd4];

assign tmp_95_fu_3495_p3 = add_ln415_15_fu_3483_p2[32'd5];

assign tmp_9_fu_935_p4 = {{data_4_V_read[15:4]}};

assign tmp_s_fu_2523_p4 = {{sigmoid_table3_q0[9:5]}};

assign trunc_ln167_10_fu_1793_p1 = select_ln850_10_fu_1785_p3[11:0];

assign trunc_ln167_11_fu_1926_p1 = select_ln850_11_fu_1918_p3[11:0];

assign trunc_ln167_12_fu_2059_p1 = select_ln850_12_fu_2051_p3[11:0];

assign trunc_ln167_13_fu_2192_p1 = select_ln850_13_fu_2184_p3[11:0];

assign trunc_ln167_14_fu_2325_p1 = select_ln850_14_fu_2317_p3[11:0];

assign trunc_ln167_15_fu_2458_p1 = select_ln850_15_fu_2450_p3[11:0];

assign trunc_ln167_1_fu_596_p1 = select_ln850_1_fu_588_p3[11:0];

assign trunc_ln167_2_fu_729_p1 = select_ln850_2_fu_721_p3[11:0];

assign trunc_ln167_3_fu_862_p1 = select_ln850_3_fu_854_p3[11:0];

assign trunc_ln167_4_fu_995_p1 = select_ln850_4_fu_987_p3[11:0];

assign trunc_ln167_5_fu_1128_p1 = select_ln850_5_fu_1120_p3[11:0];

assign trunc_ln167_6_fu_1261_p1 = select_ln850_6_fu_1253_p3[11:0];

assign trunc_ln167_7_fu_1394_p1 = select_ln850_7_fu_1386_p3[11:0];

assign trunc_ln167_8_fu_1527_p1 = select_ln850_8_fu_1519_p3[11:0];

assign trunc_ln167_9_fu_1660_p1 = select_ln850_9_fu_1652_p3[11:0];

assign trunc_ln167_fu_463_p1 = select_ln850_fu_455_p3[11:0];

assign trunc_ln168_10_fu_1825_p1 = select_ln168_10_fu_1817_p3[9:0];

assign trunc_ln168_11_fu_1958_p1 = select_ln168_11_fu_1950_p3[9:0];

assign trunc_ln168_12_fu_2091_p1 = select_ln168_12_fu_2083_p3[9:0];

assign trunc_ln168_13_fu_2224_p1 = select_ln168_13_fu_2216_p3[9:0];

assign trunc_ln168_14_fu_2357_p1 = select_ln168_14_fu_2349_p3[9:0];

assign trunc_ln168_15_fu_2490_p1 = select_ln168_15_fu_2482_p3[9:0];

assign trunc_ln168_1_fu_628_p1 = select_ln168_1_fu_620_p3[9:0];

assign trunc_ln168_2_fu_761_p1 = select_ln168_2_fu_753_p3[9:0];

assign trunc_ln168_3_fu_894_p1 = select_ln168_3_fu_886_p3[9:0];

assign trunc_ln168_4_fu_1027_p1 = select_ln168_4_fu_1019_p3[9:0];

assign trunc_ln168_5_fu_1160_p1 = select_ln168_5_fu_1152_p3[9:0];

assign trunc_ln168_6_fu_1293_p1 = select_ln168_6_fu_1285_p3[9:0];

assign trunc_ln168_7_fu_1426_p1 = select_ln168_7_fu_1418_p3[9:0];

assign trunc_ln168_8_fu_1559_p1 = select_ln168_8_fu_1551_p3[9:0];

assign trunc_ln168_9_fu_1692_p1 = select_ln168_9_fu_1684_p3[9:0];

assign trunc_ln168_fu_495_p1 = select_ln168_fu_487_p3[9:0];

assign trunc_ln851_10_fu_1753_p1 = data_10_V_read[3:0];

assign trunc_ln851_11_fu_1886_p1 = data_11_V_read[3:0];

assign trunc_ln851_12_fu_2019_p1 = data_12_V_read[3:0];

assign trunc_ln851_13_fu_2152_p1 = data_13_V_read[3:0];

assign trunc_ln851_14_fu_2285_p1 = data_14_V_read[3:0];

assign trunc_ln851_15_fu_2418_p1 = data_15_V_read[3:0];

assign trunc_ln851_1_fu_556_p1 = data_1_V_read[3:0];

assign trunc_ln851_2_fu_689_p1 = data_2_V_read[3:0];

assign trunc_ln851_3_fu_822_p1 = data_3_V_read[3:0];

assign trunc_ln851_4_fu_955_p1 = data_4_V_read[3:0];

assign trunc_ln851_5_fu_1088_p1 = data_5_V_read[3:0];

assign trunc_ln851_6_fu_1221_p1 = data_6_V_read[3:0];

assign trunc_ln851_7_fu_1354_p1 = data_7_V_read[3:0];

assign trunc_ln851_8_fu_1487_p1 = data_8_V_read[3:0];

assign trunc_ln851_9_fu_1620_p1 = data_9_V_read[3:0];

assign trunc_ln851_fu_423_p1 = data_0_V_read[3:0];

assign zext_ln340_10_fu_3201_p1 = select_ln340_10_fu_3193_p3;

assign zext_ln340_11_fu_3263_p1 = select_ln340_11_fu_3255_p3;

assign zext_ln340_12_fu_3325_p1 = select_ln340_12_fu_3317_p3;

assign zext_ln340_13_fu_3387_p1 = select_ln340_13_fu_3379_p3;

assign zext_ln340_14_fu_3449_p1 = select_ln340_14_fu_3441_p3;

assign zext_ln340_15_fu_3511_p1 = select_ln340_15_fu_3503_p3;

assign zext_ln340_1_fu_2643_p1 = select_ln340_1_fu_2635_p3;

assign zext_ln340_2_fu_2705_p1 = select_ln340_2_fu_2697_p3;

assign zext_ln340_3_fu_2767_p1 = select_ln340_3_fu_2759_p3;

assign zext_ln340_4_fu_2829_p1 = select_ln340_4_fu_2821_p3;

assign zext_ln340_5_fu_2891_p1 = select_ln340_5_fu_2883_p3;

assign zext_ln340_6_fu_2953_p1 = select_ln340_6_fu_2945_p3;

assign zext_ln340_7_fu_3015_p1 = select_ln340_7_fu_3007_p3;

assign zext_ln340_8_fu_3077_p1 = select_ln340_8_fu_3069_p3;

assign zext_ln340_9_fu_3139_p1 = select_ln340_9_fu_3131_p3;

assign zext_ln340_fu_2581_p1 = select_ln340_fu_2573_p3;

assign zext_ln415_10_fu_2855_p1 = tmp_54_fu_2847_p3;

assign zext_ln415_11_fu_2859_p1 = tmp_54_fu_2847_p3;

assign zext_ln415_12_fu_2917_p1 = tmp_58_fu_2909_p3;

assign zext_ln415_13_fu_2921_p1 = tmp_58_fu_2909_p3;

assign zext_ln415_14_fu_2979_p1 = tmp_62_fu_2971_p3;

assign zext_ln415_15_fu_2983_p1 = tmp_62_fu_2971_p3;

assign zext_ln415_16_fu_3041_p1 = tmp_66_fu_3033_p3;

assign zext_ln415_17_fu_3045_p1 = tmp_66_fu_3033_p3;

assign zext_ln415_18_fu_3103_p1 = tmp_70_fu_3095_p3;

assign zext_ln415_19_fu_3107_p1 = tmp_70_fu_3095_p3;

assign zext_ln415_1_fu_2549_p1 = tmp_6_fu_2537_p3;

assign zext_ln415_20_fu_3165_p1 = tmp_74_fu_3157_p3;

assign zext_ln415_21_fu_3169_p1 = tmp_74_fu_3157_p3;

assign zext_ln415_22_fu_3227_p1 = tmp_78_fu_3219_p3;

assign zext_ln415_23_fu_3231_p1 = tmp_78_fu_3219_p3;

assign zext_ln415_24_fu_3289_p1 = tmp_82_fu_3281_p3;

assign zext_ln415_25_fu_3293_p1 = tmp_82_fu_3281_p3;

assign zext_ln415_26_fu_3351_p1 = tmp_86_fu_3343_p3;

assign zext_ln415_27_fu_3355_p1 = tmp_86_fu_3343_p3;

assign zext_ln415_28_fu_3413_p1 = tmp_90_fu_3405_p3;

assign zext_ln415_29_fu_3417_p1 = tmp_90_fu_3405_p3;

assign zext_ln415_2_fu_2607_p1 = tmp_17_fu_2599_p3;

assign zext_ln415_30_fu_3475_p1 = tmp_94_fu_3467_p3;

assign zext_ln415_31_fu_3479_p1 = tmp_94_fu_3467_p3;

assign zext_ln415_3_fu_2611_p1 = tmp_17_fu_2599_p3;

assign zext_ln415_4_fu_2669_p1 = tmp_27_fu_2661_p3;

assign zext_ln415_5_fu_2673_p1 = tmp_27_fu_2661_p3;

assign zext_ln415_6_fu_2731_p1 = tmp_34_fu_2723_p3;

assign zext_ln415_7_fu_2735_p1 = tmp_34_fu_2723_p3;

assign zext_ln415_8_fu_2793_p1 = tmp_50_fu_2785_p3;

assign zext_ln415_9_fu_2797_p1 = tmp_50_fu_2785_p3;

assign zext_ln415_fu_2545_p1 = tmp_6_fu_2537_p3;

assign zext_ln708_10_fu_3153_p1 = tmp_42_fu_3143_p4;

assign zext_ln708_11_fu_3215_p1 = tmp_43_fu_3205_p4;

assign zext_ln708_12_fu_3277_p1 = tmp_44_fu_3267_p4;

assign zext_ln708_13_fu_3339_p1 = tmp_45_fu_3329_p4;

assign zext_ln708_14_fu_3401_p1 = tmp_46_fu_3391_p4;

assign zext_ln708_15_fu_3463_p1 = tmp_47_fu_3453_p4;

assign zext_ln708_1_fu_2595_p1 = tmp_15_fu_2585_p4;

assign zext_ln708_2_fu_2657_p1 = tmp_25_fu_2647_p4;

assign zext_ln708_3_fu_2719_p1 = tmp_33_fu_2709_p4;

assign zext_ln708_4_fu_2781_p1 = tmp_36_fu_2771_p4;

assign zext_ln708_5_fu_2843_p1 = tmp_37_fu_2833_p4;

assign zext_ln708_6_fu_2905_p1 = tmp_38_fu_2895_p4;

assign zext_ln708_7_fu_2967_p1 = tmp_39_fu_2957_p4;

assign zext_ln708_8_fu_3029_p1 = tmp_40_fu_3019_p4;

assign zext_ln708_9_fu_3091_p1 = tmp_41_fu_3081_p4;

assign zext_ln708_fu_2533_p1 = tmp_s_fu_2523_p4;

assign zext_ln779_10_fu_1853_p1 = select_ln169_10_fu_1845_p3;

assign zext_ln779_11_fu_1986_p1 = select_ln169_11_fu_1978_p3;

assign zext_ln779_12_fu_2119_p1 = select_ln169_12_fu_2111_p3;

assign zext_ln779_13_fu_2252_p1 = select_ln169_13_fu_2244_p3;

assign zext_ln779_14_fu_2385_p1 = select_ln169_14_fu_2377_p3;

assign zext_ln779_15_fu_2518_p1 = select_ln169_15_fu_2510_p3;

assign zext_ln779_1_fu_656_p1 = select_ln169_1_fu_648_p3;

assign zext_ln779_2_fu_789_p1 = select_ln169_2_fu_781_p3;

assign zext_ln779_3_fu_922_p1 = select_ln169_3_fu_914_p3;

assign zext_ln779_4_fu_1055_p1 = select_ln169_4_fu_1047_p3;

assign zext_ln779_5_fu_1188_p1 = select_ln169_5_fu_1180_p3;

assign zext_ln779_6_fu_1321_p1 = select_ln169_6_fu_1313_p3;

assign zext_ln779_7_fu_1454_p1 = select_ln169_7_fu_1446_p3;

assign zext_ln779_8_fu_1587_p1 = select_ln169_8_fu_1579_p3;

assign zext_ln779_9_fu_1720_p1 = select_ln169_9_fu_1712_p3;

assign zext_ln779_fu_523_p1 = select_ln169_fu_515_p3;

endmodule //sigmoid
