[2025-09-17 02:53:24] START suite=qualcomm_srv trace=srv187_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv187_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2767666 heartbeat IPC: 3.613 cumulative IPC: 3.613 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5193186 cumulative IPC: 3.851 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5193186 cumulative IPC: 3.851 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5193187 heartbeat IPC: 4.123 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 12233052 heartbeat IPC: 1.42 cumulative IPC: 1.42 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 19302948 heartbeat IPC: 1.414 cumulative IPC: 1.417 (Simulation time: 00 hr 03 min 02 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 26298043 heartbeat IPC: 1.43 cumulative IPC: 1.421 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 33698882 heartbeat IPC: 1.351 cumulative IPC: 1.403 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 41071740 heartbeat IPC: 1.356 cumulative IPC: 1.394 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 48216654 heartbeat IPC: 1.4 cumulative IPC: 1.395 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 55402816 heartbeat IPC: 1.392 cumulative IPC: 1.394 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 62472408 heartbeat IPC: 1.415 cumulative IPC: 1.397 (Simulation time: 00 hr 09 min 10 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv187_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000025 cycles: 69840371 heartbeat IPC: 1.357 cumulative IPC: 1.392 (Simulation time: 00 hr 10 min 12 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 71922569 cumulative IPC: 1.39 (Simulation time: 00 hr 11 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 71922569 cumulative IPC: 1.39 (Simulation time: 00 hr 11 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv187_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.39 instructions: 100000000 cycles: 71922569
CPU 0 Branch Prediction Accuracy: 93.85% MPKI: 11.49 Average ROB Occupancy at Mispredict: 34.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00203
BRANCH_INDIRECT: 0.423
BRANCH_CONDITIONAL: 10.85
BRANCH_DIRECT_CALL: 0.0027
BRANCH_INDIRECT_CALL: 0.2072
BRANCH_RETURN: 0.00325


====Backend Stall Breakdown====
ROB_STALL: 861132
LQ_STALL: 0
SQ_STALL: 5854


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 106.84064
REPLAY_LOAD: 82.481606
NON_REPLAY_LOAD: 33.373722

== Total ==
ADDR_TRANS: 53634
REPLAY_LOAD: 76213
NON_REPLAY_LOAD: 731285

== Counts ==
ADDR_TRANS: 502
REPLAY_LOAD: 924
NON_REPLAY_LOAD: 21912

cpu0->cpu0_STLB TOTAL        ACCESS:    1814721 HIT:    1805062 MISS:       9659 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1814721 HIT:    1805062 MISS:       9659 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 144.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8037180 HIT:    7626972 MISS:     410208 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7348864 HIT:    7004819 MISS:     344045 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     187595 HIT:     142603 MISS:      44992 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     481647 HIT:     477353 MISS:       4294 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      19074 HIT:       2197 MISS:      16877 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 42.11 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15689422 HIT:    7171403 MISS:    8518019 MSHR_MERGE:    2223455
cpu0->cpu0_L1I LOAD         ACCESS:   15689422 HIT:    7171403 MISS:    8518019 MSHR_MERGE:    2223455
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27387083 HIT:   25471872 MISS:    1915211 MSHR_MERGE:     654241
cpu0->cpu0_L1D LOAD         ACCESS:   15002485 HIT:   13563823 MISS:    1438662 MSHR_MERGE:     384363
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12364381 HIT:   11907029 MISS:     457352 MSHR_MERGE:     269755
cpu0->cpu0_L1D TRANSLATION  ACCESS:      20217 HIT:       1020 MISS:      19197 MSHR_MERGE:        123
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13062143 HIT:   11084199 MISS:    1977944 MSHR_MERGE:    1025165
cpu0->cpu0_ITLB LOAD         ACCESS:   13062143 HIT:   11084199 MISS:    1977944 MSHR_MERGE:    1025165
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.064 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25811694 HIT:   24564602 MISS:    1247092 MSHR_MERGE:     385150
cpu0->cpu0_DTLB LOAD         ACCESS:   25811694 HIT:   24564602 MISS:    1247092 MSHR_MERGE:     385150
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.53 cycles
cpu0->LLC TOTAL        ACCESS:     594172 HIT:     533986 MISS:      60186 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     344044 HIT:     300447 MISS:      43597 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      44992 HIT:      34463 MISS:      10529 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     188259 HIT:     187917 MISS:        342 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      16877 HIT:      11159 MISS:       5718 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.56 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1073
  ROW_BUFFER_MISS:      58767
  AVG DBUS CONGESTED CYCLE: 6.971
Channel 0 WQ ROW_BUFFER_HIT:       3905
  ROW_BUFFER_MISS:      26262
  FULL:          0
Channel 0 REFRESHES ISSUED:       5994

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       665032       309833        73822        10282
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           52         1053          707
  STLB miss resolved @ L2C                0           10          166         2421         1336
  STLB miss resolved @ LLC                0           68          383         8673         1453
  STLB miss resolved @ MEM                0            6          188         3395         3540

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             146892        47800      1464831        18976         2553
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7            3          202          265
  STLB miss resolved @ L2C                0            8            9          399          889
  STLB miss resolved @ LLC                0           13           35          782          579
  STLB miss resolved @ MEM                0            0           16          385         1225
[2025-09-17 03:04:37] END   suite=qualcomm_srv trace=srv187_ap (rc=0)
