
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Nov 11 14:21:15 2024
| Design       : LA_test
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                              
*****************************************************************************************************************************************************************************
                                                                                                         Clock   Non-clock                                                   
 Clock                                             Period       Waveform       Type                      Loads       Loads  Sources                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 LA_test|clk                                       1000.000     {0 500}        Declared                     68           3  {clk}                                            
   LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred   200.000      {0 100}        Generated (LA_test|clk)     801           0  {pll_250/u_pll_e3/goppll/CLKOUT0}                
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1     1000.000     {0 500}        Declared                    312           0  {u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1} 
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2     1000.000     {0 500}        Declared                    312           0  {u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2} 
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3     1000.000     {0 500}        Declared                    312           0  {u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3} 
 ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared                     26           0  {u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0}      
 DebugCore_JCLK                                    50.000       {0 25}         Declared                    296           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}  
 DebugCore_CAPTURE                                 100.000      {25 75}        Declared                     11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}     
=============================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               LA_test|clk                               
 Inferred_clock_group_1        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
 Inferred_clock_group_2        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
 Inferred_clock_group_3        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
 Inferred_clock_group_4        asynchronous               ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 LA_test|clk                  1.000 MHz     291.715 MHz       1000.000          3.428        996.572
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                              1.000 MHz     218.866 MHz       1000.000          4.569        995.431
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                              1.000 MHz     218.866 MHz       1000.000          4.569        995.431
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                              1.000 MHz     218.866 MHz       1000.000          4.569        995.431
 ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                              1.000 MHz     236.072 MHz       1000.000          4.236        995.764
 DebugCore_JCLK              20.000 MHz     102.775 MHz         50.000          9.730         40.270
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                              5.000 MHz     304.971 MHz        200.000          3.279        196.721
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk            LA_test|clk                498.468       0.000              0            196
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                                                   499.074       0.000              0           2067
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                                                   499.075       0.000              0           2067
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                                                   498.869       0.000              0           2067
 ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                                                   498.325       0.000              0            146
 DebugCore_JCLK         DebugCore_JCLK              23.561       0.000              0           1126
 DebugCore_CAPTURE      DebugCore_JCLK              20.711       0.000              0            136
 DebugCore_JCLK         DebugCore_CAPTURE           47.526       0.000              0             16
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                   196.721       0.000              0           1646
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk            LA_test|clk                  0.349       0.000              0            196
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                                                     0.056       0.000              0           2067
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                                                     0.056       0.000              0           2067
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                                                     0.056       0.000              0           2067
 ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                                                     0.407       0.000              0            146
 DebugCore_JCLK         DebugCore_JCLK               0.342       0.000              0           1126
 DebugCore_CAPTURE      DebugCore_JCLK              24.827       0.000              0            136
 DebugCore_JCLK         DebugCore_CAPTURE            0.398       0.000              0             16
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                     0.312       0.000              0           1646
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                   196.408       0.000              0            588
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                     0.737       0.000              0            588
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk                                       499.380       0.000              0             68
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1     498.100       0.000              0            312
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2     498.100       0.000              0            312
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3     498.100       0.000              0            312
 ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                                                   499.102       0.000              0             26
 DebugCore_JCLK                                     24.102       0.000              0            296
 DebugCore_CAPTURE                                  49.380       0.000              0             11
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred      99.102       0.000              0            801
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk            LA_test|clk                498.867       0.000              0            196
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                                                   499.329       0.000              0           2067
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                                                   499.330       0.000              0           2067
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                                                   499.191       0.000              0           2067
 ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                                                   498.767       0.000              0            146
 DebugCore_JCLK         DebugCore_JCLK              23.991       0.000              0           1126
 DebugCore_CAPTURE      DebugCore_JCLK              21.999       0.000              0            136
 DebugCore_JCLK         DebugCore_CAPTURE           48.137       0.000              0             16
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                   197.665       0.000              0           1646
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk            LA_test|clk                  0.271       0.000              0            196
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                                                     0.127       0.000              0           2067
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                                                     0.127       0.000              0           2067
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                                                     0.127       0.000              0           2067
 ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                                                     0.321       0.000              0            146
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0           1126
 DebugCore_CAPTURE      DebugCore_JCLK              25.027       0.000              0            136
 DebugCore_JCLK         DebugCore_CAPTURE            0.527       0.000              0             16
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                     0.251       0.000              0           1646
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                   197.390       0.000              0            588
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                     0.561       0.000              0            588
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk                                       499.504       0.000              0             68
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1     498.480       0.000              0            312
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2     498.480       0.000              0            312
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3     498.480       0.000              0            312
 ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
                                                   499.282       0.000              0             26
 DebugCore_JCLK                                     24.282       0.000              0            296
 DebugCore_CAPTURE                                  49.504       0.000              0             11
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred      99.282       0.000              0            801
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/mode_f[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.762
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMS_198_109/CLK                                                          r       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_198_109/Q0                   tco                   0.289       7.492 r       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.268       7.760         u_ctrl_test/key_5_en
 CLMA_202_108/Y1                   td                    0.197       7.957 f       u_ctrl_test/N82/gateop_perm/Z
                                   net (fanout=2)        0.098       8.055         u_ctrl_test/N82  
 CLMA_202_108/CE                                                           f       u_ctrl_test/mode_f[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.055         Logic Levels: 1  
                                                                                   Logic: 0.486ns(57.042%), Route: 0.366ns(42.958%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.692     502.766 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.766         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     502.814 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     505.210         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     505.210 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.552     506.762         ntclkbufg_2      
 CLMA_202_108/CLK                                                          f       u_ctrl_test/mode_f[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.428     507.190                          
 clock uncertainty                                      -0.050     507.140                          

 Setup time                                             -0.617     506.523                          

 Data required time                                                506.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.523                          
 Data arrival time                                                   8.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/mode_f[1]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.762
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMS_198_109/CLK                                                          r       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_198_109/Q0                   tco                   0.289       7.492 r       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.268       7.760         u_ctrl_test/key_5_en
 CLMA_202_108/Y1                   td                    0.197       7.957 f       u_ctrl_test/N82/gateop_perm/Z
                                   net (fanout=2)        0.098       8.055         u_ctrl_test/N82  
 CLMA_202_108/CE                                                           f       u_ctrl_test/mode_f[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.055         Logic Levels: 1  
                                                                                   Logic: 0.486ns(57.042%), Route: 0.366ns(42.958%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.692     502.766 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.766         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     502.814 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     505.210         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     505.210 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.552     506.762         ntclkbufg_2      
 CLMA_202_108/CLK                                                          f       u_ctrl_test/mode_f[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.428     507.190                          
 clock uncertainty                                      -0.050     507.140                          

 Setup time                                             -0.617     506.523                          

 Data required time                                                506.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.523                          
 Data arrival time                                                   8.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_key_4/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/mode_wave[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.762
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMA_190_124/CLK                                                          r       u_ctrl_test/u_key_4/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_190_124/Q0                   tco                   0.287       7.490 f       u_ctrl_test/u_key_4/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.372       7.862         u_ctrl_test/key_4_en
 CLMA_194_124/CE                                                           f       u_ctrl_test/mode_wave[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.862         Logic Levels: 0  
                                                                                   Logic: 0.287ns(43.551%), Route: 0.372ns(56.449%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.692     502.766 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.766         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     502.814 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     505.210         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     505.210 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.552     506.762         ntclkbufg_2      
 CLMA_194_124/CLK                                                          f       u_ctrl_test/mode_wave[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.428     507.190                          
 clock uncertainty                                      -0.050     507.140                          

 Setup time                                             -0.617     506.523                          

 Data required time                                                506.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.523                          
 Data arrival time                                                   7.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_logic_analyzer/u_key_2/key_flag/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_193/Q0                   tco                   0.222       7.030 f       u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.092       7.122         u_logic_analyzer/u_key_2/cnt_20ms [0]
 CLMA_194_193/B4                                                           f       u_logic_analyzer/u_key_2/key_flag/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.122         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       u_logic_analyzer/u_key_2/key_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.035       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                   7.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         ntclkbufg_2      
 CLMA_198_108/CLK                                                          r       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.222       7.030 f       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.092       7.122         u_ctrl_test/u_key_5/cnt_20ms [0]
 CLMS_198_109/A0                                                           f       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.122         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMS_198_109/CLK                                                          r       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.366       6.837                          
 clock uncertainty                                       0.000       6.837                          

 Hold time                                              -0.094       6.743                          

 Data required time                                                  6.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.743                          
 Data arrival time                                                   7.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         ntclkbufg_2      
 CLMA_198_108/CLK                                                          r       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.222       7.030 f       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.092       7.122         u_ctrl_test/u_key_5/cnt_20ms [0]
 CLMA_198_108/A0                                                           f       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.122         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMA_198_108/CLK                                                          r       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.094       6.714                          

 Data required time                                                  6.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.714                          
 Data arrival time                                                   7.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.047

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_112/CLK_USCM              td                    0.000       1.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.585       2.663         ntclkbufg_6      
 CLMA_210_192/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/CLK

 CLMA_210_192/Q1                   tco                   0.291       2.954 r       u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/Q
                                   net (fanout=1)        0.420       3.374         u_logic_analyzer/u_glitch_free/ck_sel1_r2
 CLMA_210_196/M0                                                           r       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/D

 Data arrival time                                                   3.374         Logic Levels: 0  
                                                                                   Logic: 0.291ns(40.928%), Route: 0.420ns(59.072%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT1                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     501.059         u_logic_analyzer/clkout_1
 USCM_84_112/CLK_USCM              td                    0.000     501.059 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.552     502.611         ntclkbufg_6      
 CLMA_210_196/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/CLK
 clock pessimism                                         0.047     502.658                          
 clock uncertainty                                      -0.150     502.508                          

 Setup time                                             -0.060     502.448                          

 Data required time                                                502.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.448                          
 Data arrival time                                                   3.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.066
  Launch Clock Delay      :  4.494
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.964       3.042         ntR479           
 CLMA_194_184/Y6CD                 td                    0.149       3.191 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.454       3.645         ntR478           
 CLMA_210_184/Y2                   td                    0.210       3.855 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.639       4.494         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.289       4.783 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.445       5.228         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.286       5.514 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.403       5.917         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.212       6.129 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.251       6.380         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.210       6.590 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.562       7.152         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.210       7.362 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.454       7.816         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.184       8.000 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.000         ntR195           
 CLMS_202_173/CECO                 td                    0.184       8.184 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       8.184         ntR194           
 CLMS_202_177/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   8.184         Logic Levels: 6  
                                                                                   Logic: 1.575ns(42.683%), Route: 2.115ns(57.317%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.813    1002.872         ntR479           
 CLMA_194_184/Y6CD                 td                    0.116    1002.988 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.380    1003.368         ntR478           
 CLMA_210_184/Y2                   td                    0.162    1003.530 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.536    1004.066         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.428    1004.494                          
 clock uncertainty                                      -0.150    1004.344                          

 Setup time                                             -0.729    1003.615                          

 Data required time                                               1003.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.615                          
 Data arrival time                                                   8.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.024
  Launch Clock Delay      :  4.494
  Clock Pessimism Removal :  0.325

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.964       3.042         ntR479           
 CLMA_194_184/Y6CD                 td                    0.149       3.191 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.454       3.645         ntR478           
 CLMA_210_184/Y2                   td                    0.210       3.855 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.639       4.494         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.289       4.783 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.445       5.228         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.286       5.514 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.403       5.917         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.212       6.129 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.251       6.380         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.210       6.590 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.562       7.152         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.210       7.362 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.454       7.816         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.184       8.000 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.000         ntR195           
 CLMS_202_173/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   8.000         Logic Levels: 5  
                                                                                   Logic: 1.391ns(39.675%), Route: 2.115ns(60.325%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.813    1002.872         ntR479           
 CLMA_194_184/Y6CD                 td                    0.116    1002.988 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.380    1003.368         ntR478           
 CLMA_210_184/Y2                   td                    0.162    1003.530 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.494    1004.024         u_logic_analyzer/clkout_4
 CLMS_202_173/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.325    1004.349                          
 clock uncertainty                                      -0.150    1004.199                          

 Setup time                                             -0.729    1003.470                          

 Data required time                                               1003.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.470                          
 Data arrival time                                                   8.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.222
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  -0.325

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.813       2.872         ntR479           
 CLMA_194_184/Y6CD                 td                    0.116       2.988 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.380       3.368         ntR478           
 CLMA_210_184/Y2                   td                    0.162       3.530 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       4.050         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       4.271 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.471       4.742         u_logic_analyzer/rd_addr [8]
 CLMS_198_161/L7OUT                td                    0.211       4.953 r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[7]_muxf7/Fother
                                   net (fanout=1)        0.000       4.953         L7OUT7           
 CLMA_198_160/L7IN                                                         r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin

 Data arrival time                                                   4.953         Logic Levels: 1  
                                                                                   Logic: 0.432ns(47.841%), Route: 0.471ns(52.159%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.964       3.042         ntR479           
 CLMA_194_184/Y6CD                 td                    0.149       3.191 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.454       3.645         ntR478           
 CLMA_210_184/Y2                   td                    0.210       3.855 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       5.222         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.325       4.897                          
 clock uncertainty                                       0.000       4.897                          

 Hold time                                               0.000       4.897                          

 Data required time                                                  4.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.897                          
 Data arrival time                                                   4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.222
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  -0.325

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.813       2.872         ntR479           
 CLMA_194_184/Y6CD                 td                    0.116       2.988 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.380       3.368         ntR478           
 CLMA_210_184/Y2                   td                    0.162       3.530 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       4.050         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       4.271 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.508       4.779         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/C4                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11

 Data arrival time                                                   4.779         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.316%), Route: 0.508ns(69.684%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.964       3.042         ntR479           
 CLMA_194_184/Y6CD                 td                    0.149       3.191 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.454       3.645         ntR478           
 CLMA_210_184/Y2                   td                    0.210       3.855 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       5.222         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.325       4.897                          
 clock uncertainty                                       0.000       4.897                          

 Hold time                                              -0.192       4.705                          

 Data required time                                                  4.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.705                          
 Data arrival time                                                   4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.222
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  -0.325

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.813       2.872         ntR479           
 CLMA_194_184/Y6CD                 td                    0.116       2.988 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.380       3.368         ntR478           
 CLMA_210_184/Y2                   td                    0.162       3.530 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       4.050         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       4.271 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.497       4.768         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/B4                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03

 Data arrival time                                                   4.768         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.780%), Route: 0.497ns(69.220%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.964       3.042         ntR479           
 CLMA_194_184/Y6CD                 td                    0.149       3.191 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.454       3.645         ntR478           
 CLMA_210_184/Y2                   td                    0.210       3.855 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       5.222         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.325       4.897                          
 clock uncertainty                                       0.000       4.897                          

 Hold time                                              -0.205       4.692                          

 Data required time                                                  4.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.692                          
 Data arrival time                                                   4.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.047

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_111/CLK_USCM              td                    0.000       1.078 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.585       2.663         ntclkbufg_5      
 CLMA_210_180/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/CLK

 CLMA_210_180/Q1                   tco                   0.291       2.954 r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/Q
                                   net (fanout=1)        0.419       3.373         u_logic_analyzer/u_glitch_free/ck_sel2_r2
 CLMA_210_185/M0                                                           r       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/D

 Data arrival time                                                   3.373         Logic Levels: 0  
                                                                                   Logic: 0.291ns(40.986%), Route: 0.419ns(59.014%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT2                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     501.059         u_logic_analyzer/clkout_2
 USCM_84_111/CLK_USCM              td                    0.000     501.059 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.552     502.611         ntclkbufg_5      
 CLMA_210_185/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/CLK
 clock pessimism                                         0.047     502.658                          
 clock uncertainty                                      -0.150     502.508                          

 Setup time                                             -0.060     502.448                          

 Data required time                                                502.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.448                          
 Data arrival time                                                   3.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  3.853
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR486           
 CLMA_210_184/Y2                   td                    0.322       3.214 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.639       3.853         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.289       4.142 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.445       4.587         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.286       4.873 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.403       5.276         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.212       5.488 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.251       5.739         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.210       5.949 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.562       6.511         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.210       6.721 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.454       7.175         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.184       7.359 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.359         ntR195           
 CLMS_202_173/CECO                 td                    0.184       7.543 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       7.543         ntR194           
 CLMS_202_177/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.543         Logic Levels: 6  
                                                                                   Logic: 1.575ns(42.683%), Route: 2.115ns(57.317%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR486           
 CLMA_210_184/Y2                   td                    0.229    1002.998 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.536    1003.534         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.319    1003.853                          
 clock uncertainty                                      -0.150    1003.703                          

 Setup time                                             -0.729    1002.974                          

 Data required time                                               1002.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.974                          
 Data arrival time                                                   7.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.492
  Launch Clock Delay      :  3.853
  Clock Pessimism Removal :  0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR486           
 CLMA_210_184/Y2                   td                    0.322       3.214 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.639       3.853         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.289       4.142 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.445       4.587         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.286       4.873 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.403       5.276         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.212       5.488 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.251       5.739         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.210       5.949 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.562       6.511         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.210       6.721 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.454       7.175         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.184       7.359 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.359         ntR195           
 CLMS_202_173/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.359         Logic Levels: 5  
                                                                                   Logic: 1.391ns(39.675%), Route: 2.115ns(60.325%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR486           
 CLMA_210_184/Y2                   td                    0.229    1002.998 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.494    1003.492         u_logic_analyzer/clkout_4
 CLMS_202_173/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.216    1003.708                          
 clock uncertainty                                      -0.150    1003.558                          

 Setup time                                             -0.729    1002.829                          

 Data required time                                               1002.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.829                          
 Data arrival time                                                   7.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR486           
 CLMA_210_184/Y2                   td                    0.229       2.998 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       3.518         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       3.739 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.471       4.210         u_logic_analyzer/rd_addr [8]
 CLMS_198_161/L7OUT                td                    0.211       4.421 r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[7]_muxf7/Fother
                                   net (fanout=1)        0.000       4.421         L7OUT7           
 CLMA_198_160/L7IN                                                         r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin

 Data arrival time                                                   4.421         Logic Levels: 1  
                                                                                   Logic: 0.432ns(47.841%), Route: 0.471ns(52.159%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR486           
 CLMA_210_184/Y2                   td                    0.322       3.214 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       4.581         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.216       4.365                          
 clock uncertainty                                       0.000       4.365                          

 Hold time                                               0.000       4.365                          

 Data required time                                                  4.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.365                          
 Data arrival time                                                   4.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR486           
 CLMA_210_184/Y2                   td                    0.229       2.998 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       3.518         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       3.739 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.508       4.247         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/C4                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11

 Data arrival time                                                   4.247         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.316%), Route: 0.508ns(69.684%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR486           
 CLMA_210_184/Y2                   td                    0.322       3.214 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       4.581         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.216       4.365                          
 clock uncertainty                                       0.000       4.365                          

 Hold time                                              -0.192       4.173                          

 Data required time                                                  4.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.173                          
 Data arrival time                                                   4.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR486           
 CLMA_210_184/Y2                   td                    0.229       2.998 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       3.518         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       3.739 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.497       4.236         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/B4                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03

 Data arrival time                                                   4.236         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.780%), Route: 0.497ns(69.220%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR486           
 CLMA_210_184/Y2                   td                    0.322       3.214 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       4.581         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.216       4.365                          
 clock uncertainty                                       0.000       4.365                          

 Hold time                                              -0.205       4.160                          

 Data required time                                                  4.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.160                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.047

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.585       2.663         ntclkbufg_7      
 CLMA_210_184/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/CLK

 CLMA_210_184/Q1                   tco                   0.291       2.954 r       u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/Q
                                   net (fanout=1)        0.625       3.579         u_logic_analyzer/u_glitch_free/ck_sel3_r2
 CLMA_210_176/M0                                                           r       u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/D

 Data arrival time                                                   3.579         Logic Levels: 0  
                                                                                   Logic: 0.291ns(31.769%), Route: 0.625ns(68.231%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT3                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059     501.059         u_logic_analyzer/clkout_3
 USCM_84_113/CLK_USCM              td                    0.000     501.059 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.552     502.611         ntclkbufg_7      
 CLMA_210_176/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/CLK
 clock pessimism                                         0.047     502.658                          
 clock uncertainty                                      -0.150     502.508                          

 Setup time                                             -0.060     502.448                          

 Data required time                                                502.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.448                          
 Data arrival time                                                   3.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  4.573
  Clock Pessimism Removal :  0.498

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR485           
 CLMA_210_184/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.251       3.447         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.487       3.934 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.639       4.573         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.289       4.862 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.445       5.307         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.286       5.593 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.403       5.996         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.212       6.208 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.251       6.459         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.210       6.669 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.562       7.231         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.210       7.441 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.454       7.895         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.184       8.079 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.079         ntR195           
 CLMS_202_173/CECO                 td                    0.184       8.263 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       8.263         ntR194           
 CLMS_202_177/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   8.263         Logic Levels: 6  
                                                                                   Logic: 1.575ns(42.683%), Route: 2.115ns(57.317%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR485           
 CLMA_210_184/Y1                   td                    0.219    1002.988 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.204    1003.192         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.347    1003.539 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.536    1004.075         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.498    1004.573                          
 clock uncertainty                                      -0.150    1004.423                          

 Setup time                                             -0.729    1003.694                          

 Data required time                                               1003.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.694                          
 Data arrival time                                                   8.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.033
  Launch Clock Delay      :  4.573
  Clock Pessimism Removal :  0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR485           
 CLMA_210_184/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.251       3.447         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.487       3.934 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.639       4.573         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.289       4.862 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.445       5.307         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.286       5.593 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.403       5.996         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.212       6.208 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.251       6.459         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.210       6.669 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.562       7.231         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.210       7.441 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.454       7.895         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.184       8.079 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.079         ntR195           
 CLMS_202_173/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   8.079         Logic Levels: 5  
                                                                                   Logic: 1.391ns(39.675%), Route: 2.115ns(60.325%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR485           
 CLMA_210_184/Y1                   td                    0.219    1002.988 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.204    1003.192         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.347    1003.539 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.494    1004.033         u_logic_analyzer/clkout_4
 CLMS_202_173/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.395    1004.428                          
 clock uncertainty                                      -0.150    1004.278                          

 Setup time                                             -0.729    1003.549                          

 Data required time                                               1003.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.549                          
 Data arrival time                                                   8.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.301
  Launch Clock Delay      :  4.059
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR485           
 CLMA_210_184/Y1                   td                    0.219       2.988 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.204       3.192         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.347       3.539 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       4.059         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       4.280 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.471       4.751         u_logic_analyzer/rd_addr [8]
 CLMS_198_161/L7OUT                td                    0.211       4.962 r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[7]_muxf7/Fother
                                   net (fanout=1)        0.000       4.962         L7OUT7           
 CLMA_198_160/L7IN                                                         r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin

 Data arrival time                                                   4.962         Logic Levels: 1  
                                                                                   Logic: 0.432ns(47.841%), Route: 0.471ns(52.159%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR485           
 CLMA_210_184/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.251       3.447         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.487       3.934 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       5.301         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.395       4.906                          
 clock uncertainty                                       0.000       4.906                          

 Hold time                                               0.000       4.906                          

 Data required time                                                  4.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.906                          
 Data arrival time                                                   4.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.301
  Launch Clock Delay      :  4.059
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR485           
 CLMA_210_184/Y1                   td                    0.219       2.988 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.204       3.192         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.347       3.539 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       4.059         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       4.280 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.508       4.788         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/C4                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11

 Data arrival time                                                   4.788         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.316%), Route: 0.508ns(69.684%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR485           
 CLMA_210_184/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.251       3.447         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.487       3.934 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       5.301         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.395       4.906                          
 clock uncertainty                                       0.000       4.906                          

 Hold time                                              -0.192       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   4.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.301
  Launch Clock Delay      :  4.059
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR485           
 CLMA_210_184/Y1                   td                    0.219       2.988 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.204       3.192         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.347       3.539 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.520       4.059         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.221       4.280 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.497       4.777         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/B4                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03

 Data arrival time                                                   4.777         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.780%), Route: 0.497ns(69.220%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR485           
 CLMA_210_184/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.251       3.447         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.487       3.934 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      1.367       5.301         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.395       4.906                          
 clock uncertainty                                       0.000       4.906                          

 Hold time                                              -0.205       4.701                          

 Data required time                                                  4.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.701                          
 Data arrival time                                                   4.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/Cin
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.039

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000       0.000 r       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       1.078         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       2.663         ntclkbufg_3      
 CLMA_182_40/CLK                                                           r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_182_40/Q1                    tco                   0.291       2.954 r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.470       3.424         u_ctrl_test/u_rom_addr [0]
                                   td                    0.326       3.750 f       u_ctrl_test/rom_addr[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       3.750         u_ctrl_test/_N58 
 CLMS_174_41/COUT                  td                    0.058       3.808 r       u_ctrl_test/rom_addr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.808         u_ctrl_test/_N60 
                                   td                    0.058       3.866 r       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.866         u_ctrl_test/_N62 
 CLMS_174_45/COUT                  td                    0.058       3.924 r       u_ctrl_test/rom_addr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.924         u_ctrl_test/_N64 
                                   td                    0.058       3.982 r       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.982         u_ctrl_test/_N66 
 CLMS_174_49/COUT                  td                    0.056       4.038 f       u_ctrl_test/rom_addr[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.038         u_ctrl_test/_N68 
 CLMS_174_53/CIN                                                           f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   4.038         Logic Levels: 3  
                                                                                   Logic: 0.905ns(65.818%), Route: 0.470ns(34.182%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMS_174_53/CLK                                                           f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.039     502.650                          
 clock uncertainty                                      -0.150     502.500                          

 Setup time                                             -0.137     502.363                          

 Data required time                                                502.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.363                          
 Data arrival time                                                   4.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ctrl_test/rom_addr[10]/opit_0_inv_A2Q21/Cin
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.039

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000       0.000 r       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       1.078         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       2.663         ntclkbufg_3      
 CLMA_182_40/CLK                                                           r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_182_40/Q1                    tco                   0.291       2.954 r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.470       3.424         u_ctrl_test/u_rom_addr [0]
                                   td                    0.326       3.750 f       u_ctrl_test/rom_addr[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       3.750         u_ctrl_test/_N58 
 CLMS_174_41/COUT                  td                    0.058       3.808 r       u_ctrl_test/rom_addr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.808         u_ctrl_test/_N60 
                                   td                    0.058       3.866 r       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.866         u_ctrl_test/_N62 
 CLMS_174_45/COUT                  td                    0.058       3.924 r       u_ctrl_test/rom_addr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.924         u_ctrl_test/_N64 
                                   td                    0.058       3.982 r       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.982         u_ctrl_test/_N66 
                                                                           r       u_ctrl_test/rom_addr[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.982         Logic Levels: 2  
                                                                                   Logic: 0.849ns(64.367%), Route: 0.470ns(35.633%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMS_174_49/CLK                                                           f       u_ctrl_test/rom_addr[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.039     502.650                          
 clock uncertainty                                      -0.150     502.500                          

 Setup time                                             -0.127     502.373                          

 Data required time                                                502.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.373                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Cin
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.039

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000       0.000 r       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       1.078         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000       1.078 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       2.663         ntclkbufg_3      
 CLMA_182_40/CLK                                                           r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_182_40/Q1                    tco                   0.291       2.954 r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.470       3.424         u_ctrl_test/u_rom_addr [0]
                                   td                    0.326       3.750 f       u_ctrl_test/rom_addr[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       3.750         u_ctrl_test/_N58 
 CLMS_174_41/COUT                  td                    0.058       3.808 r       u_ctrl_test/rom_addr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.808         u_ctrl_test/_N60 
                                   td                    0.058       3.866 r       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.866         u_ctrl_test/_N62 
 CLMS_174_45/COUT                  td                    0.056       3.922 f       u_ctrl_test/rom_addr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.922         u_ctrl_test/_N64 
 CLMS_174_49/CIN                                                           f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.922         Logic Levels: 2  
                                                                                   Logic: 0.789ns(62.669%), Route: 0.470ns(37.331%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMS_174_49/CLK                                                           f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.039     502.650                          
 clock uncertainty                                      -0.150     502.500                          

 Setup time                                             -0.137     502.363                          

 Data required time                                                502.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.363                          
 Data arrival time                                                   3.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/I1
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.611
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMS_174_53/CLK                                                           f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/CLK

 CLMS_174_53/Q0                    tco                   0.222     502.833 f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.085     502.918         u_ctrl_test/rom_addr [11]
 CLMS_174_53/A1                                                            f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                 502.918         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMS_174_53/CLK                                                           f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.077     502.611                          
 clock uncertainty                                       0.000     502.611                          

 Hold time                                              -0.100     502.511                          

 Data required time                                                502.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.511                          
 Data arrival time                                                 502.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/I01
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.611
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMS_174_45/CLK                                                           f       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/CLK

 CLMS_174_45/Q0                    tco                   0.222     502.833 f       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.089     502.922         u_ctrl_test/rom_addr [3]
 CLMS_174_45/A1                                                            f       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 502.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMS_174_45/CLK                                                           f       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.077     502.611                          
 clock uncertainty                                       0.000     502.611                          

 Hold time                                              -0.100     502.511                          

 Data required time                                                502.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.511                          
 Data arrival time                                                 502.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/I01
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.611
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMS_174_49/CLK                                                           f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/CLK

 CLMS_174_49/Q0                    tco                   0.222     502.833 f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.092     502.925         u_ctrl_test/rom_addr [7]
 CLMS_174_49/A1                                                            f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 502.925         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMS_174_49/CLK                                                           f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.077     502.611                          
 clock uncertainty                                       0.000     502.611                          

 Hold time                                              -0.100     502.511                          

 Data required time                                                502.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.511                          
 Data arrival time                                                 502.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_246_176/Q0                   tco                   0.289       5.618 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.007       6.625         u_CORES/u_jtag_hub/data_ctrl
 CLMA_230_216/D4                                                           r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.299%), Route: 1.007ns(77.701%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.464 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552      30.016         ntclkbufg_1      
 CLMA_230_216/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.300      30.316                          
 clock uncertainty                                      -0.050      30.266                          

 Setup time                                             -0.080      30.186                          

 Data required time                                                 30.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.186                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMA_230_221/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK

 CLMA_230_221/Q0                   tco                   0.289       5.618 r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.967       6.585         u_CORES/u_jtag_hub/shift_data [0]
 CLMA_230_169/A4                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.585         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.010%), Route: 0.967ns(76.990%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.464 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552      30.016         ntclkbufg_1      
 CLMA_230_169/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308      30.324                          
 clock uncertainty                                      -0.050      30.274                          

 Setup time                                             -0.082      30.192                          

 Data required time                                                 30.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.192                          
 Data arrival time                                                   6.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.329
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_246_176/Q0                   tco                   0.289       5.618 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.930       6.548         u_CORES/u_jtag_hub/data_ctrl
 CLMA_230_209/A4                                                           r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.548         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.708%), Route: 0.930ns(76.292%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.464 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552      30.016         ntclkbufg_1      
 CLMA_230_209/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.300      30.316                          
 clock uncertainty                                      -0.050      30.266                          

 Setup time                                             -0.082      30.184                          

 Data required time                                                 30.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.184                          
 Data arrival time                                                   6.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.306 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531       4.837         ntclkbufg_1      
 CLMA_218_160/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_160/Q0                   tco                   0.222       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.144         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [118]
 CLMA_218_160/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.144         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMA_218_160/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.492       4.837                          
 clock uncertainty                                       0.000       4.837                          

 Hold time                                              -0.035       4.802                          

 Data required time                                                  4.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.802                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.306 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531       4.837         ntclkbufg_1      
 CLMA_218_148/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_148/Q0                   tco                   0.222       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.145         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13]
 CLMA_218_148/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMA_218_148/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.492       4.837                          
 clock uncertainty                                       0.000       4.837                          

 Hold time                                              -0.035       4.802                          

 Data required time                                                  4.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.802                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306       3.306         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.306 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531       4.837         ntclkbufg_1      
 CLMA_214_176/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_176/Q0                   tco                   0.222       5.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.145         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90]
 CLMA_214_176/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMA_214_176/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.492       4.837                          
 clock uncertainty                                       0.000       4.837                          

 Hold time                                              -0.035       4.802                          

 Data required time                                                  4.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.802                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.289      30.368 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.418      30.786         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_226_205/Y1                   td                    0.304      31.090 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.267      31.357         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_226_201/Y2                   td                    0.286      31.643 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.411      32.054         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_226_205/Y0                   td                    0.210      32.264 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.418      32.682         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_226_201/Y3                   td                    0.210      32.892 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.271      33.163         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_222_200/CECO                 td                    0.184      33.347 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.347         ntR192           
 CLMA_222_204/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.347         Logic Levels: 5  
                                                                                   Logic: 1.483ns(45.379%), Route: 1.785ns(54.621%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.306 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531      54.837         ntclkbufg_1      
 CLMA_222_204/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.729      54.058                          

 Data required time                                                 54.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.058                          
 Data arrival time                                                  33.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.289      30.368 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.418      30.786         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_226_205/Y1                   td                    0.304      31.090 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.267      31.357         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_226_201/Y2                   td                    0.286      31.643 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.411      32.054         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_226_205/Y0                   td                    0.210      32.264 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.418      32.682         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_226_201/Y3                   td                    0.210      32.892 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.271      33.163         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_222_200/CECO                 td                    0.184      33.347 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.347         ntR192           
 CLMA_222_204/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.347         Logic Levels: 5  
                                                                                   Logic: 1.483ns(45.379%), Route: 1.785ns(54.621%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.306 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531      54.837         ntclkbufg_1      
 CLMA_222_204/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.729      54.058                          

 Data required time                                                 54.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.058                          
 Data arrival time                                                  33.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.837
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.289      30.368 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.418      30.786         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_226_205/Y1                   td                    0.304      31.090 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.267      31.357         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_226_201/Y2                   td                    0.286      31.643 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.411      32.054         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_226_205/Y0                   td                    0.210      32.264 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.418      32.682         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_226_201/Y3                   td                    0.210      32.892 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.271      33.163         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_222_200/CECO                 td                    0.184      33.347 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.347         ntR192           
 CLMA_222_204/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.347         Logic Levels: 5  
                                                                                   Logic: 1.483ns(45.379%), Route: 1.785ns(54.621%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.306      53.306         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.306 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531      54.837         ntclkbufg_1      
 CLMA_222_204/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.837                          
 clock uncertainty                                      -0.050      54.787                          

 Setup time                                             -0.729      54.058                          

 Data required time                                                 54.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.058                          
 Data arrival time                                                  33.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.222      29.887 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.226      30.113         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_230_196/C0                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.113         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMA_230_196/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                              -0.093       5.286                          

 Data required time                                                  5.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.286                          
 Data arrival time                                                  30.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_4      
 CLMA_230_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_230_185/Y0                   tco                   0.284      29.949 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=18)       0.251      30.200         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_230_192/A0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.200         Logic Levels: 0  
                                                                                   Logic: 0.284ns(53.084%), Route: 0.251ns(46.916%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMA_230_192/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                              -0.094       5.285                          

 Data required time                                                  5.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.285                          
 Data arrival time                                                  30.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.329
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.222      29.887 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.331      30.218         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_226_205/D0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.218         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.145%), Route: 0.331ns(59.855%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.744       3.744         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.744 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.329         ntclkbufg_1      
 CLMS_226_205/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.329                          
 clock uncertainty                                       0.050       5.379                          

 Hold time                                              -0.079       5.300                          

 Data required time                                                  5.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.300                          
 Data arrival time                                                  30.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.832 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.610      80.442         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_180/Q0                   tco                   0.287      80.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.743      81.472         u_CORES/conf_sel [0]
 CLMA_230_201/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.472         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.864%), Route: 0.743ns(72.136%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.832 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.610      80.442         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_180/Q0                   tco                   0.287      80.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.743      81.472         u_CORES/conf_sel [0]
 CLMA_230_201/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.472         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.864%), Route: 0.743ns(72.136%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.832      78.832         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.832 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.610      80.442         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_180/Q0                   tco                   0.287      80.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.743      81.472         u_CORES/conf_sel [0]
 CLMA_230_201/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.472         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.864%), Route: 0.743ns(72.136%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.464 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552     130.016         ntclkbufg_1      
 CLMA_230_216/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_216/Q3                   tco                   0.221     130.237 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.266     130.503         u_CORES/id_o [1] 
 CLMA_230_201/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.503         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.380%), Route: 0.266ns(54.620%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                              -0.024     130.105                          

 Data required time                                                130.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.105                          
 Data arrival time                                                 130.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.464 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552     130.016         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_180/Q0                   tco                   0.222     130.238 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.342     130.580         u_CORES/conf_sel [0]
 CLMA_230_185/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 130.580         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.362%), Route: 0.342ns(60.638%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_4      
 CLMA_230_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                               0.053     130.182                          

 Data required time                                                130.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.182                          
 Data arrival time                                                 130.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.464 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552     130.016         ntclkbufg_1      
 CLMA_230_209/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_209/Q0                   tco                   0.222     130.238 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.351     130.589         u_CORES/id_o [2] 
 CLMA_230_201/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.589         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.743%), Route: 0.351ns(61.257%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                              -0.024     130.105                          

 Data required time                                                130.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.105                          
 Data arrival time                                                 130.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_246_208/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK

 CLMA_246_208/Q1                   tco                   0.291      10.417 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.308      10.725         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9]
 CLMS_246_201/Y0                   td                    0.478      11.203 r       u_CORES/u_debug_core_0/u_Storage_Condition/N288_6/gateop_perm/Z
                                   net (fanout=1)        0.396      11.599         u_CORES/u_debug_core_0/u_Storage_Condition/_N3725
 CLMS_246_205/Y1                   td                    0.212      11.811 r       u_CORES/u_debug_core_0/u_Storage_Condition/N288_10/gateop_perm/Z
                                   net (fanout=1)        0.270      12.081         u_CORES/u_debug_core_0/u_Storage_Condition/_N3729
 CLMS_246_201/Y3                   td                    0.468      12.549 r       u_CORES/u_debug_core_0/u_Storage_Condition/N288_13/gateop_perm/Z
                                   net (fanout=1)        0.550      13.099         u_CORES/u_debug_core_0/u_Storage_Condition/N288
 CLMA_250_208/B4                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.099         Logic Levels: 3  
                                                                                   Logic: 1.449ns(48.739%), Route: 1.524ns(51.261%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_250_208/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Setup time                                             -0.120     209.820                          

 Data required time                                                209.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.820                          
 Data arrival time                                                  13.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_242_176/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_176/Q1                   tco                   0.291      10.417 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.655      11.072         u_CORES/u_debug_core_0/trigger
 CLMS_242_209/Y0                   td                    0.285      11.357 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.419      11.776         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_246_200/CECO                 td                    0.184      11.960 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.960         ntR190           
 CLMA_246_204/CECO                 td                    0.184      12.144 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.144         ntR189           
 CLMA_246_208/CECO                 td                    0.184      12.328 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.328         ntR188           
 CLMA_246_212/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  12.328         Logic Levels: 4  
                                                                                   Logic: 1.128ns(51.226%), Route: 1.074ns(48.774%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_246_212/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Setup time                                             -0.729     209.211                          

 Data required time                                                209.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.211                          
 Data arrival time                                                  12.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_242_176/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_176/Q1                   tco                   0.291      10.417 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.655      11.072         u_CORES/u_debug_core_0/trigger
 CLMS_242_209/Y0                   td                    0.285      11.357 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.419      11.776         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_246_200/CECO                 td                    0.184      11.960 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.960         ntR190           
 CLMA_246_204/CECO                 td                    0.184      12.144 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.144         ntR189           
 CLMA_246_208/CECO                 td                    0.184      12.328 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.328         ntR188           
 CLMA_246_212/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  12.328         Logic Levels: 4  
                                                                                   Logic: 1.128ns(51.226%), Route: 1.074ns(48.774%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_246_212/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Setup time                                             -0.729     209.211                          

 Data required time                                                209.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.211                          
 Data arrival time                                                  12.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.249
  Launch Clock Delay      :  9.753
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.652       9.753         ntclkbufg_0      
 CLMA_230_300/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_300/Q0                   tco                   0.222       9.975 f       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.059         u_CORES/u_debug_core_0/data_pipe[0] [21]
 CLMA_230_301/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.059         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.708      10.249         ntclkbufg_0      
 CLMA_230_301/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.467       9.782                          
 clock uncertainty                                       0.000       9.782                          

 Hold time                                              -0.035       9.747                          

 Data required time                                                  9.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.747                          
 Data arrival time                                                  10.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.249
  Launch Clock Delay      :  9.753
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.652       9.753         ntclkbufg_0      
 CLMA_174_324/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_324/Q0                   tco                   0.222       9.975 f       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.059         u_CORES/u_debug_core_0/data_pipe[1] [0]
 CLMS_174_325/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.059         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.708      10.249         ntclkbufg_0      
 CLMS_174_325/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.467       9.782                          
 clock uncertainty                                       0.000       9.782                          

 Hold time                                              -0.035       9.747                          

 Data required time                                                  9.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.747                          
 Data arrival time                                                  10.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.126
  Launch Clock Delay      :  9.632
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531       9.632         ntclkbufg_0      
 CLMA_226_148/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_148/Q0                   tco                   0.222       9.854 f       u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       9.938         u_CORES/u_debug_core_0/data_pipe[1] [49]
 CLMS_226_149/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.938         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMS_226_149/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.465       9.661                          
 clock uncertainty                                       0.000       9.661                          

 Hold time                                              -0.035       9.626                          

 Data required time                                                  9.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.626                          
 Data arrival time                                                   9.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.291      10.417 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      1.204      11.621         u_CORES/u_debug_core_0/resetn
 CLMA_218_148/RSCO                 td                    0.147      11.768 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.768         ntR61            
 CLMA_218_152/RSCO                 td                    0.147      11.915 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.915         ntR60            
 CLMA_218_156/RSCO                 td                    0.147      12.062 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.062         ntR59            
 CLMA_218_160/RSCO                 td                    0.147      12.209 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.209         ntR58            
 CLMA_218_164/RSCO                 td                    0.147      12.356 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.356         ntR57            
 CLMA_218_168/RSCO                 td                    0.147      12.503 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.503         ntR56            
 CLMA_218_172/RSCO                 td                    0.147      12.650 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.650         ntR55            
 CLMA_218_176/RSCO                 td                    0.147      12.797 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.797         ntR54            
 CLMA_218_180/RSCO                 td                    0.147      12.944 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.944         ntR53            
 CLMA_218_184/RSCO                 td                    0.147      13.091 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.091         ntR52            
 CLMA_218_192/RSCO                 td                    0.147      13.238 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.238         ntR51            
 CLMA_218_196/RSCO                 td                    0.147      13.385 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.385         ntR50            
 CLMA_218_200/RSCO                 td                    0.147      13.532 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.532         ntR49            
 CLMA_218_204/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/RS

 Data arrival time                                                  13.532         Logic Levels: 13 
                                                                                   Logic: 2.202ns(64.651%), Route: 1.204ns(35.349%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_218_204/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Recovery time                                           0.000     209.940                          

 Data required time                                                209.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.940                          
 Data arrival time                                                  13.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.291      10.417 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      1.204      11.621         u_CORES/u_debug_core_0/resetn
 CLMA_218_148/RSCO                 td                    0.147      11.768 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.768         ntR61            
 CLMA_218_152/RSCO                 td                    0.147      11.915 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.915         ntR60            
 CLMA_218_156/RSCO                 td                    0.147      12.062 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.062         ntR59            
 CLMA_218_160/RSCO                 td                    0.147      12.209 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.209         ntR58            
 CLMA_218_164/RSCO                 td                    0.147      12.356 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.356         ntR57            
 CLMA_218_168/RSCO                 td                    0.147      12.503 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.503         ntR56            
 CLMA_218_172/RSCO                 td                    0.147      12.650 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.650         ntR55            
 CLMA_218_176/RSCO                 td                    0.147      12.797 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.797         ntR54            
 CLMA_218_180/RSCO                 td                    0.147      12.944 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.944         ntR53            
 CLMA_218_184/RSCO                 td                    0.147      13.091 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.091         ntR52            
 CLMA_218_192/RSCO                 td                    0.147      13.238 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.238         ntR51            
 CLMA_218_196/RSCO                 td                    0.147      13.385 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.385         ntR50            
 CLMA_218_200/RSCO                 td                    0.147      13.532 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.532         ntR49            
 CLMA_218_204/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/RS

 Data arrival time                                                  13.532         Logic Levels: 13 
                                                                                   Logic: 2.202ns(64.651%), Route: 1.204ns(35.349%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_218_204/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Recovery time                                           0.000     209.940                          

 Data required time                                                209.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.940                          
 Data arrival time                                                  13.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.291      10.417 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      1.204      11.621         u_CORES/u_debug_core_0/resetn
 CLMA_218_148/RSCO                 td                    0.147      11.768 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.768         ntR61            
 CLMA_218_152/RSCO                 td                    0.147      11.915 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.915         ntR60            
 CLMA_218_156/RSCO                 td                    0.147      12.062 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.062         ntR59            
 CLMA_218_160/RSCO                 td                    0.147      12.209 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.209         ntR58            
 CLMA_218_164/RSCO                 td                    0.147      12.356 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.356         ntR57            
 CLMA_218_168/RSCO                 td                    0.147      12.503 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.503         ntR56            
 CLMA_218_172/RSCO                 td                    0.147      12.650 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.650         ntR55            
 CLMA_218_176/RSCO                 td                    0.147      12.797 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.797         ntR54            
 CLMA_218_180/RSCO                 td                    0.147      12.944 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.944         ntR53            
 CLMA_218_184/RSCO                 td                    0.147      13.091 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.091         ntR52            
 CLMA_218_192/RSCO                 td                    0.147      13.238 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.238         ntR51            
 CLMA_218_196/RSCO                 td                    0.147      13.385 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.385         ntR50            
 CLMA_218_200/RSCO                 td                    0.147      13.532 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.532         ntR49            
 CLMA_218_204/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/RS

 Data arrival time                                                  13.532         Logic Levels: 13 
                                                                                   Logic: 2.202ns(64.651%), Route: 1.204ns(35.349%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_218_204/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Recovery time                                           0.000     209.940                          

 Data required time                                                209.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.940                          
 Data arrival time                                                  13.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.126
  Launch Clock Delay      :  9.632
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531       9.632         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.224       9.856 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.322      10.178         u_CORES/u_debug_core_0/resetn
 CLMA_198_192/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/RS

 Data arrival time                                                  10.178         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.026%), Route: 0.322ns(58.974%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_198_192/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/CLK
 clock pessimism                                        -0.465       9.661                          
 clock uncertainty                                       0.000       9.661                          

 Removal time                                           -0.220       9.441                          

 Data required time                                                  9.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.441                          
 Data arrival time                                                  10.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.126
  Launch Clock Delay      :  9.632
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531       9.632         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.224       9.856 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.322      10.178         u_CORES/u_debug_core_0/resetn
 CLMA_198_192/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.178         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.026%), Route: 0.322ns(58.974%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_198_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.465       9.661                          
 clock uncertainty                                       0.000       9.661                          

 Removal time                                           -0.220       9.441                          

 Data required time                                                  9.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.441                          
 Data arrival time                                                  10.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.126
  Launch Clock Delay      :  9.632
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531       9.632         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.224       9.856 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.322      10.178         u_CORES/u_debug_core_0/resetn
 CLMA_198_192/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.178         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.026%), Route: 0.322ns(58.974%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_198_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.465       9.661                          
 clock uncertainty                                       0.000       9.661                          

 Removal time                                           -0.220       9.441                          

 Data required time                                                  9.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.441                          
 Data arrival time                                                  10.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : key_5_frq (port)
Endpoint    : u_ctrl_test/u_key_5/cnt_20ms[6]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       key_5_frq (port) 
                                   net (fanout=1)        0.074       0.074         key_5_frq        
 IOBS_LR_328_297/DIN               td                    3.057       3.131 f       key_5_frq_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.131         key_5_frq_ibuf/ntD
 IOL_327_298/RX_DATA_DD            td                    0.127       3.258 f       key_5_frq_ibuf/opit_1/OUT
                                   net (fanout=20)       3.044       6.302         nt_key_5_frq     
 CLMA_198_116/Y1                   td                    0.460       6.762 r       u_ctrl_test/u_key_5/N8_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.412       7.174         u_ctrl_test/u_key_5/_N1538
 CLMA_194_109/C0                                                           r       u_ctrl_test/u_key_5/cnt_20ms[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.174         Logic Levels: 3  
                                                                                   Logic: 3.644ns(50.795%), Route: 3.530ns(49.205%)
====================================================================================================

====================================================================================================

Startpoint  : key_5_frq (port)
Endpoint    : u_ctrl_test/u_key_5/cnt_20ms[19]/opit_0_inv_AQ_perm/Cin
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       key_5_frq (port) 
                                   net (fanout=1)        0.074       0.074         key_5_frq        
 IOBS_LR_328_297/DIN               td                    3.057       3.131 f       key_5_frq_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.131         key_5_frq_ibuf/ntD
 IOL_327_298/RX_DATA_DD            td                    0.127       3.258 f       key_5_frq_ibuf/opit_1/OUT
                                   net (fanout=20)       3.329       6.587         nt_key_5_frq     
 CLMA_198_124/COUT                 td                    0.507       7.094 r       u_ctrl_test/u_key_5/cnt_20ms[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.094         u_ctrl_test/u_key_5/_N86
                                   td                    0.058       7.152 r       u_ctrl_test/u_key_5/cnt_20ms[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.152         u_ctrl_test/u_key_5/_N88
                                                                           r       u_ctrl_test/u_key_5/cnt_20ms[19]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.152         Logic Levels: 3  
                                                                                   Logic: 3.749ns(52.419%), Route: 3.403ns(47.581%)
====================================================================================================

====================================================================================================

Startpoint  : key_5_frq (port)
Endpoint    : u_ctrl_test/u_key_5/cnt_20ms[18]/opit_0_inv_A2Q21/Cin
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       key_5_frq (port) 
                                   net (fanout=1)        0.074       0.074         key_5_frq        
 IOBS_LR_328_297/DIN               td                    3.057       3.131 f       key_5_frq_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.131         key_5_frq_ibuf/ntD
 IOL_327_298/RX_DATA_DD            td                    0.127       3.258 f       key_5_frq_ibuf/opit_1/OUT
                                   net (fanout=20)       3.329       6.587         nt_key_5_frq     
 CLMA_198_124/COUT                 td                    0.507       7.094 r       u_ctrl_test/u_key_5/cnt_20ms[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.094         u_ctrl_test/u_key_5/_N86
 CLMA_198_128/CIN                                                          r       u_ctrl_test/u_key_5/cnt_20ms[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.094         Logic Levels: 3  
                                                                                   Logic: 3.691ns(52.030%), Route: 3.403ns(47.970%)
====================================================================================================

====================================================================================================

Startpoint  : clk (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/RX_DATA_DD            td                    0.082       2.916 r       clk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.382       4.298         nt_clk           
 CLMS_226_193/M2                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   4.298         Logic Levels: 2  
                                                                                   Logic: 2.842ns(66.124%), Route: 1.456ns(33.876%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_ctrl_test/u_key_4/cnt_20ms[14]/opit_0_inv_A2Q21/I12
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 r       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.760       2.915 r       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.915         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.082       2.997 r       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       1.523       4.520         nt_key_4_wave    
 CLMS_190_133/B2                                                           r       u_ctrl_test/u_key_4/cnt_20ms[14]/opit_0_inv_A2Q21/I12

 Data arrival time                                                   4.520         Logic Levels: 2  
                                                                                   Logic: 2.842ns(62.876%), Route: 1.678ns(37.124%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_ctrl_test/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21/I02
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 r       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.760       2.915 r       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.915         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.082       2.997 r       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       1.628       4.625         nt_key_4_wave    
 CLMS_190_129/A2                                                           r       u_ctrl_test/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21/I02

 Data arrival time                                                   4.625         Logic Levels: 2  
                                                                                   Logic: 2.842ns(61.449%), Route: 1.783ns(38.551%)
====================================================================================================

{LA_test|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_190_125/CLK        u_ctrl_test/u_key_4/cnt_20ms[8]/opit_0_inv_A2Q21/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_190_125/CLK        u_ctrl_test/u_key_4/cnt_20ms[8]/opit_0_inv_A2Q21/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_190_129/CLK        u_ctrl_test/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21/CLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_186_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_186_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_186_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_178_68/CLKA[0]      u_ctrl_test/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_178_68/CLKA[0]      u_ctrl_test/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_178_68/CLKB[0]      u_ctrl_test/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_178_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_226_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_226_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_246_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
====================================================================================================

{LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 99.102      100.000         0.898           High Pulse Width  DRM_178_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 99.102      100.000         0.898           Low Pulse Width   DRM_178_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 99.102      100.000         0.898           Low Pulse Width   DRM_178_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/mode_f[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMS_198_109/CLK                                                          r       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_198_109/Q0                   tco                   0.221       5.438 f       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.172       5.610         u_ctrl_test/key_5_en
 CLMA_202_108/Y1                   td                    0.151       5.761 f       u_ctrl_test/N82/gateop_perm/Z
                                   net (fanout=2)        0.066       5.827         u_ctrl_test/N82  
 CLMA_202_108/CE                                                           f       u_ctrl_test/mode_f[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.827         Logic Levels: 1  
                                                                                   Logic: 0.372ns(60.984%), Route: 0.238ns(39.016%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.297     502.371 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.371         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     502.409 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     503.817         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     503.817 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.918     504.735         ntclkbufg_2      
 CLMA_202_108/CLK                                                          f       u_ctrl_test/mode_f[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.485     505.220                          
 clock uncertainty                                      -0.050     505.170                          

 Setup time                                             -0.476     504.694                          

 Data required time                                                504.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.694                          
 Data arrival time                                                   5.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/mode_f[1]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMS_198_109/CLK                                                          r       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_198_109/Q0                   tco                   0.221       5.438 f       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.172       5.610         u_ctrl_test/key_5_en
 CLMA_202_108/Y1                   td                    0.151       5.761 f       u_ctrl_test/N82/gateop_perm/Z
                                   net (fanout=2)        0.066       5.827         u_ctrl_test/N82  
 CLMA_202_108/CE                                                           f       u_ctrl_test/mode_f[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.827         Logic Levels: 1  
                                                                                   Logic: 0.372ns(60.984%), Route: 0.238ns(39.016%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.297     502.371 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.371         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     502.409 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     503.817         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     503.817 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.918     504.735         ntclkbufg_2      
 CLMA_202_108/CLK                                                          f       u_ctrl_test/mode_f[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.485     505.220                          
 clock uncertainty                                      -0.050     505.170                          

 Setup time                                             -0.476     504.694                          

 Data required time                                                504.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.694                          
 Data arrival time                                                   5.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_key_4/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/mode_wave[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMA_190_124/CLK                                                          r       u_ctrl_test/u_key_4/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_190_124/Q0                   tco                   0.221       5.438 f       u_ctrl_test/u_key_4/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.249       5.687         u_ctrl_test/key_4_en
 CLMA_194_124/CE                                                           f       u_ctrl_test/mode_wave[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.687         Logic Levels: 0  
                                                                                   Logic: 0.221ns(47.021%), Route: 0.249ns(52.979%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.297     502.371 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.371         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     502.409 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     503.817         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     503.817 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.918     504.735         ntclkbufg_2      
 CLMA_194_124/CLK                                                          f       u_ctrl_test/mode_wave[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.485     505.220                          
 clock uncertainty                                      -0.050     505.170                          

 Setup time                                             -0.476     504.694                          

 Data required time                                                504.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.694                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_logic_analyzer/u_key_2/key_flag/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_193/Q0                   tco                   0.179       5.061 f       u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.064       5.125         u_logic_analyzer/u_key_2/cnt_20ms [0]
 CLMA_194_193/B4                                                           f       u_logic_analyzer/u_key_2/key_flag/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.125         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMA_194_193/CLK                                                          r       u_logic_analyzer/u_key_2/key_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       4.883                          
 clock uncertainty                                       0.000       4.883                          

 Hold time                                              -0.029       4.854                          

 Data required time                                                  4.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.854                          
 Data arrival time                                                   5.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         ntclkbufg_2      
 CLMA_198_108/CLK                                                          r       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.179       5.061 f       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.064       5.125         u_ctrl_test/u_key_5/cnt_20ms [0]
 CLMS_198_109/A0                                                           f       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.125         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMS_198_109/CLK                                                          r       u_ctrl_test/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.320       4.897                          
 clock uncertainty                                       0.000       4.897                          

 Hold time                                              -0.078       4.819                          

 Data required time                                                  4.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.819                          
 Data arrival time                                                   5.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         ntclkbufg_2      
 CLMA_198_108/CLK                                                          r       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.179       5.061 f       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.064       5.125         u_ctrl_test/u_key_5/cnt_20ms [0]
 CLMA_198_108/A0                                                           f       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.125         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMA_198_108/CLK                                                          r       u_ctrl_test/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Hold time                                              -0.078       4.804                          

 Data required time                                                  4.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.804                          
 Data arrival time                                                   5.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_112/CLK_USCM              td                    0.000       0.614 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.925       1.539         ntclkbufg_6      
 CLMA_210_192/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/CLK

 CLMA_210_192/Q1                   tco                   0.223       1.762 f       u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/Q
                                   net (fanout=1)        0.272       2.034         u_logic_analyzer/u_glitch_free/ck_sel1_r2
 CLMA_210_196/M0                                                           f       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/D

 Data arrival time                                                   2.034         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.051%), Route: 0.272ns(54.949%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT1                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.597     500.597         u_logic_analyzer/clkout_1
 USCM_84_112/CLK_USCM              td                    0.000     500.597 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.918     501.515         ntclkbufg_6      
 CLMA_210_196/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/CLK
 clock pessimism                                         0.038     501.553                          
 clock uncertainty                                      -0.150     501.403                          

 Setup time                                             -0.040     501.363                          

 Data required time                                                501.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.363                          
 Data arrival time                                                   2.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.483
  Launch Clock Delay      :  2.712
  Clock Pessimism Removal :  0.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.152       1.766         ntR479           
 CLMA_194_184/Y6CD                 td                    0.114       1.880 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.276       2.156         ntR478           
 CLMA_210_184/Y2                   td                    0.162       2.318 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.394       2.712         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.221       2.933 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.274       3.207         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.227       3.434 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.257       3.691         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.162       3.853 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.147       4.000         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.150       4.150 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.363       4.513         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.162       4.675 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.273       4.948         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.141       5.089 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.089         ntR195           
 CLMS_202_173/CECO                 td                    0.141       5.230 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.230         ntR194           
 CLMS_202_177/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.230         Logic Levels: 6  
                                                                                   Logic: 1.204ns(47.816%), Route: 1.314ns(52.184%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.072    1001.675         ntR479           
 CLMA_194_184/Y6CD                 td                    0.093    1001.768 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.240    1002.008         ntR478           
 CLMA_210_184/Y2                   td                    0.130    1002.138 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.345    1002.483         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.229    1002.712                          
 clock uncertainty                                      -0.150    1002.562                          

 Setup time                                             -0.563    1001.999                          

 Data required time                                               1001.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.999                          
 Data arrival time                                                   5.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.448
  Launch Clock Delay      :  2.712
  Clock Pessimism Removal :  0.180

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.152       1.766         ntR479           
 CLMA_194_184/Y6CD                 td                    0.114       1.880 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.276       2.156         ntR478           
 CLMA_210_184/Y2                   td                    0.162       2.318 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.394       2.712         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.221       2.933 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.274       3.207         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.227       3.434 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.257       3.691         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.162       3.853 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.147       4.000         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.150       4.150 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.363       4.513         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.162       4.675 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.273       4.948         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.141       5.089 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.089         ntR195           
 CLMS_202_173/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.089         Logic Levels: 5  
                                                                                   Logic: 1.063ns(44.720%), Route: 1.314ns(55.280%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.072    1001.675         ntR479           
 CLMA_194_184/Y6CD                 td                    0.093    1001.768 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.240    1002.008         ntR478           
 CLMA_210_184/Y2                   td                    0.130    1002.138 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.310    1002.448         u_logic_analyzer/clkout_4
 CLMS_202_173/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.180    1002.628                          
 clock uncertainty                                      -0.150    1002.478                          

 Setup time                                             -0.563    1001.915                          

 Data required time                                               1001.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.915                          
 Data arrival time                                                   5.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  2.471
  Clock Pessimism Removal :  -0.180

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.072       1.675         ntR479           
 CLMA_194_184/Y6CD                 td                    0.093       1.768 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.240       2.008         ntR478           
 CLMA_210_184/Y2                   td                    0.130       2.138 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.471         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.653 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.289       2.942         u_logic_analyzer/rd_addr [8]
 CLMS_198_161/L7OUT                td                    0.170       3.112 r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[7]_muxf7/Fother
                                   net (fanout=1)        0.000       3.112         L7OUT7           
 CLMA_198_160/L7IN                                                         r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin

 Data arrival time                                                   3.112         Logic Levels: 1  
                                                                                   Logic: 0.352ns(54.914%), Route: 0.289ns(45.086%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.152       1.766         ntR479           
 CLMA_194_184/Y6CD                 td                    0.114       1.880 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.276       2.156         ntR478           
 CLMA_210_184/Y2                   td                    0.162       2.318 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       3.165         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.180       2.985                          
 clock uncertainty                                       0.000       2.985                          

 Hold time                                               0.000       2.985                          

 Data required time                                                  2.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.985                          
 Data arrival time                                                   3.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  2.471
  Clock Pessimism Removal :  -0.180

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.072       1.675         ntR479           
 CLMA_194_184/Y6CD                 td                    0.093       1.768 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.240       2.008         ntR478           
 CLMA_210_184/Y2                   td                    0.130       2.138 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.471         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.653 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.310       2.963         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/C4                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11

 Data arrival time                                                   2.963         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.992%), Route: 0.310ns(63.008%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.152       1.766         ntR479           
 CLMA_194_184/Y6CD                 td                    0.114       1.880 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.276       2.156         ntR478           
 CLMA_210_184/Y2                   td                    0.162       2.318 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       3.165         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.180       2.985                          
 clock uncertainty                                       0.000       2.985                          

 Hold time                                              -0.166       2.819                          

 Data required time                                                  2.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.819                          
 Data arrival time                                                   2.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  2.471
  Clock Pessimism Removal :  -0.180

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.072       1.675         ntR479           
 CLMA_194_184/Y6CD                 td                    0.093       1.768 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.240       2.008         ntR478           
 CLMA_210_184/Y2                   td                    0.130       2.138 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.471         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.653 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.315       2.968         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/B4                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03

 Data arrival time                                                   2.968         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.620%), Route: 0.315ns(63.380%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.152       1.766         ntR479           
 CLMA_194_184/Y6CD                 td                    0.114       1.880 r       CLKROUTE_1/Z     
                                   net (fanout=1)        0.276       2.156         ntR478           
 CLMA_210_184/Y2                   td                    0.162       2.318 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       3.165         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.180       2.985                          
 clock uncertainty                                       0.000       2.985                          

 Hold time                                              -0.178       2.807                          

 Data required time                                                  2.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.807                          
 Data arrival time                                                   2.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_111/CLK_USCM              td                    0.000       0.614 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.925       1.539         ntclkbufg_5      
 CLMA_210_180/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/CLK

 CLMA_210_180/Q1                   tco                   0.223       1.762 f       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/Q
                                   net (fanout=1)        0.271       2.033         u_logic_analyzer/u_glitch_free/ck_sel2_r2
 CLMA_210_185/M0                                                           f       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/D

 Data arrival time                                                   2.033         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.142%), Route: 0.271ns(54.858%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT2                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.597     500.597         u_logic_analyzer/clkout_2
 USCM_84_111/CLK_USCM              td                    0.000     500.597 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.918     501.515         ntclkbufg_5      
 CLMA_210_185/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/CLK
 clock pessimism                                         0.038     501.553                          
 clock uncertainty                                      -0.150     501.403                          

 Setup time                                             -0.040     501.363                          

 Data required time                                                501.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.363                          
 Data arrival time                                                   2.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.134
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR486           
 CLMA_210_184/Y2                   td                    0.248       1.919 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.394       2.313         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.221       2.534 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.274       2.808         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.227       3.035 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.257       3.292         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.162       3.454 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.147       3.601         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.150       3.751 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.363       4.114         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.162       4.276 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.273       4.549         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.141       4.690 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.690         ntR195           
 CLMS_202_173/CECO                 td                    0.141       4.831 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       4.831         ntR194           
 CLMS_202_177/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.831         Logic Levels: 6  
                                                                                   Logic: 1.204ns(47.816%), Route: 1.314ns(52.184%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR486           
 CLMA_210_184/Y2                   td                    0.184    1001.789 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.345    1002.134         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.179    1002.313                          
 clock uncertainty                                      -0.150    1002.163                          

 Setup time                                             -0.563    1001.600                          

 Data required time                                               1001.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.600                          
 Data arrival time                                                   4.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.099
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  0.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR486           
 CLMA_210_184/Y2                   td                    0.248       1.919 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.394       2.313         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.221       2.534 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.274       2.808         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.227       3.035 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.257       3.292         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.162       3.454 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.147       3.601         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.150       3.751 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.363       4.114         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.162       4.276 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.273       4.549         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.141       4.690 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.690         ntR195           
 CLMS_202_173/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   4.690         Logic Levels: 5  
                                                                                   Logic: 1.063ns(44.720%), Route: 1.314ns(55.280%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR486           
 CLMA_210_184/Y2                   td                    0.184    1001.789 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.310    1002.099         u_logic_analyzer/clkout_4
 CLMS_202_173/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.130    1002.229                          
 clock uncertainty                                      -0.150    1002.079                          

 Setup time                                             -0.563    1001.516                          

 Data required time                                               1001.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.516                          
 Data arrival time                                                   4.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR486           
 CLMA_210_184/Y2                   td                    0.184       1.789 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.122         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.304 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.289       2.593         u_logic_analyzer/rd_addr [8]
 CLMS_198_161/L7OUT                td                    0.170       2.763 r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[7]_muxf7/Fother
                                   net (fanout=1)        0.000       2.763         L7OUT7           
 CLMA_198_160/L7IN                                                         r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin

 Data arrival time                                                   2.763         Logic Levels: 1  
                                                                                   Logic: 0.352ns(54.914%), Route: 0.289ns(45.086%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR486           
 CLMA_210_184/Y2                   td                    0.248       1.919 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       2.766         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.130       2.636                          
 clock uncertainty                                       0.000       2.636                          

 Hold time                                               0.000       2.636                          

 Data required time                                                  2.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.636                          
 Data arrival time                                                   2.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR486           
 CLMA_210_184/Y2                   td                    0.184       1.789 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.122         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.304 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.310       2.614         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/C4                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11

 Data arrival time                                                   2.614         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.992%), Route: 0.310ns(63.008%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR486           
 CLMA_210_184/Y2                   td                    0.248       1.919 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       2.766         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.130       2.636                          
 clock uncertainty                                       0.000       2.636                          

 Hold time                                              -0.166       2.470                          

 Data required time                                                  2.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.470                          
 Data arrival time                                                   2.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR486           
 CLMA_210_184/Y2                   td                    0.184       1.789 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.122         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.304 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.315       2.619         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/B4                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03

 Data arrival time                                                   2.619         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.620%), Route: 0.315ns(63.380%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR486           
 CLMA_210_184/Y2                   td                    0.248       1.919 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       2.766         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.130       2.636                          
 clock uncertainty                                       0.000       2.636                          

 Hold time                                              -0.178       2.458                          

 Data required time                                                  2.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.458                          
 Data arrival time                                                   2.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.925       1.539         ntclkbufg_7      
 CLMA_210_184/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/CLK

 CLMA_210_184/Q1                   tco                   0.223       1.762 f       u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/Q
                                   net (fanout=1)        0.410       2.172         u_logic_analyzer/u_glitch_free/ck_sel3_r2
 CLMA_210_176/M0                                                           f       u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/D

 Data arrival time                                                   2.172         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.229%), Route: 0.410ns(64.771%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT3                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.597     500.597         u_logic_analyzer/clkout_3
 USCM_84_113/CLK_USCM              td                    0.000     500.597 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.918     501.515         ntclkbufg_7      
 CLMA_210_176/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/CLK
 clock pessimism                                         0.038     501.553                          
 clock uncertainty                                      -0.150     501.403                          

 Setup time                                             -0.040     501.363                          

 Data required time                                                501.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.363                          
 Data arrival time                                                   2.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.531
  Launch Clock Delay      :  2.822
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR485           
 CLMA_210_184/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.147       2.052         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.376       2.428 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.394       2.822         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.221       3.043 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.274       3.317         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.227       3.544 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.257       3.801         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.162       3.963 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.147       4.110         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.150       4.260 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.363       4.623         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.162       4.785 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.273       5.058         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.141       5.199 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.199         ntR195           
 CLMS_202_173/CECO                 td                    0.141       5.340 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.340         ntR194           
 CLMS_202_177/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.340         Logic Levels: 6  
                                                                                   Logic: 1.204ns(47.816%), Route: 1.314ns(52.184%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR485           
 CLMA_210_184/Y1                   td                    0.177    1001.782 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.125    1001.907         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.279    1002.186 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.345    1002.531         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.291    1002.822                          
 clock uncertainty                                      -0.150    1002.672                          

 Setup time                                             -0.563    1002.109                          

 Data required time                                               1002.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.109                          
 Data arrival time                                                   5.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.496
  Launch Clock Delay      :  2.822
  Clock Pessimism Removal :  0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR485           
 CLMA_210_184/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.147       2.052         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.376       2.428 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.394       2.822         u_logic_analyzer/clkout_4
 CLMS_202_177/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_177/Q0                   tco                   0.221       3.043 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.274       3.317         u_logic_analyzer/addrq [9]
 CLMA_194_177/Y2                   td                    0.227       3.544 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.257       3.801         u_logic_analyzer/_N1226
 CLMA_194_172/Y1                   td                    0.162       3.963 r       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.147       4.110         u_logic_analyzer/_N1576
 CLMA_194_172/Y0                   td                    0.150       4.260 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.363       4.623         u_logic_analyzer/begin_read
 CLMA_198_164/Y0                   td                    0.162       4.785 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.273       5.058         u_logic_analyzer/u_sampler/N4216
 CLMS_202_169/CECO                 td                    0.141       5.199 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.199         ntR195           
 CLMS_202_173/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.199         Logic Levels: 5  
                                                                                   Logic: 1.063ns(44.720%), Route: 1.314ns(55.280%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR485           
 CLMA_210_184/Y1                   td                    0.177    1001.782 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.125    1001.907         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.279    1002.186 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.310    1002.496         u_logic_analyzer/clkout_4
 CLMS_202_173/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.242    1002.738                          
 clock uncertainty                                      -0.150    1002.588                          

 Setup time                                             -0.563    1002.025                          

 Data required time                                               1002.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.025                          
 Data arrival time                                                   5.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  2.519
  Clock Pessimism Removal :  -0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR485           
 CLMA_210_184/Y1                   td                    0.177       1.782 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.125       1.907         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.279       2.186 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.519         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.701 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.289       2.990         u_logic_analyzer/rd_addr [8]
 CLMS_198_161/L7OUT                td                    0.170       3.160 r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_mux_b_15[7]_muxf7/Fother
                                   net (fanout=1)        0.000       3.160         L7OUT7           
 CLMA_198_160/L7IN                                                         r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/Fin

 Data arrival time                                                   3.160         Logic Levels: 1  
                                                                                   Logic: 0.352ns(54.914%), Route: 0.289ns(45.086%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR485           
 CLMA_210_184/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.147       2.052         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.376       2.428 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       3.275         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.242       3.033                          
 clock uncertainty                                       0.000       3.033                          

 Hold time                                               0.000       3.033                          

 Data required time                                                  3.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.033                          
 Data arrival time                                                   3.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  2.519
  Clock Pessimism Removal :  -0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR485           
 CLMA_210_184/Y1                   td                    0.177       1.782 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.125       1.907         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.279       2.186 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.519         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.701 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.310       3.011         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/C4                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S11

 Data arrival time                                                   3.011         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.992%), Route: 0.310ns(63.008%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR485           
 CLMA_210_184/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.147       2.052         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.376       2.428 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       3.275         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.242       3.033                          
 clock uncertainty                                       0.000       3.033                          

 Hold time                                              -0.166       2.867                          

 Data required time                                                  2.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.867                          
 Data arrival time                                                   3.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  2.519
  Clock Pessimism Removal :  -0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR485           
 CLMA_210_184/Y1                   td                    0.177       1.782 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.125       1.907         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.279       2.186 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.333       2.519         u_logic_analyzer/clkout_4
 CLMA_194_169/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_194_169/Q3                   tco                   0.182       2.701 r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=67)       0.315       3.016         u_logic_analyzer/rd_addr [8]
 CLMA_198_160/B4                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/S03

 Data arrival time                                                   3.016         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.620%), Route: 0.315ns(63.380%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR485           
 CLMA_210_184/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.147       2.052         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_210_184/Y2                   td                    0.376       2.428 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=309)      0.847       3.275         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_doreg[7]/opit_0_inv_MUX32TO1Q/CLK
 clock pessimism                                        -0.242       3.033                          
 clock uncertainty                                       0.000       3.033                          

 Hold time                                              -0.178       2.855                          

 Data required time                                                  2.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.855                          
 Data arrival time                                                   3.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/Cin
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000       0.000 r       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.614         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       1.539         ntclkbufg_3      
 CLMA_182_40/CLK                                                           r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_182_40/Q1                    tco                   0.224       1.763 r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.287       2.050         u_ctrl_test/u_rom_addr [0]
                                   td                    0.250       2.300 f       u_ctrl_test/rom_addr[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       2.300         u_ctrl_test/_N58 
 CLMS_174_41/COUT                  td                    0.044       2.344 r       u_ctrl_test/rom_addr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.344         u_ctrl_test/_N60 
                                   td                    0.044       2.388 r       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.388         u_ctrl_test/_N62 
 CLMS_174_45/COUT                  td                    0.044       2.432 r       u_ctrl_test/rom_addr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.432         u_ctrl_test/_N64 
                                   td                    0.044       2.476 r       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.476         u_ctrl_test/_N66 
 CLMS_174_49/COUT                  td                    0.044       2.520 f       u_ctrl_test/rom_addr[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.520         u_ctrl_test/_N68 
 CLMS_174_53/CIN                                                           f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   2.520         Logic Levels: 3  
                                                                                   Logic: 0.694ns(70.744%), Route: 0.287ns(29.256%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMS_174_53/CLK                                                           f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.027     501.542                          
 clock uncertainty                                      -0.150     501.392                          

 Setup time                                             -0.105     501.287                          

 Data required time                                                501.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.287                          
 Data arrival time                                                   2.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ctrl_test/rom_addr[10]/opit_0_inv_A2Q21/Cin
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000       0.000 r       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.614         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       1.539         ntclkbufg_3      
 CLMA_182_40/CLK                                                           r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_182_40/Q1                    tco                   0.224       1.763 r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.287       2.050         u_ctrl_test/u_rom_addr [0]
                                   td                    0.250       2.300 f       u_ctrl_test/rom_addr[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       2.300         u_ctrl_test/_N58 
 CLMS_174_41/COUT                  td                    0.044       2.344 r       u_ctrl_test/rom_addr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.344         u_ctrl_test/_N60 
                                   td                    0.044       2.388 r       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.388         u_ctrl_test/_N62 
 CLMS_174_45/COUT                  td                    0.044       2.432 r       u_ctrl_test/rom_addr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.432         u_ctrl_test/_N64 
                                   td                    0.044       2.476 r       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.476         u_ctrl_test/_N66 
                                                                           r       u_ctrl_test/rom_addr[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   2.476         Logic Levels: 2  
                                                                                   Logic: 0.650ns(69.370%), Route: 0.287ns(30.630%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMS_174_49/CLK                                                           f       u_ctrl_test/rom_addr[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.027     501.542                          
 clock uncertainty                                      -0.150     501.392                          

 Setup time                                             -0.097     501.295                          

 Data required time                                                501.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.295                          
 Data arrival time                                                   2.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.819                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Cin
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000       0.000 r       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.614         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000       0.614 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       1.539         ntclkbufg_3      
 CLMA_182_40/CLK                                                           r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_182_40/Q1                    tco                   0.224       1.763 r       u_ctrl_test/u_rom_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.287       2.050         u_ctrl_test/u_rom_addr [0]
                                   td                    0.250       2.300 f       u_ctrl_test/rom_addr[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       2.300         u_ctrl_test/_N58 
 CLMS_174_41/COUT                  td                    0.044       2.344 r       u_ctrl_test/rom_addr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.344         u_ctrl_test/_N60 
                                   td                    0.044       2.388 r       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.388         u_ctrl_test/_N62 
 CLMS_174_45/COUT                  td                    0.044       2.432 f       u_ctrl_test/rom_addr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.432         u_ctrl_test/_N64 
 CLMS_174_49/CIN                                                           f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   2.432         Logic Levels: 2  
                                                                                   Logic: 0.606ns(67.861%), Route: 0.287ns(32.139%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMS_174_49/CLK                                                           f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.027     501.542                          
 clock uncertainty                                      -0.150     501.392                          

 Setup time                                             -0.105     501.287                          

 Data required time                                                501.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.287                          
 Data arrival time                                                   2.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.855                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/I1
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.558
  Launch Clock Delay      :  1.515
  Clock Pessimism Removal :  -0.043

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMS_174_53/CLK                                                           f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/CLK

 CLMS_174_53/Q0                    tco                   0.179     501.694 f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.059     501.753         u_ctrl_test/rom_addr [11]
 CLMS_174_53/A1                                                            f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                 501.753         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMS_174_53/CLK                                                           f       u_ctrl_test/rom_addr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.043     501.515                          
 clock uncertainty                                       0.000     501.515                          

 Hold time                                              -0.083     501.432                          

 Data required time                                                501.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.432                          
 Data arrival time                                                 501.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/I01
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.558
  Launch Clock Delay      :  1.515
  Clock Pessimism Removal :  -0.043

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMS_174_45/CLK                                                           f       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/CLK

 CLMS_174_45/Q0                    tco                   0.179     501.694 f       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.063     501.757         u_ctrl_test/rom_addr [3]
 CLMS_174_45/A1                                                            f       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 501.757         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMS_174_45/CLK                                                           f       u_ctrl_test/rom_addr[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.043     501.515                          
 clock uncertainty                                       0.000     501.515                          

 Hold time                                              -0.083     501.432                          

 Data required time                                                501.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.432                          
 Data arrival time                                                 501.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/I01
Path Group  : ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.558
  Launch Clock Delay      :  1.515
  Clock Pessimism Removal :  -0.043

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMS_174_49/CLK                                                           f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/CLK

 CLMS_174_49/Q0                    tco                   0.179     501.694 f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.066     501.760         u_ctrl_test/rom_addr [7]
 CLMS_174_49/A1                                                            f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 501.760         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.061%), Route: 0.066ns(26.939%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_ctrl_test/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_ctrl_test/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMS_174_49/CLK                                                           f       u_ctrl_test/rom_addr[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.043     501.515                          
 clock uncertainty                                       0.000     501.515                          

 Hold time                                              -0.083     501.432                          

 Data required time                                                501.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.432                          
 Data arrival time                                                 501.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.276
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_246_176/Q0                   tco                   0.221       3.427 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.684       4.111         u_CORES/u_jtag_hub/data_ctrl
 CLMA_230_216/D4                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.111         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.420%), Route: 0.684ns(75.580%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918      28.276         ntclkbufg_1      
 CLMA_230_216/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.209                          
 clock uncertainty                                      -0.050      28.159                          

 Setup time                                             -0.057      28.102                          

 Data required time                                                 28.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.102                          
 Data arrival time                                                   4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.276
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMA_230_221/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK

 CLMA_230_221/Q0                   tco                   0.221       3.427 f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.662       4.089         u_CORES/u_jtag_hub/shift_data [0]
 CLMA_230_169/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.089         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.028%), Route: 0.662ns(74.972%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918      28.276         ntclkbufg_1      
 CLMA_230_169/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.056      28.220                          
 clock uncertainty                                      -0.050      28.170                          

 Setup time                                             -0.058      28.112                          

 Data required time                                                 28.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.112                          
 Data arrival time                                                   4.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.276
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_246_176/Q0                   tco                   0.221       3.427 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.407       3.834         u_CORES/u_jtag_hub/data_ctrl
 CLMA_226_180/A2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.834         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.191%), Route: 0.407ns(64.809%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918      28.276         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.209                          
 clock uncertainty                                      -0.050      28.159                          

 Setup time                                             -0.286      27.873                          

 Data required time                                                 27.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.873                          
 Data arrival time                                                   3.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895       2.966         ntclkbufg_1      
 CLMA_218_148/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_148/Q0                   tco                   0.179       3.145 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13]
 CLMA_218_148/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMA_218_148/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.967                          
 clock uncertainty                                       0.000       2.967                          

 Hold time                                              -0.029       2.938                          

 Data required time                                                  2.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.938                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895       2.966         ntclkbufg_1      
 CLMA_242_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_156/Q1                   tco                   0.180       3.146 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.205         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53]
 CLMA_242_156/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMA_242_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.967                          
 clock uncertainty                                       0.000       2.967                          

 Hold time                                              -0.028       2.939                          

 Data required time                                                  2.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.939                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895       2.966         ntclkbufg_1      
 CLMA_230_165/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_165/Q1                   tco                   0.180       3.146 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.205         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62]
 CLMA_230_165/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMA_230_165/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.967                          
 clock uncertainty                                       0.000       2.967                          

 Hold time                                              -0.028       2.939                          

 Data required time                                                  2.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.939                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.221      28.289 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.267      28.556         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_226_205/Y1                   td                    0.244      28.800 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.172      28.972         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_226_201/Y2                   td                    0.227      29.199 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.265      29.464         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_226_205/Y0                   td                    0.150      29.614 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.273      29.887         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_226_201/Y3                   td                    0.151      30.038 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.171      30.209         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_222_200/CECO                 td                    0.132      30.341 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.341         ntR192           
 CLMA_222_204/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.341         Logic Levels: 5  
                                                                                   Logic: 1.125ns(49.494%), Route: 1.148ns(50.506%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895      52.966         ntclkbufg_1      
 CLMA_222_204/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.576      52.340                          

 Data required time                                                 52.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.340                          
 Data arrival time                                                  30.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.221      28.289 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.267      28.556         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_226_205/Y1                   td                    0.244      28.800 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.172      28.972         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_226_201/Y2                   td                    0.227      29.199 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.265      29.464         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_226_205/Y0                   td                    0.150      29.614 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.273      29.887         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_226_201/Y3                   td                    0.151      30.038 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.171      30.209         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_222_200/CECO                 td                    0.132      30.341 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.341         ntR192           
 CLMA_222_204/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.341         Logic Levels: 5  
                                                                                   Logic: 1.125ns(49.494%), Route: 1.148ns(50.506%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895      52.966         ntclkbufg_1      
 CLMA_222_204/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.576      52.340                          

 Data required time                                                 52.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.340                          
 Data arrival time                                                  30.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.221      28.289 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.267      28.556         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_226_205/Y1                   td                    0.244      28.800 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.172      28.972         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_226_201/Y2                   td                    0.227      29.199 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.265      29.464         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_226_205/Y0                   td                    0.150      29.614 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.273      29.887         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_226_201/Y3                   td                    0.151      30.038 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.171      30.209         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_222_200/CECO                 td                    0.132      30.341 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.341         ntR192           
 CLMA_222_204/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.341         Logic Levels: 5  
                                                                                   Logic: 1.125ns(49.494%), Route: 1.148ns(50.506%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895      52.966         ntclkbufg_1      
 CLMA_222_204/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.576      52.340                          

 Data required time                                                 52.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.340                          
 Data arrival time                                                  30.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      26.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.182      28.057 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.148      28.205         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_230_196/C0                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.205         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.152%), Route: 0.148ns(44.848%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMA_230_196/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.078       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                  28.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      26.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_230_201/Q0                   tco                   0.182      28.057 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.214      28.271         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_226_205/D0                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.271         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.960%), Route: 0.214ns(54.040%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMS_226_205/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.068       3.188                          

 Data required time                                                  3.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.188                          
 Data arrival time                                                  28.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.083                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      26.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_4      
 CLMS_226_197/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_226_197/Q0                   tco                   0.182      28.057 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.208      28.265         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_230_200/A0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.265         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.667%), Route: 0.208ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.206         ntclkbufg_1      
 CLMA_230_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.077       3.179                          

 Data required time                                                  3.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.179                          
 Data arrival time                                                  28.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.620  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.950      78.495         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_180/Q0                   tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.496      79.212         u_CORES/conf_sel [0]
 CLMA_230_201/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.212         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.823%), Route: 0.496ns(69.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     126.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.620  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.950      78.495         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_180/Q0                   tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.496      79.212         u_CORES/conf_sel [0]
 CLMA_230_201/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.212         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.823%), Route: 0.496ns(69.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     126.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.620  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.950      78.495         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_180/Q0                   tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.496      79.212         u_CORES/conf_sel [0]
 CLMA_230_201/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.212         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.823%), Route: 0.496ns(69.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     126.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918     128.276         ntclkbufg_1      
 CLMA_230_216/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_216/Q3                   tco                   0.201     128.477 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.157     128.634         u_CORES/id_o [1] 
 CLMA_230_201/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.634         Logic Levels: 0  
                                                                                   Logic: 0.201ns(56.145%), Route: 0.157ns(43.855%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918     128.276         ntclkbufg_1      
 CLMA_226_180/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_180/Q0                   tco                   0.179     128.455 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.238     128.693         u_CORES/conf_sel [0]
 CLMA_230_185/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.693         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.926%), Route: 0.238ns(57.074%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_4      
 CLMA_230_185/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                               0.040     128.158                          

 Data required time                                                128.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.158                          
 Data arrival time                                                 128.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918     128.276         ntclkbufg_1      
 CLMA_230_209/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_209/Q0                   tco                   0.200     128.476 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.217     128.693         u_CORES/id_o [2] 
 CLMA_230_201/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.693         Logic Levels: 0  
                                                                                   Logic: 0.200ns(47.962%), Route: 0.217ns(52.038%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_4      
 CLMA_230_201/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_246_208/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK

 CLMA_246_208/Q1                   tco                   0.224       7.157 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.188       7.345         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9]
 CLMS_246_201/Y0                   td                    0.378       7.723 f       u_CORES/u_debug_core_0/u_Storage_Condition/N288_6/gateop_perm/Z
                                   net (fanout=1)        0.255       7.978         u_CORES/u_debug_core_0/u_Storage_Condition/_N3725
 CLMS_246_205/Y1                   td                    0.162       8.140 r       u_CORES/u_debug_core_0/u_Storage_Condition/N288_10/gateop_perm/Z
                                   net (fanout=1)        0.163       8.303         u_CORES/u_debug_core_0/u_Storage_Condition/_N3729
 CLMS_246_201/Y3                   td                    0.360       8.663 f       u_CORES/u_debug_core_0/u_Storage_Condition/N288_13/gateop_perm/Z
                                   net (fanout=1)        0.357       9.020         u_CORES/u_debug_core_0/u_Storage_Condition/N288
 CLMA_250_208/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.020         Logic Levels: 3  
                                                                                   Logic: 1.124ns(53.857%), Route: 0.963ns(46.143%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_250_208/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Setup time                                             -0.079     206.685                          

 Data required time                                                206.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.685                          
 Data arrival time                                                   9.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_242_176/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_176/Q1                   tco                   0.223       7.156 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.427       7.583         u_CORES/u_debug_core_0/trigger
 CLMS_242_209/Y0                   td                    0.226       7.809 f       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.270       8.079         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_246_200/CECO                 td                    0.132       8.211 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.211         ntR190           
 CLMA_246_204/CECO                 td                    0.132       8.343 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.343         ntR189           
 CLMA_246_208/CECO                 td                    0.132       8.475 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.475         ntR188           
 CLMA_246_212/CECI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.475         Logic Levels: 4  
                                                                                   Logic: 0.845ns(54.799%), Route: 0.697ns(45.201%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_246_212/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Setup time                                             -0.576     206.188                          

 Data required time                                                206.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.188                          
 Data arrival time                                                   8.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_242_176/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_176/Q1                   tco                   0.223       7.156 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.427       7.583         u_CORES/u_debug_core_0/trigger
 CLMS_242_209/Y0                   td                    0.226       7.809 f       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.270       8.079         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_246_200/CECO                 td                    0.132       8.211 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.211         ntR190           
 CLMA_246_204/CECO                 td                    0.132       8.343 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.343         ntR189           
 CLMA_246_208/CECO                 td                    0.132       8.475 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.475         ntR188           
 CLMA_246_212/CECI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   8.475         Logic Levels: 4  
                                                                                   Logic: 0.845ns(54.799%), Route: 0.697ns(45.201%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_246_212/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Setup time                                             -0.576     206.188                          

 Data required time                                                206.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.188                          
 Data arrival time                                                   8.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.045
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.005       6.654         ntclkbufg_0      
 CLMA_230_300/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_300/Q0                   tco                   0.179       6.833 f       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.891         u_CORES/u_debug_core_0/data_pipe[0] [21]
 CLMA_230_301/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.891         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.037       7.045         ntclkbufg_0      
 CLMA_230_301/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.376       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Hold time                                              -0.029       6.640                          

 Data required time                                                  6.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.640                          
 Data arrival time                                                   6.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.045
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.005       6.654         ntclkbufg_0      
 CLMA_174_324/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_324/Q0                   tco                   0.179       6.833 f       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.891         u_CORES/u_debug_core_0/data_pipe[1] [0]
 CLMS_174_325/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.891         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.037       7.045         ntclkbufg_0      
 CLMS_174_325/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.376       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Hold time                                              -0.029       6.640                          

 Data required time                                                  6.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.640                          
 Data arrival time                                                   6.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.933
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  -0.374

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895       6.544         ntclkbufg_0      
 CLMA_226_148/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_148/Q0                   tco                   0.179       6.723 f       u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.781         u_CORES/u_debug_core_0/data_pipe[1] [49]
 CLMS_226_149/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMS_226_149/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.374       6.559                          
 clock uncertainty                                       0.000       6.559                          

 Hold time                                              -0.029       6.530                          

 Data required time                                                  6.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.530                          
 Data arrival time                                                   6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.224       7.157 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.748       7.905         u_CORES/u_debug_core_0/resetn
 CLMA_218_148/RSCO                 td                    0.113       8.018 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.018         ntR61            
 CLMA_218_152/RSCO                 td                    0.113       8.131 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.131         ntR60            
 CLMA_218_156/RSCO                 td                    0.113       8.244 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.244         ntR59            
 CLMA_218_160/RSCO                 td                    0.113       8.357 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.357         ntR58            
 CLMA_218_164/RSCO                 td                    0.113       8.470 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.470         ntR57            
 CLMA_218_168/RSCO                 td                    0.113       8.583 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.583         ntR56            
 CLMA_218_172/RSCO                 td                    0.113       8.696 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.696         ntR55            
 CLMA_218_176/RSCO                 td                    0.113       8.809 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.809         ntR54            
 CLMA_218_180/RSCO                 td                    0.113       8.922 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.922         ntR53            
 CLMA_218_184/RSCO                 td                    0.113       9.035 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.035         ntR52            
 CLMA_218_192/RSCO                 td                    0.113       9.148 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.148         ntR51            
 CLMA_218_196/RSCO                 td                    0.113       9.261 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.261         ntR50            
 CLMA_218_200/RSCO                 td                    0.113       9.374 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.374         ntR49            
 CLMA_218_204/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/RS

 Data arrival time                                                   9.374         Logic Levels: 13 
                                                                                   Logic: 1.693ns(69.357%), Route: 0.748ns(30.643%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_218_204/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Recovery time                                           0.000     206.764                          

 Data required time                                                206.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.764                          
 Data arrival time                                                   9.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.224       7.157 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.748       7.905         u_CORES/u_debug_core_0/resetn
 CLMA_218_148/RSCO                 td                    0.113       8.018 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.018         ntR61            
 CLMA_218_152/RSCO                 td                    0.113       8.131 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.131         ntR60            
 CLMA_218_156/RSCO                 td                    0.113       8.244 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.244         ntR59            
 CLMA_218_160/RSCO                 td                    0.113       8.357 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.357         ntR58            
 CLMA_218_164/RSCO                 td                    0.113       8.470 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.470         ntR57            
 CLMA_218_168/RSCO                 td                    0.113       8.583 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.583         ntR56            
 CLMA_218_172/RSCO                 td                    0.113       8.696 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.696         ntR55            
 CLMA_218_176/RSCO                 td                    0.113       8.809 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.809         ntR54            
 CLMA_218_180/RSCO                 td                    0.113       8.922 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.922         ntR53            
 CLMA_218_184/RSCO                 td                    0.113       9.035 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.035         ntR52            
 CLMA_218_192/RSCO                 td                    0.113       9.148 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.148         ntR51            
 CLMA_218_196/RSCO                 td                    0.113       9.261 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.261         ntR50            
 CLMA_218_200/RSCO                 td                    0.113       9.374 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.374         ntR49            
 CLMA_218_204/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/RS

 Data arrival time                                                   9.374         Logic Levels: 13 
                                                                                   Logic: 1.693ns(69.357%), Route: 0.748ns(30.643%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_218_204/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Recovery time                                           0.000     206.764                          

 Data required time                                                206.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.764                          
 Data arrival time                                                   9.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.224       7.157 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.748       7.905         u_CORES/u_debug_core_0/resetn
 CLMA_218_148/RSCO                 td                    0.113       8.018 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.018         ntR61            
 CLMA_218_152/RSCO                 td                    0.113       8.131 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.131         ntR60            
 CLMA_218_156/RSCO                 td                    0.113       8.244 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.244         ntR59            
 CLMA_218_160/RSCO                 td                    0.113       8.357 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.357         ntR58            
 CLMA_218_164/RSCO                 td                    0.113       8.470 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.470         ntR57            
 CLMA_218_168/RSCO                 td                    0.113       8.583 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.583         ntR56            
 CLMA_218_172/RSCO                 td                    0.113       8.696 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.696         ntR55            
 CLMA_218_176/RSCO                 td                    0.113       8.809 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.809         ntR54            
 CLMA_218_180/RSCO                 td                    0.113       8.922 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.922         ntR53            
 CLMA_218_184/RSCO                 td                    0.113       9.035 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.035         ntR52            
 CLMA_218_192/RSCO                 td                    0.113       9.148 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.148         ntR51            
 CLMA_218_196/RSCO                 td                    0.113       9.261 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.261         ntR50            
 CLMA_218_200/RSCO                 td                    0.113       9.374 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.374         ntR49            
 CLMA_218_204/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/RS

 Data arrival time                                                   9.374         Logic Levels: 13 
                                                                                   Logic: 1.693ns(69.357%), Route: 0.748ns(30.643%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_218_204/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Recovery time                                           0.000     206.764                          

 Data required time                                                206.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.764                          
 Data arrival time                                                   9.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.933
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  -0.374

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895       6.544         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.184       6.728 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.205       6.933         u_CORES/u_debug_core_0/resetn
 CLMA_198_192/RS                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/RS

 Data arrival time                                                   6.933         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.301%), Route: 0.205ns(52.699%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_198_192/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/CLK
 clock pessimism                                        -0.374       6.559                          
 clock uncertainty                                       0.000       6.559                          

 Removal time                                           -0.187       6.372                          

 Data required time                                                  6.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.372                          
 Data arrival time                                                   6.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.933
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  -0.374

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895       6.544         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.184       6.728 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.205       6.933         u_CORES/u_debug_core_0/resetn
 CLMA_198_192/RS                                                           r       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.933         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.301%), Route: 0.205ns(52.699%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_198_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.374       6.559                          
 clock uncertainty                                       0.000       6.559                          

 Removal time                                           -0.187       6.372                          

 Data required time                                                  6.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.372                          
 Data arrival time                                                   6.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.933
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  -0.374

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895       6.544         ntclkbufg_0      
 CLMA_198_196/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_198_196/Q1                   tco                   0.184       6.728 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=302)      0.205       6.933         u_CORES/u_debug_core_0/resetn
 CLMA_198_192/RS                                                           r       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.933         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.301%), Route: 0.205ns(52.699%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR487           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_198_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.374       6.559                          
 clock uncertainty                                       0.000       6.559                          

 Removal time                                           -0.187       6.372                          

 Data required time                                                  6.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.372                          
 Data arrival time                                                   6.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : key_5_frq (port)
Endpoint    : u_ctrl_test/u_key_5/cnt_20ms[19]/opit_0_inv_AQ_perm/Cin
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       key_5_frq (port) 
                                   net (fanout=1)        0.074       0.074         key_5_frq        
 IOBS_LR_328_297/DIN               td                    2.644       2.718 f       key_5_frq_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.718         key_5_frq_ibuf/ntD
 IOL_327_298/RX_DATA_DD            td                    0.097       2.815 f       key_5_frq_ibuf/opit_1/OUT
                                   net (fanout=20)       2.096       4.911         nt_key_5_frq     
                                   td                    0.365       5.276 f       u_ctrl_test/u_key_5/N8_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.276         u_ctrl_test/u_key_5/_N76
 CLMA_198_116/COUT                 td                    0.044       5.320 r       u_ctrl_test/u_key_5/cnt_20ms[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.320         u_ctrl_test/u_key_5/_N78
                                   td                    0.044       5.364 r       u_ctrl_test/u_key_5/cnt_20ms[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.364         u_ctrl_test/u_key_5/_N80
 CLMA_198_120/COUT                 td                    0.044       5.408 r       u_ctrl_test/u_key_5/cnt_20ms[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.408         u_ctrl_test/u_key_5/_N82
                                   td                    0.044       5.452 r       u_ctrl_test/u_key_5/cnt_20ms[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.452         u_ctrl_test/u_key_5/_N84
 CLMA_198_124/COUT                 td                    0.044       5.496 r       u_ctrl_test/u_key_5/cnt_20ms[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.496         u_ctrl_test/u_key_5/_N86
                                   td                    0.044       5.540 r       u_ctrl_test/u_key_5/cnt_20ms[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.540         u_ctrl_test/u_key_5/_N88
                                                                           r       u_ctrl_test/u_key_5/cnt_20ms[19]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   5.540         Logic Levels: 5  
                                                                                   Logic: 3.370ns(60.830%), Route: 2.170ns(39.170%)
====================================================================================================

====================================================================================================

Startpoint  : key_5_frq (port)
Endpoint    : u_ctrl_test/u_key_5/cnt_20ms[6]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       key_5_frq (port) 
                                   net (fanout=1)        0.074       0.074         key_5_frq        
 IOBS_LR_328_297/DIN               td                    2.644       2.718 f       key_5_frq_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.718         key_5_frq_ibuf/ntD
 IOL_327_298/RX_DATA_DD            td                    0.097       2.815 f       key_5_frq_ibuf/opit_1/OUT
                                   net (fanout=20)       2.096       4.911         nt_key_5_frq     
 CLMA_198_116/Y1                   td                    0.359       5.270 f       u_ctrl_test/u_key_5/N8_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.266       5.536         u_ctrl_test/u_key_5/_N1538
 CLMA_194_109/C0                                                           f       u_ctrl_test/u_key_5/cnt_20ms[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.536         Logic Levels: 3  
                                                                                   Logic: 3.100ns(55.997%), Route: 2.436ns(44.003%)
====================================================================================================

====================================================================================================

Startpoint  : key_5_frq (port)
Endpoint    : u_ctrl_test/u_key_5/cnt_20ms[18]/opit_0_inv_A2Q21/Cin
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 f       key_5_frq (port) 
                                   net (fanout=1)        0.074       0.074         key_5_frq        
 IOBS_LR_328_297/DIN               td                    2.644       2.718 f       key_5_frq_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.718         key_5_frq_ibuf/ntD
 IOL_327_298/RX_DATA_DD            td                    0.097       2.815 f       key_5_frq_ibuf/opit_1/OUT
                                   net (fanout=20)       2.096       4.911         nt_key_5_frq     
                                   td                    0.365       5.276 f       u_ctrl_test/u_key_5/N8_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.276         u_ctrl_test/u_key_5/_N76
 CLMA_198_116/COUT                 td                    0.044       5.320 r       u_ctrl_test/u_key_5/cnt_20ms[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.320         u_ctrl_test/u_key_5/_N78
                                   td                    0.044       5.364 r       u_ctrl_test/u_key_5/cnt_20ms[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.364         u_ctrl_test/u_key_5/_N80
 CLMA_198_120/COUT                 td                    0.044       5.408 r       u_ctrl_test/u_key_5/cnt_20ms[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.408         u_ctrl_test/u_key_5/_N82
                                   td                    0.044       5.452 r       u_ctrl_test/u_key_5/cnt_20ms[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.452         u_ctrl_test/u_key_5/_N84
 CLMA_198_124/COUT                 td                    0.044       5.496 r       u_ctrl_test/u_key_5/cnt_20ms[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.496         u_ctrl_test/u_key_5/_N86
 CLMA_198_128/CIN                                                          r       u_ctrl_test/u_key_5/cnt_20ms[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.496         Logic Levels: 5  
                                                                                   Logic: 3.326ns(60.517%), Route: 2.170ns(39.483%)
====================================================================================================

====================================================================================================

Startpoint  : clk (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.297       2.371 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.371         clk_ibuf/ntD     
 IOL_327_210/RX_DATA_DD            td                    0.066       2.437 f       clk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.042       3.479         nt_clk           
 CLMS_226_193/M2                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   3.479         Logic Levels: 2  
                                                                                   Logic: 2.363ns(67.922%), Route: 1.116ns(32.078%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_ctrl_test/u_key_4/cnt_20ms[14]/opit_0_inv_A2Q21/I12
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 r       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.452       2.607 r       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.607         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.066       2.673 r       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       1.017       3.690         nt_key_4_wave    
 CLMS_190_133/B2                                                           r       u_ctrl_test/u_key_4/cnt_20ms[14]/opit_0_inv_A2Q21/I12

 Data arrival time                                                   3.690         Logic Levels: 2  
                                                                                   Logic: 2.518ns(68.238%), Route: 1.172ns(31.762%)
====================================================================================================

====================================================================================================

Startpoint  : key_3_tri (port)
Endpoint    : u_logic_analyzer/u_key_3/cnt_20ms[18]/opit_0_inv_A2Q21/I02
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J17                                                     0.000       0.000 r       key_3_tri (port) 
                                   net (fanout=1)        0.076       0.076         key_3_tri        
 IOBS_LR_328_296/DIN               td                    2.452       2.528 r       key_3_tri_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.528         key_3_tri_ibuf/ntD
 IOL_327_297/RX_DATA_DD            td                    0.066       2.594 r       key_3_tri_ibuf/opit_1/OUT
                                   net (fanout=20)       1.150       3.744         nt_key_3_tri     
 CLMA_210_220/A2                                                           r       u_logic_analyzer/u_key_3/cnt_20ms[18]/opit_0_inv_A2Q21/I02

 Data arrival time                                                   3.744         Logic Levels: 2  
                                                                                   Logic: 2.518ns(67.254%), Route: 1.226ns(32.746%)
====================================================================================================

{LA_test|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_190_125/CLK        u_ctrl_test/u_key_4/cnt_20ms[8]/opit_0_inv_A2Q21/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_190_125/CLK        u_ctrl_test/u_key_4/cnt_20ms[8]/opit_0_inv_A2Q21/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_190_129/CLK        u_ctrl_test/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21/CLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_186_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_186_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_186_165/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_186_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{ad_clock_125m|u_ctrl_test/u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_178_68/CLKA[0]      u_ctrl_test/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_178_68/CLKA[0]      u_ctrl_test/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           High Pulse Width  DRM_178_68/CLKB[0]      u_ctrl_test/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_178_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_226_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_226_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_246_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
====================================================================================================

{LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 99.282      100.000         0.718           High Pulse Width  DRM_178_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 99.282      100.000         0.718           Low Pulse Width   DRM_178_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 99.282      100.000         0.718           Low Pulse Width   DRM_178_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/place_route/LA_test_pnr.adf       
| Output     | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/report_timing/LA_test_rtp.adf     
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/report_timing/LA_test.rtr         
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/report_timing/rtr.db              
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 743 MB
Total CPU  time to report_timing completion : 0h:0m:6s
Process Total CPU  time to report_timing completion : 0h:0m:6s
Total real time to report_timing completion : 0h:0m:9s
