// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 214
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > conv_out_0_V_address0;
    sc_out< sc_logic > conv_out_0_V_ce0;
    sc_in< sc_lv<14> > conv_out_0_V_q0;
    sc_out< sc_lv<8> > conv_out_0_V_address1;
    sc_out< sc_logic > conv_out_0_V_ce1;
    sc_in< sc_lv<14> > conv_out_0_V_q1;
    sc_out< sc_lv<8> > conv_out_1_V_address0;
    sc_out< sc_logic > conv_out_1_V_ce0;
    sc_in< sc_lv<14> > conv_out_1_V_q0;
    sc_out< sc_lv<8> > conv_out_1_V_address1;
    sc_out< sc_logic > conv_out_1_V_ce1;
    sc_in< sc_lv<14> > conv_out_1_V_q1;
    sc_out< sc_lv<8> > conv_out_2_V_address0;
    sc_out< sc_logic > conv_out_2_V_ce0;
    sc_in< sc_lv<14> > conv_out_2_V_q0;
    sc_out< sc_lv<8> > conv_out_2_V_address1;
    sc_out< sc_logic > conv_out_2_V_ce1;
    sc_in< sc_lv<14> > conv_out_2_V_q1;
    sc_out< sc_lv<8> > conv_out_3_V_address0;
    sc_out< sc_logic > conv_out_3_V_ce0;
    sc_in< sc_lv<14> > conv_out_3_V_q0;
    sc_out< sc_lv<8> > conv_out_3_V_address1;
    sc_out< sc_logic > conv_out_3_V_ce1;
    sc_in< sc_lv<14> > conv_out_3_V_q1;
    sc_out< sc_lv<8> > conv_out_4_V_address0;
    sc_out< sc_logic > conv_out_4_V_ce0;
    sc_in< sc_lv<14> > conv_out_4_V_q0;
    sc_out< sc_lv<8> > conv_out_4_V_address1;
    sc_out< sc_logic > conv_out_4_V_ce1;
    sc_in< sc_lv<14> > conv_out_4_V_q1;
    sc_out< sc_lv<8> > conv_out_5_V_address0;
    sc_out< sc_logic > conv_out_5_V_ce0;
    sc_in< sc_lv<14> > conv_out_5_V_q0;
    sc_out< sc_lv<8> > conv_out_5_V_address1;
    sc_out< sc_logic > conv_out_5_V_ce1;
    sc_in< sc_lv<14> > conv_out_5_V_q1;
    sc_out< sc_lv<8> > conv_out_6_V_address0;
    sc_out< sc_logic > conv_out_6_V_ce0;
    sc_in< sc_lv<14> > conv_out_6_V_q0;
    sc_out< sc_lv<8> > conv_out_6_V_address1;
    sc_out< sc_logic > conv_out_6_V_ce1;
    sc_in< sc_lv<14> > conv_out_6_V_q1;
    sc_out< sc_lv<8> > conv_out_7_V_address0;
    sc_out< sc_logic > conv_out_7_V_ce0;
    sc_in< sc_lv<14> > conv_out_7_V_q0;
    sc_out< sc_lv<8> > conv_out_7_V_address1;
    sc_out< sc_logic > conv_out_7_V_ce1;
    sc_in< sc_lv<14> > conv_out_7_V_q1;
    sc_out< sc_lv<8> > conv_out_8_V_address0;
    sc_out< sc_logic > conv_out_8_V_ce0;
    sc_in< sc_lv<14> > conv_out_8_V_q0;
    sc_out< sc_lv<8> > conv_out_8_V_address1;
    sc_out< sc_logic > conv_out_8_V_ce1;
    sc_in< sc_lv<14> > conv_out_8_V_q1;
    sc_out< sc_lv<8> > conv_out_9_V_address0;
    sc_out< sc_logic > conv_out_9_V_ce0;
    sc_in< sc_lv<14> > conv_out_9_V_q0;
    sc_out< sc_lv<8> > conv_out_9_V_address1;
    sc_out< sc_logic > conv_out_9_V_ce1;
    sc_in< sc_lv<14> > conv_out_9_V_q1;
    sc_out< sc_lv<8> > conv_out_10_V_address0;
    sc_out< sc_logic > conv_out_10_V_ce0;
    sc_in< sc_lv<14> > conv_out_10_V_q0;
    sc_out< sc_lv<8> > conv_out_10_V_address1;
    sc_out< sc_logic > conv_out_10_V_ce1;
    sc_in< sc_lv<14> > conv_out_10_V_q1;
    sc_out< sc_lv<8> > conv_out_11_V_address0;
    sc_out< sc_logic > conv_out_11_V_ce0;
    sc_in< sc_lv<14> > conv_out_11_V_q0;
    sc_out< sc_lv<8> > conv_out_11_V_address1;
    sc_out< sc_logic > conv_out_11_V_ce1;
    sc_in< sc_lv<14> > conv_out_11_V_q1;
    sc_out< sc_lv<8> > conv_out_12_V_address0;
    sc_out< sc_logic > conv_out_12_V_ce0;
    sc_in< sc_lv<14> > conv_out_12_V_q0;
    sc_out< sc_lv<8> > conv_out_12_V_address1;
    sc_out< sc_logic > conv_out_12_V_ce1;
    sc_in< sc_lv<14> > conv_out_12_V_q1;
    sc_out< sc_lv<8> > conv_out_13_V_address0;
    sc_out< sc_logic > conv_out_13_V_ce0;
    sc_in< sc_lv<14> > conv_out_13_V_q0;
    sc_out< sc_lv<8> > conv_out_13_V_address1;
    sc_out< sc_logic > conv_out_13_V_ce1;
    sc_in< sc_lv<14> > conv_out_13_V_q1;
    sc_out< sc_lv<8> > conv_out_14_V_address0;
    sc_out< sc_logic > conv_out_14_V_ce0;
    sc_in< sc_lv<14> > conv_out_14_V_q0;
    sc_out< sc_lv<8> > conv_out_14_V_address1;
    sc_out< sc_logic > conv_out_14_V_ce1;
    sc_in< sc_lv<14> > conv_out_14_V_q1;
    sc_out< sc_lv<8> > conv_out_15_V_address0;
    sc_out< sc_logic > conv_out_15_V_ce0;
    sc_in< sc_lv<14> > conv_out_15_V_q0;
    sc_out< sc_lv<8> > conv_out_15_V_address1;
    sc_out< sc_logic > conv_out_15_V_ce1;
    sc_in< sc_lv<14> > conv_out_15_V_q1;
    sc_out< sc_lv<8> > conv_out_16_V_address0;
    sc_out< sc_logic > conv_out_16_V_ce0;
    sc_in< sc_lv<14> > conv_out_16_V_q0;
    sc_out< sc_lv<8> > conv_out_16_V_address1;
    sc_out< sc_logic > conv_out_16_V_ce1;
    sc_in< sc_lv<14> > conv_out_16_V_q1;
    sc_out< sc_lv<8> > conv_out_17_V_address0;
    sc_out< sc_logic > conv_out_17_V_ce0;
    sc_in< sc_lv<14> > conv_out_17_V_q0;
    sc_out< sc_lv<8> > conv_out_17_V_address1;
    sc_out< sc_logic > conv_out_17_V_ce1;
    sc_in< sc_lv<14> > conv_out_17_V_q1;
    sc_out< sc_lv<8> > conv_out_18_V_address0;
    sc_out< sc_logic > conv_out_18_V_ce0;
    sc_in< sc_lv<14> > conv_out_18_V_q0;
    sc_out< sc_lv<8> > conv_out_18_V_address1;
    sc_out< sc_logic > conv_out_18_V_ce1;
    sc_in< sc_lv<14> > conv_out_18_V_q1;
    sc_out< sc_lv<8> > conv_out_19_V_address0;
    sc_out< sc_logic > conv_out_19_V_ce0;
    sc_in< sc_lv<14> > conv_out_19_V_q0;
    sc_out< sc_lv<8> > conv_out_19_V_address1;
    sc_out< sc_logic > conv_out_19_V_ce1;
    sc_in< sc_lv<14> > conv_out_19_V_q1;
    sc_out< sc_lv<8> > conv_out_20_V_address0;
    sc_out< sc_logic > conv_out_20_V_ce0;
    sc_in< sc_lv<14> > conv_out_20_V_q0;
    sc_out< sc_lv<8> > conv_out_20_V_address1;
    sc_out< sc_logic > conv_out_20_V_ce1;
    sc_in< sc_lv<14> > conv_out_20_V_q1;
    sc_out< sc_lv<8> > conv_out_21_V_address0;
    sc_out< sc_logic > conv_out_21_V_ce0;
    sc_in< sc_lv<14> > conv_out_21_V_q0;
    sc_out< sc_lv<8> > conv_out_21_V_address1;
    sc_out< sc_logic > conv_out_21_V_ce1;
    sc_in< sc_lv<14> > conv_out_21_V_q1;
    sc_out< sc_lv<8> > conv_out_22_V_address0;
    sc_out< sc_logic > conv_out_22_V_ce0;
    sc_in< sc_lv<14> > conv_out_22_V_q0;
    sc_out< sc_lv<8> > conv_out_22_V_address1;
    sc_out< sc_logic > conv_out_22_V_ce1;
    sc_in< sc_lv<14> > conv_out_22_V_q1;
    sc_out< sc_lv<8> > conv_out_23_V_address0;
    sc_out< sc_logic > conv_out_23_V_ce0;
    sc_in< sc_lv<14> > conv_out_23_V_q0;
    sc_out< sc_lv<8> > conv_out_23_V_address1;
    sc_out< sc_logic > conv_out_23_V_ce1;
    sc_in< sc_lv<14> > conv_out_23_V_q1;
    sc_out< sc_lv<8> > conv_out_24_V_address0;
    sc_out< sc_logic > conv_out_24_V_ce0;
    sc_in< sc_lv<14> > conv_out_24_V_q0;
    sc_out< sc_lv<8> > conv_out_24_V_address1;
    sc_out< sc_logic > conv_out_24_V_ce1;
    sc_in< sc_lv<14> > conv_out_24_V_q1;
    sc_out< sc_lv<8> > conv_out_25_V_address0;
    sc_out< sc_logic > conv_out_25_V_ce0;
    sc_in< sc_lv<14> > conv_out_25_V_q0;
    sc_out< sc_lv<8> > conv_out_25_V_address1;
    sc_out< sc_logic > conv_out_25_V_ce1;
    sc_in< sc_lv<14> > conv_out_25_V_q1;
    sc_out< sc_lv<7> > max_pool_out_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_V_d0;
    sc_out< sc_lv<7> > max_pool_out_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_V_d0;
    sc_out< sc_lv<7> > max_pool_out_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_V_d0;
    sc_out< sc_lv<7> > max_pool_out_3_V_address0;
    sc_out< sc_logic > max_pool_out_3_V_ce0;
    sc_out< sc_logic > max_pool_out_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_3_V_d0;
    sc_out< sc_lv<7> > max_pool_out_4_V_address0;
    sc_out< sc_logic > max_pool_out_4_V_ce0;
    sc_out< sc_logic > max_pool_out_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_4_V_d0;
    sc_out< sc_lv<7> > max_pool_out_5_V_address0;
    sc_out< sc_logic > max_pool_out_5_V_ce0;
    sc_out< sc_logic > max_pool_out_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_5_V_d0;
    sc_out< sc_lv<7> > max_pool_out_6_V_address0;
    sc_out< sc_logic > max_pool_out_6_V_ce0;
    sc_out< sc_logic > max_pool_out_6_V_we0;
    sc_out< sc_lv<14> > max_pool_out_6_V_d0;
    sc_out< sc_lv<7> > max_pool_out_7_V_address0;
    sc_out< sc_logic > max_pool_out_7_V_ce0;
    sc_out< sc_logic > max_pool_out_7_V_we0;
    sc_out< sc_lv<14> > max_pool_out_7_V_d0;
    sc_out< sc_lv<7> > max_pool_out_8_V_address0;
    sc_out< sc_logic > max_pool_out_8_V_ce0;
    sc_out< sc_logic > max_pool_out_8_V_we0;
    sc_out< sc_lv<14> > max_pool_out_8_V_d0;
    sc_out< sc_lv<7> > max_pool_out_9_V_address0;
    sc_out< sc_logic > max_pool_out_9_V_ce0;
    sc_out< sc_logic > max_pool_out_9_V_we0;
    sc_out< sc_lv<14> > max_pool_out_9_V_d0;
    sc_out< sc_lv<7> > max_pool_out_10_V_address0;
    sc_out< sc_logic > max_pool_out_10_V_ce0;
    sc_out< sc_logic > max_pool_out_10_V_we0;
    sc_out< sc_lv<14> > max_pool_out_10_V_d0;
    sc_out< sc_lv<7> > max_pool_out_11_V_address0;
    sc_out< sc_logic > max_pool_out_11_V_ce0;
    sc_out< sc_logic > max_pool_out_11_V_we0;
    sc_out< sc_lv<14> > max_pool_out_11_V_d0;
    sc_out< sc_lv<7> > max_pool_out_12_V_address0;
    sc_out< sc_logic > max_pool_out_12_V_ce0;
    sc_out< sc_logic > max_pool_out_12_V_we0;
    sc_out< sc_lv<14> > max_pool_out_12_V_d0;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten88_reg_987;
    sc_signal< sc_lv<3> > f_0_reg_998;
    sc_signal< sc_lv<8> > indvar_flatten_reg_1009;
    sc_signal< sc_lv<4> > r_0_reg_1020;
    sc_signal< sc_lv<4> > c_0_reg_1031;
    sc_signal< sc_lv<1> > icmp_ln10_fu_1219_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1624;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1624_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln10_fu_1225_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > select_ln29_101_fu_1251_p3;
    sc_signal< sc_lv<3> > select_ln29_101_reg_1633;
    sc_signal< sc_lv<3> > select_ln29_101_reg_1633_pp0_iter1_reg;
    sc_signal< sc_lv<4> > select_ln13_fu_1309_p3;
    sc_signal< sc_lv<4> > select_ln13_reg_1639;
    sc_signal< sc_lv<4> > select_ln13_reg_1639_pp0_iter1_reg;
    sc_signal< sc_lv<4> > select_ln13_1_fu_1325_p3;
    sc_signal< sc_lv<4> > select_ln13_1_reg_1643;
    sc_signal< sc_lv<4> > select_ln13_1_reg_1643_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln1494_2_fu_1377_p1;
    sc_signal< sc_lv<64> > zext_ln1494_2_reg_1650;
    sc_signal< sc_lv<9> > add_ln1494_1_fu_1438_p2;
    sc_signal< sc_lv<9> > add_ln1494_1_reg_1732;
    sc_signal< sc_lv<4> > c_fu_1444_p2;
    sc_signal< sc_lv<8> > select_ln13_4_fu_1456_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_1002_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_1024_p4;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter0_phi_ln1494_reg_1042;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter1_phi_ln1494_reg_1042;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter2_phi_ln1494_reg_1042;
    sc_signal< sc_lv<14> > ap_phi_mux_phi_ln1494_1_phi_fu_1076_p26;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter2_phi_ln1494_1_reg_1073;
    sc_signal< sc_lv<14> > ap_phi_mux_phi_ln1494_2_phi_fu_1120_p26;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter2_phi_ln1494_2_reg_1117;
    sc_signal< sc_lv<14> > ap_phi_mux_phi_ln1494_3_phi_fu_1164_p26;
    sc_signal< sc_lv<14> > ap_phi_reg_pp0_iter2_phi_ln1494_3_reg_1161;
    sc_signal< sc_lv<64> > zext_ln1494_5_fu_1464_p1;
    sc_signal< sc_lv<64> > zext_ln203_2_fu_1530_p1;
    sc_signal< sc_lv<14> > select_ln29_3_fu_1603_p3;
    sc_signal< sc_lv<5> > shl_ln_fu_1205_p3;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1237_p2;
    sc_signal< sc_lv<3> > f_fu_1231_p2;
    sc_signal< sc_lv<5> > or_ln26_fu_1213_p2;
    sc_signal< sc_lv<1> > icmp_ln16_fu_1285_p2;
    sc_signal< sc_lv<1> > xor_ln29_fu_1279_p2;
    sc_signal< sc_lv<4> > select_ln29_100_fu_1243_p3;
    sc_signal< sc_lv<1> > and_ln29_fu_1291_p2;
    sc_signal< sc_lv<1> > or_ln13_fu_1303_p2;
    sc_signal< sc_lv<4> > r_fu_1297_p2;
    sc_signal< sc_lv<5> > shl_ln26_mid1_fu_1317_p3;
    sc_signal< sc_lv<5> > select_ln29_102_fu_1263_p3;
    sc_signal< sc_lv<5> > select_ln13_2_fu_1333_p3;
    sc_signal< sc_lv<8> > tmp_2_fu_1341_p3;
    sc_signal< sc_lv<6> > tmp_3_fu_1353_p3;
    sc_signal< sc_lv<9> > zext_ln1494_fu_1349_p1;
    sc_signal< sc_lv<9> > zext_ln1494_1_fu_1361_p1;
    sc_signal< sc_lv<9> > sub_ln1494_fu_1365_p2;
    sc_signal< sc_lv<9> > zext_ln29_fu_1259_p1;
    sc_signal< sc_lv<9> > add_ln1494_fu_1371_p2;
    sc_signal< sc_lv<5> > or_ln26_1_fu_1394_p2;
    sc_signal< sc_lv<5> > select_ln29_103_fu_1271_p3;
    sc_signal< sc_lv<5> > select_ln13_3_fu_1400_p3;
    sc_signal< sc_lv<8> > tmp_5_fu_1408_p3;
    sc_signal< sc_lv<6> > tmp_6_fu_1420_p3;
    sc_signal< sc_lv<9> > zext_ln1494_3_fu_1416_p1;
    sc_signal< sc_lv<9> > zext_ln1494_4_fu_1428_p1;
    sc_signal< sc_lv<9> > sub_ln1494_1_fu_1432_p2;
    sc_signal< sc_lv<8> > add_ln13_fu_1450_p2;
    sc_signal< sc_lv<7> > tmp_fu_1496_p3;
    sc_signal< sc_lv<5> > tmp_1_fu_1507_p3;
    sc_signal< sc_lv<8> > zext_ln203_fu_1503_p1;
    sc_signal< sc_lv<8> > zext_ln203_1_fu_1514_p1;
    sc_signal< sc_lv<8> > sub_ln203_fu_1518_p2;
    sc_signal< sc_lv<8> > zext_ln29_27_fu_1493_p1;
    sc_signal< sc_lv<8> > add_ln203_fu_1524_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1551_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_fu_1547_p1;
    sc_signal< sc_lv<13> > select_ln29_fu_1557_p3;
    sc_signal< sc_lv<14> > zext_ln29_26_fu_1565_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_100_fu_1569_p2;
    sc_signal< sc_lv<14> > select_ln29_1_fu_1575_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_101_fu_1583_p2;
    sc_signal< sc_lv<14> > select_ln29_2_fu_1589_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_102_fu_1597_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_696;
    sc_signal< bool > ap_condition_598;
    sc_signal< bool > ap_condition_523;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_3F6;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_A9;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_1225_p2();
    void thread_add_ln13_fu_1450_p2();
    void thread_add_ln1494_1_fu_1438_p2();
    void thread_add_ln1494_fu_1371_p2();
    void thread_add_ln203_fu_1524_p2();
    void thread_and_ln29_fu_1291_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_523();
    void thread_ap_condition_598();
    void thread_ap_condition_696();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_1002_p4();
    void thread_ap_phi_mux_phi_ln1494_1_phi_fu_1076_p26();
    void thread_ap_phi_mux_phi_ln1494_2_phi_fu_1120_p26();
    void thread_ap_phi_mux_phi_ln1494_3_phi_fu_1164_p26();
    void thread_ap_phi_mux_r_0_phi_fu_1024_p4();
    void thread_ap_phi_reg_pp0_iter0_phi_ln1494_reg_1042();
    void thread_ap_phi_reg_pp0_iter2_phi_ln1494_1_reg_1073();
    void thread_ap_phi_reg_pp0_iter2_phi_ln1494_2_reg_1117();
    void thread_ap_phi_reg_pp0_iter2_phi_ln1494_3_reg_1161();
    void thread_ap_ready();
    void thread_c_fu_1444_p2();
    void thread_conv_out_0_V_address0();
    void thread_conv_out_0_V_address1();
    void thread_conv_out_0_V_ce0();
    void thread_conv_out_0_V_ce1();
    void thread_conv_out_10_V_address0();
    void thread_conv_out_10_V_address1();
    void thread_conv_out_10_V_ce0();
    void thread_conv_out_10_V_ce1();
    void thread_conv_out_11_V_address0();
    void thread_conv_out_11_V_address1();
    void thread_conv_out_11_V_ce0();
    void thread_conv_out_11_V_ce1();
    void thread_conv_out_12_V_address0();
    void thread_conv_out_12_V_address1();
    void thread_conv_out_12_V_ce0();
    void thread_conv_out_12_V_ce1();
    void thread_conv_out_13_V_address0();
    void thread_conv_out_13_V_address1();
    void thread_conv_out_13_V_ce0();
    void thread_conv_out_13_V_ce1();
    void thread_conv_out_14_V_address0();
    void thread_conv_out_14_V_address1();
    void thread_conv_out_14_V_ce0();
    void thread_conv_out_14_V_ce1();
    void thread_conv_out_15_V_address0();
    void thread_conv_out_15_V_address1();
    void thread_conv_out_15_V_ce0();
    void thread_conv_out_15_V_ce1();
    void thread_conv_out_16_V_address0();
    void thread_conv_out_16_V_address1();
    void thread_conv_out_16_V_ce0();
    void thread_conv_out_16_V_ce1();
    void thread_conv_out_17_V_address0();
    void thread_conv_out_17_V_address1();
    void thread_conv_out_17_V_ce0();
    void thread_conv_out_17_V_ce1();
    void thread_conv_out_18_V_address0();
    void thread_conv_out_18_V_address1();
    void thread_conv_out_18_V_ce0();
    void thread_conv_out_18_V_ce1();
    void thread_conv_out_19_V_address0();
    void thread_conv_out_19_V_address1();
    void thread_conv_out_19_V_ce0();
    void thread_conv_out_19_V_ce1();
    void thread_conv_out_1_V_address0();
    void thread_conv_out_1_V_address1();
    void thread_conv_out_1_V_ce0();
    void thread_conv_out_1_V_ce1();
    void thread_conv_out_20_V_address0();
    void thread_conv_out_20_V_address1();
    void thread_conv_out_20_V_ce0();
    void thread_conv_out_20_V_ce1();
    void thread_conv_out_21_V_address0();
    void thread_conv_out_21_V_address1();
    void thread_conv_out_21_V_ce0();
    void thread_conv_out_21_V_ce1();
    void thread_conv_out_22_V_address0();
    void thread_conv_out_22_V_address1();
    void thread_conv_out_22_V_ce0();
    void thread_conv_out_22_V_ce1();
    void thread_conv_out_23_V_address0();
    void thread_conv_out_23_V_address1();
    void thread_conv_out_23_V_ce0();
    void thread_conv_out_23_V_ce1();
    void thread_conv_out_24_V_address0();
    void thread_conv_out_24_V_address1();
    void thread_conv_out_24_V_ce0();
    void thread_conv_out_24_V_ce1();
    void thread_conv_out_25_V_address0();
    void thread_conv_out_25_V_address1();
    void thread_conv_out_25_V_ce0();
    void thread_conv_out_25_V_ce1();
    void thread_conv_out_2_V_address0();
    void thread_conv_out_2_V_address1();
    void thread_conv_out_2_V_ce0();
    void thread_conv_out_2_V_ce1();
    void thread_conv_out_3_V_address0();
    void thread_conv_out_3_V_address1();
    void thread_conv_out_3_V_ce0();
    void thread_conv_out_3_V_ce1();
    void thread_conv_out_4_V_address0();
    void thread_conv_out_4_V_address1();
    void thread_conv_out_4_V_ce0();
    void thread_conv_out_4_V_ce1();
    void thread_conv_out_5_V_address0();
    void thread_conv_out_5_V_address1();
    void thread_conv_out_5_V_ce0();
    void thread_conv_out_5_V_ce1();
    void thread_conv_out_6_V_address0();
    void thread_conv_out_6_V_address1();
    void thread_conv_out_6_V_ce0();
    void thread_conv_out_6_V_ce1();
    void thread_conv_out_7_V_address0();
    void thread_conv_out_7_V_address1();
    void thread_conv_out_7_V_ce0();
    void thread_conv_out_7_V_ce1();
    void thread_conv_out_8_V_address0();
    void thread_conv_out_8_V_address1();
    void thread_conv_out_8_V_ce0();
    void thread_conv_out_8_V_ce1();
    void thread_conv_out_9_V_address0();
    void thread_conv_out_9_V_address1();
    void thread_conv_out_9_V_ce0();
    void thread_conv_out_9_V_ce1();
    void thread_f_fu_1231_p2();
    void thread_icmp_ln10_fu_1219_p2();
    void thread_icmp_ln13_fu_1237_p2();
    void thread_icmp_ln1494_100_fu_1569_p2();
    void thread_icmp_ln1494_101_fu_1583_p2();
    void thread_icmp_ln1494_102_fu_1597_p2();
    void thread_icmp_ln1494_fu_1551_p2();
    void thread_icmp_ln16_fu_1285_p2();
    void thread_max_pool_out_0_V_address0();
    void thread_max_pool_out_0_V_ce0();
    void thread_max_pool_out_0_V_d0();
    void thread_max_pool_out_0_V_we0();
    void thread_max_pool_out_10_V_address0();
    void thread_max_pool_out_10_V_ce0();
    void thread_max_pool_out_10_V_d0();
    void thread_max_pool_out_10_V_we0();
    void thread_max_pool_out_11_V_address0();
    void thread_max_pool_out_11_V_ce0();
    void thread_max_pool_out_11_V_d0();
    void thread_max_pool_out_11_V_we0();
    void thread_max_pool_out_12_V_address0();
    void thread_max_pool_out_12_V_ce0();
    void thread_max_pool_out_12_V_d0();
    void thread_max_pool_out_12_V_we0();
    void thread_max_pool_out_1_V_address0();
    void thread_max_pool_out_1_V_ce0();
    void thread_max_pool_out_1_V_d0();
    void thread_max_pool_out_1_V_we0();
    void thread_max_pool_out_2_V_address0();
    void thread_max_pool_out_2_V_ce0();
    void thread_max_pool_out_2_V_d0();
    void thread_max_pool_out_2_V_we0();
    void thread_max_pool_out_3_V_address0();
    void thread_max_pool_out_3_V_ce0();
    void thread_max_pool_out_3_V_d0();
    void thread_max_pool_out_3_V_we0();
    void thread_max_pool_out_4_V_address0();
    void thread_max_pool_out_4_V_ce0();
    void thread_max_pool_out_4_V_d0();
    void thread_max_pool_out_4_V_we0();
    void thread_max_pool_out_5_V_address0();
    void thread_max_pool_out_5_V_ce0();
    void thread_max_pool_out_5_V_d0();
    void thread_max_pool_out_5_V_we0();
    void thread_max_pool_out_6_V_address0();
    void thread_max_pool_out_6_V_ce0();
    void thread_max_pool_out_6_V_d0();
    void thread_max_pool_out_6_V_we0();
    void thread_max_pool_out_7_V_address0();
    void thread_max_pool_out_7_V_ce0();
    void thread_max_pool_out_7_V_d0();
    void thread_max_pool_out_7_V_we0();
    void thread_max_pool_out_8_V_address0();
    void thread_max_pool_out_8_V_ce0();
    void thread_max_pool_out_8_V_d0();
    void thread_max_pool_out_8_V_we0();
    void thread_max_pool_out_9_V_address0();
    void thread_max_pool_out_9_V_ce0();
    void thread_max_pool_out_9_V_d0();
    void thread_max_pool_out_9_V_we0();
    void thread_or_ln13_fu_1303_p2();
    void thread_or_ln26_1_fu_1394_p2();
    void thread_or_ln26_fu_1213_p2();
    void thread_r_fu_1297_p2();
    void thread_select_ln13_1_fu_1325_p3();
    void thread_select_ln13_2_fu_1333_p3();
    void thread_select_ln13_3_fu_1400_p3();
    void thread_select_ln13_4_fu_1456_p3();
    void thread_select_ln13_fu_1309_p3();
    void thread_select_ln29_100_fu_1243_p3();
    void thread_select_ln29_101_fu_1251_p3();
    void thread_select_ln29_102_fu_1263_p3();
    void thread_select_ln29_103_fu_1271_p3();
    void thread_select_ln29_1_fu_1575_p3();
    void thread_select_ln29_2_fu_1589_p3();
    void thread_select_ln29_3_fu_1603_p3();
    void thread_select_ln29_fu_1557_p3();
    void thread_shl_ln26_mid1_fu_1317_p3();
    void thread_shl_ln_fu_1205_p3();
    void thread_sub_ln1494_1_fu_1432_p2();
    void thread_sub_ln1494_fu_1365_p2();
    void thread_sub_ln203_fu_1518_p2();
    void thread_tmp_1_fu_1507_p3();
    void thread_tmp_2_fu_1341_p3();
    void thread_tmp_3_fu_1353_p3();
    void thread_tmp_5_fu_1408_p3();
    void thread_tmp_6_fu_1420_p3();
    void thread_tmp_fu_1496_p3();
    void thread_trunc_ln1494_fu_1547_p1();
    void thread_xor_ln29_fu_1279_p2();
    void thread_zext_ln1494_1_fu_1361_p1();
    void thread_zext_ln1494_2_fu_1377_p1();
    void thread_zext_ln1494_3_fu_1416_p1();
    void thread_zext_ln1494_4_fu_1428_p1();
    void thread_zext_ln1494_5_fu_1464_p1();
    void thread_zext_ln1494_fu_1349_p1();
    void thread_zext_ln203_1_fu_1514_p1();
    void thread_zext_ln203_2_fu_1530_p1();
    void thread_zext_ln203_fu_1503_p1();
    void thread_zext_ln29_26_fu_1565_p1();
    void thread_zext_ln29_27_fu_1493_p1();
    void thread_zext_ln29_fu_1259_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
