lbl_801C3EC4:
/* 801C3EC4 00000000  94 21 FF 40 */	stwu r1, -0xc0(r1)
/* 801C3EC8 00000004  7C 08 02 A6 */	mflr r0
/* 801C3ECC 00000008  90 01 00 C4 */	stw r0, 0xc4(r1)
/* 801C3ED0 0000000C  DB E1 00 B0 */	stfd f31, 0xb0(r1)
/* 801C3ED4 00000010  F3 E1 00 B8 */	psq_st f31, 184(r1), 0, 0 /* qr0 */
/* 801C3ED8 00000014  DB C1 00 A0 */	stfd f30, 0xa0(r1)
/* 801C3EDC 00000018  F3 C1 00 A8 */	psq_st f30, 168(r1), 0, 0 /* qr0 */
/* 801C3EE0 0000001C  DB A1 00 90 */	stfd f29, 0x90(r1)
/* 801C3EE4 00000020  F3 A1 00 98 */	psq_st f29, 152(r1), 0, 0 /* qr0 */
/* 801C3EE8 00000024  DB 81 00 80 */	stfd f28, 0x80(r1)
/* 801C3EEC 00000028  F3 81 00 88 */	psq_st f28, 136(r1), 0, 0 /* qr0 */
/* 801C3EF0 0000002C  39 61 00 80 */	addi r11, r1, 0x80
/* 801C3EF4 00000030  48 19 E2 E9 */	bl _savegpr_29
/* 801C3EF8 00000034  7C 7D 1B 78 */	mr r29, r3
/* 801C3EFC 00000038  FF C0 10 90 */	fmr f30, f2
/* 801C3F00 0000003C  FF E0 18 90 */	fmr f31, f3
/* 801C3F04 00000040  C0 02 A6 DC */	lfs f0, d_d_menu_map_common__LIT_3882(r2)
/* 801C3F08 00000044  EC 40 F8 2A */	fadds f2, f0, f31
/* 801C3F0C 00000048  D0 43 0C 88 */	stfs f2, 0xc88(r3)
/* 801C3F10 0000004C  54 84 10 3A */	slwi r4, r4, 2
/* 801C3F14 00000050  3C 60 80 43 */	lis r3, g_fmapHIO@ha
/* 801C3F18 00000054  38 03 FC 60 */	addi r0, r3, g_fmapHIO@l
/* 801C3F1C 00000058  7C 60 22 14 */	add r3, r0, r4
/* 801C3F20 0000005C  C0 63 04 0C */	lfs f3, 0x40c(r3)
/* 801C3F24 00000060  C0 43 04 04 */	lfs f2, 0x404(r3)
/* 801C3F28 00000064  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F2C 00000068  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3F30 0000006C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F34 00000070  D0 41 00 4C */	stfs f2, 0x4c(r1)
/* 801C3F38 00000074  C0 63 03 5C */	lfs f3, 0x35c(r3)
/* 801C3F3C 00000078  C0 43 03 54 */	lfs f2, 0x354(r3)
/* 801C3F40 0000007C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F44 00000080  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3F48 00000084  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F4C 00000088  D0 41 00 58 */	stfs f2, 0x58(r1)
/* 801C3F50 0000008C  C0 63 04 1C */	lfs f3, 0x41c(r3)
/* 801C3F54 00000090  C0 43 04 14 */	lfs f2, 0x414(r3)
/* 801C3F58 00000094  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F5C 00000098  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3F60 0000009C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F64 000000A0  D0 41 00 5C */	stfs f2, 0x5c(r1)
/* 801C3F68 000000A4  C0 63 04 2C */	lfs f3, 0x42c(r3)
/* 801C3F6C 000000A8  C0 43 04 24 */	lfs f2, 0x424(r3)
/* 801C3F70 000000AC  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F74 000000B0  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3F78 000000B4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F7C 000000B8  D0 41 00 60 */	stfs f2, 0x60(r1)
/* 801C3F80 000000BC  C0 63 03 3C */	lfs f3, 0x33c(r3)
/* 801C3F84 000000C0  C0 43 03 34 */	lfs f2, 0x334(r3)
/* 801C3F88 000000C4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F8C 000000C8  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3F90 000000CC  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3F94 000000D0  D0 41 00 18 */	stfs f2, 0x18(r1)
/* 801C3F98 000000D4  C0 63 03 4C */	lfs f3, 0x34c(r3)
/* 801C3F9C 000000D8  C0 43 03 44 */	lfs f2, 0x344(r3)
/* 801C3FA0 000000DC  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3FA4 000000E0  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3FA8 000000E4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3FAC 000000E8  D0 41 00 14 */	stfs f2, 0x14(r1)
/* 801C3FB0 000000EC  C0 63 03 6C */	lfs f3, 0x36c(r3)
/* 801C3FB4 000000F0  C0 43 03 64 */	lfs f2, 0x364(r3)
/* 801C3FB8 000000F4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3FBC 000000F8  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3FC0 000000FC  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3FC4 00000100  D0 41 00 40 */	stfs f2, 0x40(r1)
/* 801C3FC8 00000104  C0 63 03 7C */	lfs f3, 0x37c(r3)
/* 801C3FCC 00000108  C0 43 03 74 */	lfs f2, 0x374(r3)
/* 801C3FD0 0000010C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3FD4 00000110  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3FD8 00000114  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3FDC 00000118  D0 41 00 54 */	stfs f2, 0x54(r1)
/* 801C3FE0 0000011C  C0 63 03 8C */	lfs f3, 0x38c(r3)
/* 801C3FE4 00000120  C0 43 03 84 */	lfs f2, 0x384(r3)
/* 801C3FE8 00000124  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3FEC 00000128  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C3FF0 0000012C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C3FF4 00000130  D0 41 00 2C */	stfs f2, 0x2c(r1)
/* 801C3FF8 00000134  C0 63 03 9C */	lfs f3, 0x39c(r3)
/* 801C3FFC 00000138  C0 43 03 94 */	lfs f2, 0x394(r3)
/* 801C4000 0000013C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C4004 00000140  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C4008 00000144  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C400C 00000148  D0 41 00 30 */	stfs f2, 0x30(r1)
/* 801C4010 0000014C  C0 63 03 AC */	lfs f3, 0x3ac(r3)
/* 801C4014 00000150  C0 43 03 A4 */	lfs f2, 0x3a4(r3)
/* 801C4018 00000154  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C401C 00000158  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C4020 0000015C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C4024 00000160  D0 41 00 34 */	stfs f2, 0x34(r1)
/* 801C4028 00000164  C0 63 03 BC */	lfs f3, 0x3bc(r3)
/* 801C402C 00000168  C0 43 03 B4 */	lfs f2, 0x3b4(r3)
/* 801C4030 0000016C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C4034 00000170  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C4038 00000174  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C403C 00000178  D0 41 00 38 */	stfs f2, 0x38(r1)
/* 801C4040 0000017C  C0 63 03 CC */	lfs f3, 0x3cc(r3)
/* 801C4044 00000180  C0 43 03 C4 */	lfs f2, 0x3c4(r3)
/* 801C4048 00000184  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C404C 00000188  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C4050 0000018C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C4054 00000190  D0 41 00 44 */	stfs f2, 0x44(r1)
/* 801C4058 00000194  C0 63 03 DC */	lfs f3, 0x3dc(r3)
/* 801C405C 00000198  C0 43 03 D4 */	lfs f2, 0x3d4(r3)
/* 801C4060 0000019C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C4064 000001A0  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C4068 000001A4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C406C 000001A8  D0 41 00 48 */	stfs f2, 0x48(r1)
/* 801C4070 000001AC  C0 63 03 EC */	lfs f3, 0x3ec(r3)
/* 801C4074 000001B0  C0 43 03 E4 */	lfs f2, 0x3e4(r3)
/* 801C4078 000001B4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C407C 000001B8  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C4080 000001BC  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C4084 000001C0  D0 41 00 28 */	stfs f2, 0x28(r1)
/* 801C4088 000001C4  C0 63 04 3C */	lfs f3, 0x43c(r3)
/* 801C408C 000001C8  C0 43 04 34 */	lfs f2, 0x434(r3)
/* 801C4090 000001CC  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C4094 000001D0  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C4098 000001D4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C409C 000001D8  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 801C40A0 000001DC  C0 63 04 4C */	lfs f3, 0x44c(r3)
/* 801C40A4 000001E0  C0 43 04 44 */	lfs f2, 0x444(r3)
/* 801C40A8 000001E4  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C40AC 000001E8  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C40B0 000001EC  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C40B4 000001F0  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 801C40B8 000001F4  C0 63 04 5C */	lfs f3, 0x45c(r3)
/* 801C40BC 000001F8  C0 43 04 54 */	lfs f2, 0x454(r3)
/* 801C40C0 000001FC  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C40C4 00000200  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C40C8 00000204  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C40CC 00000208  D0 41 00 20 */	stfs f2, 0x20(r1)
/* 801C40D0 0000020C  C0 63 04 6C */	lfs f3, 0x46c(r3)
/* 801C40D4 00000210  C0 43 04 64 */	lfs f2, 0x464(r3)
/* 801C40D8 00000214  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C40DC 00000218  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C40E0 0000021C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C40E4 00000220  D0 41 00 24 */	stfs f2, 0x24(r1)
/* 801C40E8 00000224  C0 63 03 FC */	lfs f3, 0x3fc(r3)
/* 801C40EC 00000228  C0 43 03 F4 */	lfs f2, 0x3f4(r3)
/* 801C40F0 0000022C  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C40F4 00000230  EC 41 00 B2 */	fmuls f2, f1, f2
/* 801C40F8 00000234  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C40FC 00000238  D0 41 00 3C */	stfs f2, 0x3c(r1)
/* 801C4100 0000023C  C0 63 03 2C */	lfs f3, 0x32c(r3)
/* 801C4104 00000240  C0 43 03 24 */	lfs f2, 0x324(r3)
/* 801C4108 00000244  EC 43 10 28 */	fsubs f2, f3, f2
/* 801C410C 00000248  EC 21 00 B2 */	fmuls f1, f1, f2
/* 801C4110 0000024C  EC 23 08 28 */	fsubs f1, f3, f1
/* 801C4114 00000250  D0 21 00 50 */	stfs f1, 0x50(r1)
/* 801C4118 00000254  D0 01 00 08 */	stfs f0, 8(r1)
/* 801C411C 00000258  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 801C4120 0000025C  3B C0 00 00 */	li r30, 0
/* 801C4124 00000260  3B E0 00 00 */	li r31, 0
/* 801C4128 00000264  C0 22 A6 F0 */	lfs f1, d_d_menu_map_common__LIT_4072(r2)
/* 801C412C 00000268  C0 02 A6 F4 */	lfs f0, d_d_menu_map_common__LIT_4073(r2)
/* 801C4130 0000026C  EC 00 07 F2 */	fmuls f0, f0, f31
/* 801C4134 00000270  EF A1 00 2A */	fadds f29, f1, f0
lbl_801C4138:
/* 801C4138 00000000  38 1F 00 04 */	addi r0, r31, 4
/* 801C413C 00000004  7C 7D 00 2E */	lwzx r3, r29, r0
/* 801C4140 00000008  28 03 00 00 */	cmplwi r3, 0
/* 801C4144 0000000C  41 82 00 78 */	beq lbl_801C41BC
/* 801C4148 00000010  2C 1E 00 0D */	cmpwi r30, 0xd
/* 801C414C 00000014  40 82 00 2C */	bne lbl_801C4178
/* 801C4150 00000018  38 81 00 08 */	addi r4, r1, 8
/* 801C4154 0000001C  7C 24 FC 2E */	lfsx f1, r4, r31
/* 801C4158 00000020  EC 1D 00 72 */	fmuls f0, f29, f1
/* 801C415C 00000024  D0 03 00 CC */	stfs f0, 0xcc(r3)
/* 801C4160 00000028  D0 23 00 D0 */	stfs f1, 0xd0(r3)
/* 801C4164 0000002C  81 83 00 00 */	lwz r12, 0(r3)
/* 801C4168 00000030  81 8C 00 2C */	lwz r12, 0x2c(r12)
/* 801C416C 00000034  7D 89 03 A6 */	mtctr r12
/* 801C4170 00000038  4E 80 04 21 */	bctrl 
/* 801C4174 0000003C  48 00 00 48 */	b lbl_801C41BC
lbl_801C4178:
/* 801C4178 00000000  38 81 00 08 */	addi r4, r1, 8
/* 801C417C 00000004  7F 84 FC 2E */	lfsx f28, r4, r31
/* 801C4180 00000008  D3 83 00 CC */	stfs f28, 0xcc(r3)
/* 801C4184 0000000C  D3 83 00 D0 */	stfs f28, 0xd0(r3)
/* 801C4188 00000010  81 83 00 00 */	lwz r12, 0(r3)
/* 801C418C 00000014  81 8C 00 2C */	lwz r12, 0x2c(r12)
/* 801C4190 00000018  7D 89 03 A6 */	mtctr r12
/* 801C4194 0000001C  4E 80 04 21 */	bctrl 
/* 801C4198 00000020  2C 1E 00 05 */	cmpwi r30, 5
/* 801C419C 00000024  40 82 00 20 */	bne lbl_801C41BC
/* 801C41A0 00000028  80 7D 00 60 */	lwz r3, 0x60(r29)
/* 801C41A4 0000002C  D3 83 00 CC */	stfs f28, 0xcc(r3)
/* 801C41A8 00000030  D3 83 00 D0 */	stfs f28, 0xd0(r3)
/* 801C41AC 00000034  81 83 00 00 */	lwz r12, 0(r3)
/* 801C41B0 00000038  81 8C 00 2C */	lwz r12, 0x2c(r12)
/* 801C41B4 0000003C  7D 89 03 A6 */	mtctr r12
/* 801C41B8 00000040  4E 80 04 21 */	bctrl 
lbl_801C41BC:
/* 801C41BC 00000000  3B DE 00 01 */	addi r30, r30, 1
/* 801C41C0 00000004  2C 1E 00 17 */	cmpwi r30, 0x17
/* 801C41C4 00000008  3B FF 00 04 */	addi r31, r31, 4
/* 801C41C8 0000000C  41 80 FF 70 */	blt lbl_801C4138
/* 801C41CC 00000010  7F A3 EB 78 */	mr r3, r29
/* 801C41D0 00000014  38 80 00 11 */	li r4, 0x11
/* 801C41D4 00000018  FC 20 F0 90 */	fmr f1, f30
/* 801C41D8 0000001C  FC 40 F8 90 */	fmr f2, f31
/* 801C41DC 00000020  48 00 02 B9 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C41E0 00000024  7F A3 EB 78 */	mr r3, r29
/* 801C41E4 00000028  38 80 00 14 */	li r4, 0x14
/* 801C41E8 0000002C  FC 20 F0 90 */	fmr f1, f30
/* 801C41EC 00000030  FC 40 F8 90 */	fmr f2, f31
/* 801C41F0 00000034  48 00 02 A5 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C41F4 00000038  7F A3 EB 78 */	mr r3, r29
/* 801C41F8 0000003C  38 80 00 15 */	li r4, 0x15
/* 801C41FC 00000040  FC 20 F0 90 */	fmr f1, f30
/* 801C4200 00000044  FC 40 F8 90 */	fmr f2, f31
/* 801C4204 00000048  48 00 02 91 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4208 0000004C  7F A3 EB 78 */	mr r3, r29
/* 801C420C 00000050  38 80 00 16 */	li r4, 0x16
/* 801C4210 00000054  FC 20 F0 90 */	fmr f1, f30
/* 801C4214 00000058  FC 40 F8 90 */	fmr f2, f31
/* 801C4218 0000005C  48 00 02 7D */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C421C 00000060  7F A3 EB 78 */	mr r3, r29
/* 801C4220 00000064  38 80 00 04 */	li r4, 4
/* 801C4224 00000068  FC 20 F0 90 */	fmr f1, f30
/* 801C4228 0000006C  FC 40 F8 90 */	fmr f2, f31
/* 801C422C 00000070  48 00 02 69 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4230 00000074  7F A3 EB 78 */	mr r3, r29
/* 801C4234 00000078  38 80 00 03 */	li r4, 3
/* 801C4238 0000007C  FC 20 F0 90 */	fmr f1, f30
/* 801C423C 00000080  FC 40 F8 90 */	fmr f2, f31
/* 801C4240 00000084  48 00 02 55 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4244 00000088  7F A3 EB 78 */	mr r3, r29
/* 801C4248 0000008C  38 80 00 0E */	li r4, 0xe
/* 801C424C 00000090  FC 20 F0 90 */	fmr f1, f30
/* 801C4250 00000094  FC 40 F8 90 */	fmr f2, f31
/* 801C4254 00000098  48 00 02 41 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4258 0000009C  7F A3 EB 78 */	mr r3, r29
/* 801C425C 000000A0  38 80 00 13 */	li r4, 0x13
/* 801C4260 000000A4  FC 20 F0 90 */	fmr f1, f30
/* 801C4264 000000A8  FC 40 F8 90 */	fmr f2, f31
/* 801C4268 000000AC  48 00 02 2D */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C426C 000000B0  7F A3 EB 78 */	mr r3, r29
/* 801C4270 000000B4  38 80 00 09 */	li r4, 9
/* 801C4274 000000B8  FC 20 F0 90 */	fmr f1, f30
/* 801C4278 000000BC  FC 40 F8 90 */	fmr f2, f31
/* 801C427C 000000C0  48 00 02 19 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4280 000000C4  7F A3 EB 78 */	mr r3, r29
/* 801C4284 000000C8  38 80 00 0A */	li r4, 0xa
/* 801C4288 000000CC  FC 20 F0 90 */	fmr f1, f30
/* 801C428C 000000D0  FC 40 F8 90 */	fmr f2, f31
/* 801C4290 000000D4  48 00 02 05 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4294 000000D8  7F A3 EB 78 */	mr r3, r29
/* 801C4298 000000DC  38 80 00 0B */	li r4, 0xb
/* 801C429C 000000E0  FC 20 F0 90 */	fmr f1, f30
/* 801C42A0 000000E4  FC 40 F8 90 */	fmr f2, f31
/* 801C42A4 000000E8  48 00 01 F1 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C42A8 000000EC  7F A3 EB 78 */	mr r3, r29
/* 801C42AC 000000F0  38 80 00 0C */	li r4, 0xc
/* 801C42B0 000000F4  FC 20 F0 90 */	fmr f1, f30
/* 801C42B4 000000F8  FC 40 F8 90 */	fmr f2, f31
/* 801C42B8 000000FC  48 00 01 DD */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C42BC 00000100  7F A3 EB 78 */	mr r3, r29
/* 801C42C0 00000104  38 80 00 0F */	li r4, 0xf
/* 801C42C4 00000108  FC 20 F0 90 */	fmr f1, f30
/* 801C42C8 0000010C  FC 40 F8 90 */	fmr f2, f31
/* 801C42CC 00000110  48 00 01 C9 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C42D0 00000114  7F A3 EB 78 */	mr r3, r29
/* 801C42D4 00000118  38 80 00 10 */	li r4, 0x10
/* 801C42D8 0000011C  FC 20 F0 90 */	fmr f1, f30
/* 801C42DC 00000120  FC 40 F8 90 */	fmr f2, f31
/* 801C42E0 00000124  48 00 01 B5 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C42E4 00000128  7F A3 EB 78 */	mr r3, r29
/* 801C42E8 0000012C  38 80 00 08 */	li r4, 8
/* 801C42EC 00000130  FC 20 F0 90 */	fmr f1, f30
/* 801C42F0 00000134  FC 40 F8 90 */	fmr f2, f31
/* 801C42F4 00000138  48 00 01 A1 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C42F8 0000013C  7F A3 EB 78 */	mr r3, r29
/* 801C42FC 00000140  38 80 00 02 */	li r4, 2
/* 801C4300 00000144  FC 20 F0 90 */	fmr f1, f30
/* 801C4304 00000148  FC 40 F8 90 */	fmr f2, f31
/* 801C4308 0000014C  48 00 01 8D */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C430C 00000150  7F A3 EB 78 */	mr r3, r29
/* 801C4310 00000154  38 80 00 05 */	li r4, 5
/* 801C4314 00000158  FC 20 F0 90 */	fmr f1, f30
/* 801C4318 0000015C  FC 40 F8 90 */	fmr f2, f31
/* 801C431C 00000160  48 00 01 79 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4320 00000164  7F A3 EB 78 */	mr r3, r29
/* 801C4324 00000168  38 80 00 06 */	li r4, 6
/* 801C4328 0000016C  FC 20 F0 90 */	fmr f1, f30
/* 801C432C 00000170  FC 40 F8 90 */	fmr f2, f31
/* 801C4330 00000174  48 00 01 65 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4334 00000178  7F A3 EB 78 */	mr r3, r29
/* 801C4338 0000017C  38 80 00 07 */	li r4, 7
/* 801C433C 00000180  FC 20 F0 90 */	fmr f1, f30
/* 801C4340 00000184  FC 40 F8 90 */	fmr f2, f31
/* 801C4344 00000188  48 00 01 51 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4348 0000018C  7F A3 EB 78 */	mr r3, r29
/* 801C434C 00000190  38 80 00 0D */	li r4, 0xd
/* 801C4350 00000194  FC 20 F0 90 */	fmr f1, f30
/* 801C4354 00000198  FC 40 F8 90 */	fmr f2, f31
/* 801C4358 0000019C  48 00 01 3D */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C435C 000001A0  7F A3 EB 78 */	mr r3, r29
/* 801C4360 000001A4  38 80 00 12 */	li r4, 0x12
/* 801C4364 000001A8  FC 20 F0 90 */	fmr f1, f30
/* 801C4368 000001AC  FC 40 F8 90 */	fmr f2, f31
/* 801C436C 000001B0  48 00 01 29 */	bl setBlendRatio__16dMenuMapCommon_cFUcff
/* 801C4370 000001B4  E3 E1 00 B8 */	psq_l f31, 184(r1), 0, 0 /* qr0 */
/* 801C4374 000001B8  CB E1 00 B0 */	lfd f31, 0xb0(r1)
/* 801C4378 000001BC  E3 C1 00 A8 */	psq_l f30, 168(r1), 0, 0 /* qr0 */
/* 801C437C 000001C0  CB C1 00 A0 */	lfd f30, 0xa0(r1)
/* 801C4380 000001C4  E3 A1 00 98 */	psq_l f29, 152(r1), 0, 0 /* qr0 */
/* 801C4384 000001C8  CB A1 00 90 */	lfd f29, 0x90(r1)
/* 801C4388 000001CC  E3 81 00 88 */	psq_l f28, 136(r1), 0, 0 /* qr0 */
/* 801C438C 000001D0  CB 81 00 80 */	lfd f28, 0x80(r1)
/* 801C4390 000001D4  39 61 00 80 */	addi r11, r1, 0x80
/* 801C4394 000001D8  48 19 DE 95 */	bl _restgpr_29
/* 801C4398 000001DC  80 01 00 C4 */	lwz r0, 0xc4(r1)
/* 801C439C 000001E0  7C 08 03 A6 */	mtlr r0
/* 801C43A0 000001E4  38 21 00 C0 */	addi r1, r1, 0xc0
/* 801C43A4 000001E8  4E 80 00 20 */	blr 
