
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.70000000000000000000;
2.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   98342.6      1.65     410.4    4736.7                          
    0:00:19   98342.6      1.65     410.4    4736.7                          
    0:00:19   98582.0      1.65     410.4    4736.7                          
    0:00:19   98821.4      1.65     410.4    4736.7                          
    0:00:19   99060.8      1.65     410.4    4736.7                          
    0:00:33  103180.9      1.18     302.8     194.7                          
    0:00:33  103161.7      1.18     302.8     194.7                          
    0:00:33  103161.7      1.18     302.8     194.7                          
    0:00:33  103162.2      1.18     302.8     194.7                          
    0:00:34  103162.2      1.18     302.8     194.7                          
    0:00:43   87079.6      1.23     292.8     194.7                          
    0:00:44   87082.3      1.18     286.5     194.7                          
    0:00:47   87083.9      1.18     284.3     184.9                          
    0:00:47   87088.4      1.14     281.3     177.6                          
    0:00:48   87092.7      1.14     278.5     175.2                          
    0:00:48   87100.6      1.13     276.8     167.9                          
    0:00:49   87108.1      1.12     274.7     167.9                          
    0:00:50   87116.9      1.12     272.6     165.5                          
    0:00:50   87120.6      1.11     271.7     160.6                          
    0:00:51   87127.2      1.11     270.9     158.2                          
    0:00:51   87129.1      1.11     270.4     155.7                          
    0:00:51   87132.6      1.11     270.0     153.3                          
    0:00:52   87133.6      1.11     269.9     153.3                          
    0:00:52   87133.6      1.11     269.9     153.3                          
    0:00:52   86665.2      1.11     269.9     153.3                          
    0:00:52   86665.2      1.11     269.9     153.3                          
    0:00:53   86686.2      1.11     269.6     124.1                          
    0:00:53   86693.1      1.11     269.6      94.9                          
    0:00:53   86703.2      1.11     269.6      65.7                          
    0:00:54   86715.7      1.11     269.6      36.5                          
    0:00:54   86722.1      1.11     269.6       7.3                          
    0:00:54   86723.7      1.11     269.6       0.0                          
    0:00:55   86723.7      1.11     269.6       0.0                          
    0:00:55   86723.7      1.11     269.6       0.0                          
    0:00:55   86723.7      1.11     269.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55   86723.7      1.11     269.6       0.0                          
    0:00:55   86744.2      1.09     268.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:55   86765.7      1.08     267.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:55   86793.7      1.07     265.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:55   86815.5      1.06     264.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:55   86838.9      1.05     263.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:55   86860.7      1.05     262.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:55   86870.8      1.05     261.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:56   86892.4      1.04     260.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:56   86908.8      1.04     260.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:56   86924.0      1.03     259.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:56   86971.6      1.03     257.0      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:56   87034.9      1.03     254.2     121.1 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87092.4      1.03     249.1     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:56   87120.3      1.02     247.6     145.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87157.3      1.01     245.3     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:56   87172.7      1.01     244.8     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87178.6      1.00     244.5     145.3 path/path/path/genblk1.add_in_reg[38]/D
    0:00:56   87191.3      1.00     244.0     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:56   87227.5      1.00     243.9     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87248.3      1.00     243.6     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87251.5      1.00     243.3     290.6 path/path/path/genblk1.add_in_reg[38]/D
    0:00:57   87278.3      1.00     241.0     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87316.6      1.00     237.3     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87360.3      1.00     233.1     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   87386.3      0.99     231.7     290.6 path/path/path/genblk1.add_in_reg[38]/D
    0:00:57   87396.7      0.99     231.2     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87426.2      0.99     230.1     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:57   87456.8      0.99     229.0     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:57   87472.8      0.99     228.6     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:57   87491.9      0.98     227.7     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87496.7      0.97     227.4     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87499.1      0.97     227.2     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:58   87515.9      0.97     226.6     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87539.5      0.96     225.0     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   87573.1      0.96     222.4     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   87589.0      0.96     221.3     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   87605.2      0.96     220.2     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87609.8      0.95     219.9     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87623.3      0.95     219.1     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   87645.9      0.95     217.6     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87660.6      0.95     216.7     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87661.4      0.94     216.6     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:58   87666.2      0.94     216.5     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87667.5      0.94     216.3     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87680.0      0.94     215.8     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87692.5      0.94     215.3     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87705.5      0.94     214.8     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87728.7      0.94     213.3     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87747.0      0.94     212.7     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87763.8      0.93     212.2     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:59   87765.1      0.93     212.1     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87770.2      0.93     212.0     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87784.8      0.93     211.2     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87814.6      0.93     209.3     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87829.5      0.93     208.9     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   87838.3      0.93     208.7     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87848.9      0.92     208.4     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87869.9      0.92     207.7     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87894.1      0.91     206.2     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87897.0      0.91     206.1     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87911.1      0.91     205.6     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87930.8      0.91     204.2     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87943.9      0.90     203.1     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87977.6      0.90     200.5     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87992.8      0.90     199.3     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88005.3      0.90     199.0     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88022.1      0.90     197.7     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88029.2      0.90     197.5     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88047.1      0.89     196.0     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88067.5      0.89     195.0     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88065.9      0.89     194.9     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:01   88065.9      0.89     194.7     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88073.9      0.89     193.9     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88092.8      0.88     192.7     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88097.6      0.88     192.4     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:01   88099.5      0.88     192.3     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88111.4      0.88     192.0     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88121.3      0.88     191.6     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88141.8      0.88     191.1     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88141.8      0.88     191.0     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88155.1      0.88     190.6     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:02   88168.6      0.87     189.3     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88168.6      0.87     189.3     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88181.9      0.87     188.4     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88201.6      0.87     187.8     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88221.8      0.87     187.2     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88227.1      0.87     187.1     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88234.9      0.87     186.7     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88242.6      0.87     186.4     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88245.5      0.86     186.1     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88245.8      0.86     186.1     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88264.7      0.86     184.7     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88279.8      0.86     183.8     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88298.4      0.86     182.6     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88298.2      0.86     182.6     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88312.0      0.85     181.5     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88328.2      0.85     180.4     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88334.9      0.85     180.2     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88336.5      0.85     180.1     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88336.5      0.85     180.1     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88340.2      0.85     179.9     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88340.2      0.85     179.9     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88359.9      0.85     178.7     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88376.1      0.84     178.0     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88384.6      0.84     177.6     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88399.8      0.83     177.1     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88411.2      0.83     176.4     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:04   88428.2      0.82     175.8     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88436.0      0.82     175.2     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:04   88441.8      0.82     174.8     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88451.4      0.82     174.3     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88466.0      0.82     173.6     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88477.2      0.81     173.0     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88488.1      0.81     172.4     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88496.3      0.81     172.0     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88502.5      0.81     171.6     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88511.8      0.80     170.9     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88523.7      0.80     170.4     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88534.9      0.80     169.7     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88547.1      0.80     169.2     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88557.5      0.80     168.6     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88570.0      0.79     168.1     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88581.2      0.79     167.4     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:05   88591.8      0.79     166.8     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88600.3      0.79     166.4     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88614.7      0.79     165.5     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88622.7      0.79     165.2     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88635.7      0.78     164.7     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88645.6      0.78     164.3     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88653.0      0.78     163.9     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88664.4      0.78     163.9     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88674.8      0.78     163.5     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88681.5      0.78     163.1     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88693.4      0.78     162.6     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88702.5      0.78     162.3     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88711.3      0.77     161.8     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88731.5      0.77     161.2     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88749.6      0.77     160.6     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88760.5      0.77     160.2     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88770.8      0.77     159.7     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88788.9      0.76     159.0     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88796.9      0.76     158.9     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88808.4      0.76     158.3     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88823.3      0.76     157.9     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88840.8      0.76     157.5     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88844.5      0.76     157.3     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88848.8      0.75     157.0     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88858.1      0.75     156.6     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88867.7      0.75     156.3     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88878.3      0.75     155.7     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88885.0      0.75     155.5     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88895.3      0.75     154.8     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88902.3      0.75     154.5     314.8 path/path/path/genblk1.add_in_reg[39]/D
    0:01:08   88904.6      0.75     154.4     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88911.8      0.75     154.1     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88917.9      0.74     153.9     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88924.6      0.74     153.4     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88940.0      0.74     153.0     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88949.3      0.74     152.6     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88958.1      0.74     152.3     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88960.5      0.74     152.2     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88967.2      0.74     152.0     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88970.1      0.74     152.0     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88979.7      0.74     151.4     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88983.1      0.74     151.3     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88990.3      0.73     150.8     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88995.9      0.73     150.5     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89002.3      0.73     150.1     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89007.3      0.73     149.9     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89011.6      0.73     149.7     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89017.7      0.73     149.6     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89020.6      0.73     149.6     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89025.7      0.73     149.4     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89031.3      0.73     149.1     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89037.9      0.73     148.9     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89041.1      0.73     148.9     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89043.0      0.73     148.7     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89049.1      0.72     148.3     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89055.7      0.72     148.0     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89064.2      0.72     147.7     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89067.7      0.72     147.5     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89073.6      0.72     147.3     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89076.7      0.72     146.9     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89082.9      0.72     146.7     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89085.5      0.72     146.5     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89090.3      0.72     146.3     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89095.1      0.72     146.1     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89103.9      0.71     145.7     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89107.1      0.71     145.7     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89110.3      0.71     145.6     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89112.9      0.71     145.5     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89116.6      0.71     145.3     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89118.2      0.71     145.2     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89119.8      0.71     145.2     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89122.2      0.71     145.2     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89128.6      0.71     145.0     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89131.8      0.71     144.9     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89135.0      0.71     144.7     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89143.5      0.71     144.5     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89144.3      0.71     144.4     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89146.4      0.71     144.2     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89151.0      0.71     144.1     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89151.0      0.71     144.1     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89149.6      0.71     144.0     314.8                          
    0:01:12   88938.4      0.71     144.0     314.8                          
    0:01:13   88905.4      0.71     144.0     314.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:13   88905.4      0.71     144.0     314.8                          
    0:01:13   88896.4      0.71     143.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88908.6      0.71     142.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88929.4      0.71     141.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88929.4      0.71     141.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88970.6      0.70     139.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88975.7      0.70     138.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88976.5      0.70     138.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88977.0      0.70     138.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88976.7      0.70     138.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88992.4      0.70     137.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88992.4      0.70     137.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88996.9      0.70     137.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88997.5      0.70     137.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   88997.5      0.70     137.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89025.7      0.70     135.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89025.7      0.70     135.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89025.4      0.70     134.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89032.1      0.70     134.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89033.4      0.70     134.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89035.8      0.70     134.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89056.8      0.70     133.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89056.8      0.70     133.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89069.6      0.70     133.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89072.2      0.70     132.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89072.2      0.70     132.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89072.8      0.70     132.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89079.7      0.69     132.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89082.1      0.69     132.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89086.9      0.69     132.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:15   89108.4      0.69     130.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89108.4      0.69     130.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89110.0      0.69     130.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89128.1      0.69     130.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89128.1      0.69     130.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89128.1      0.69     130.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89133.9      0.69     129.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89134.7      0.69     129.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89139.0      0.69     129.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89140.1      0.69     129.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89142.7      0.69     129.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89144.8      0.69     129.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89145.4      0.68     129.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89153.4      0.68     128.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89164.3      0.68     128.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:17   89173.3      0.68     128.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89199.4      0.68     127.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89202.0      0.68     126.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89205.8      0.68     126.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89206.8      0.68     126.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89211.6      0.68     126.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89216.4      0.67     126.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89216.4      0.67     126.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89222.5      0.67     126.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89224.6      0.67     126.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89224.6      0.67     126.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89223.3      0.67     126.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89240.1      0.67     125.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89242.5      0.67     125.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89242.5      0.67     125.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89242.5      0.67     125.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89259.8      0.67     124.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89269.6      0.67     123.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89275.5      0.67     123.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89276.0      0.67     123.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89285.8      0.67     123.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89285.8      0.67     123.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89286.4      0.67     123.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89286.4      0.67     123.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89286.4      0.67     123.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89290.9      0.67     123.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89293.3      0.66     123.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89291.7      0.66     122.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89291.7      0.66     122.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89290.9      0.66     122.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89292.5      0.66     122.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89294.9      0.66     122.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89307.1      0.66     122.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89307.4      0.66     122.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89309.8      0.66     121.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89326.0      0.66     120.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89340.9      0.66     120.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89345.7      0.66     120.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89363.8      0.66     119.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89374.7      0.66     118.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89385.8      0.65     118.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89386.9      0.65     118.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89406.3      0.65     117.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89410.3      0.65     117.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89415.4      0.65     117.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89414.8      0.65     117.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89414.8      0.65     117.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89414.8      0.65     117.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89414.8      0.65     117.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89414.8      0.65     117.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89415.9      0.65     117.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22   89415.9      0.65     117.4       0.0                          
    0:01:23   89415.9      0.65     117.4       0.0                          
    0:01:26   89276.8      0.67     117.5       0.0                          
    0:01:26   89267.2      0.67     117.5       0.0                          
    0:01:26   89261.4      0.67     117.5       0.0                          
    0:01:27   89253.9      0.67     117.6       0.0                          
    0:01:27   89247.5      0.67     117.7       0.0                          
    0:01:27   89247.5      0.67     117.7       0.0                          
    0:01:27   89251.5      0.65     117.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89251.2      0.65     117.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89253.4      0.65     117.4       0.0                          
    0:01:28   89225.7      0.65     118.0       0.0                          
    0:01:28   89222.8      0.65     118.0       0.0                          
    0:01:28   89222.8      0.65     118.0       0.0                          
    0:01:28   89222.8      0.65     118.0       0.0                          
    0:01:28   89222.8      0.65     118.0       0.0                          
    0:01:28   89222.8      0.65     118.0       0.0                          
    0:01:28   89222.8      0.65     118.0       0.0                          
    0:01:28   89226.8      0.65     117.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89227.3      0.65     117.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89229.2      0.65     117.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89230.2      0.65     117.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89230.5      0.65     117.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89231.3      0.65     117.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89232.1      0.65     117.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29   89238.5      0.64     117.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89238.5      0.64     117.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89241.4      0.64     117.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89249.4      0.64     117.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89261.1      0.64     116.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89261.1      0.64     116.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89262.9      0.64     116.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89257.1      0.64     116.1       0.0                          
    0:01:30   89174.1      0.64     116.1       0.0                          
    0:01:30   89076.7      0.64     116.1       0.0                          
    0:01:31   88979.4      0.64     116.1       0.0                          
    0:01:31   88874.1      0.64     116.1       0.0                          
    0:01:32   88762.6      0.64     116.1       0.0                          
    0:01:33   88651.9      0.64     116.1       0.0                          
    0:01:34   88551.4      0.64     116.1       0.0                          
    0:01:34   88450.9      0.64     116.1       0.0                          
    0:01:34   88350.3      0.64     116.1       0.0                          
    0:01:34   88301.6      0.64     116.0       0.0                          
    0:01:34   88289.4      0.64     116.0       0.0                          
    0:01:35   88241.5      0.64     116.0       0.0                          
    0:01:35   88131.4      0.64     116.0       0.0                          
    0:01:35   88126.3      0.64     116.0       0.0                          
    0:01:35   88106.4      0.64     116.0       0.0                          
    0:01:35   88083.2      0.64     116.0       0.0                          
    0:01:36   87890.1      0.64     116.0       0.0                          
    0:01:36   87693.8      0.64     116.0       0.0                          
    0:01:37   87515.1      0.64     116.0       0.0                          
    0:01:37   87513.5      0.64     115.9       0.0                          
    0:01:37   87511.3      0.64     115.8       0.0                          
    0:01:38   87508.9      0.64     115.8       0.0                          
    0:01:38   87506.6      0.64     115.6       0.0                          
    0:01:38   87500.2      0.64     115.4       0.0                          
    0:01:39   87495.4      0.64     115.2       0.0                          
    0:01:40   87474.9      0.64     115.2       0.0                          
    0:01:41   87473.8      0.64     115.2       0.0                          
    0:01:43   87473.8      0.64     115.2       0.0                          
    0:01:43   87465.3      0.65     115.5       0.0                          
    0:01:43   87465.3      0.65     115.5       0.0                          
    0:01:43   87465.3      0.65     115.5       0.0                          
    0:01:43   87465.3      0.65     115.5       0.0                          
    0:01:43   87465.3      0.65     115.5       0.0                          
    0:01:43   87465.3      0.65     115.5       0.0                          
    0:01:43   87465.6      0.64     115.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:43   87466.4      0.64     115.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:43   87466.9      0.64     115.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87468.5      0.64     115.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:44   87468.5      0.64     115.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87472.5      0.64     115.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87475.2      0.64     115.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87476.5      0.64     115.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87476.5      0.64     115.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   87476.5      0.64     114.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87477.6      0.64     114.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   87488.5      0.64     114.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87488.5      0.64     114.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87489.3      0.64     114.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44   87489.3      0.64     114.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87493.8      0.64     114.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45   87506.6      0.64     113.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87506.6      0.64     113.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87513.5      0.64     113.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87513.5      0.64     113.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   87513.7      0.64     113.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:45   87513.7      0.64     113.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:45   87533.4      0.63     112.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   87534.5      0.63     112.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46   87543.0      0.63     112.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:46   87544.1      0.63     112.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   87545.7      0.63     112.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:46   87545.7      0.63     112.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:46   87554.4      0.63     112.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:46   87555.2      0.63     112.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:46   87556.6      0.63     112.0       0.0                          
    0:01:46   87560.5      0.63     111.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:47   87561.3      0.63     111.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:47   87561.3      0.63     111.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47   87561.6      0.63     111.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:47   87562.1      0.63     111.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:47   87573.1      0.63     111.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47   87573.1      0.63     111.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:47   87573.6      0.63     111.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:48   87574.4      0.63     110.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48   87578.1      0.63     110.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:48   87578.6      0.63     110.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:48   87579.4      0.63     110.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48   87580.2      0.63     110.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48   87581.0      0.63     110.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:49   87590.6      0.63     110.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49   87598.3      0.62     110.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49   87603.9      0.62     110.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:49   87610.0      0.62     110.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:49   87611.6      0.62     110.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:49   87620.9      0.62     109.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49   87628.6      0.62     109.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49   87637.2      0.62     109.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49   87647.8      0.62     109.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49   87656.6      0.62     109.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:49   87663.0      0.61     108.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49   87667.7      0.61     108.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:50   87676.3      0.61     108.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50   87685.3      0.61     108.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50   87698.6      0.61     107.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50   87705.5      0.61     107.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50   87713.5      0.61     107.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50   87720.4      0.61     107.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50   87729.2      0.60     106.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:50   87736.6      0.60     106.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:50   87747.8      0.60     106.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50   87760.3      0.60     105.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50   87769.4      0.60     105.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:50   87776.3      0.60     105.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51   87779.5      0.60     105.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51   87789.3      0.60     104.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51   87798.9      0.59     104.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51   87805.8      0.59     104.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:51   87815.1      0.59     103.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51   87823.4      0.59     103.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51   87832.1      0.59     103.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:51   87840.4      0.59     102.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51   87848.9      0.59     102.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:51   87860.6      0.59     101.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51   87869.9      0.58     101.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:51   87870.7      0.58     101.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51   87876.8      0.58     101.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52   87888.3      0.58     101.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52   87896.8      0.58     101.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52   87905.8      0.58     100.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87915.7      0.58     100.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87920.2      0.58     100.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52   87922.3      0.58     100.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52   87926.8      0.58     100.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87933.2      0.58     100.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52   87938.0      0.58     100.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52   87943.3      0.58      99.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87946.8      0.57      99.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52   87954.0      0.57      99.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87958.5      0.57      99.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   87960.9      0.57      99.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:53   87964.1      0.57      99.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   87964.9      0.57      99.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:53   87971.5      0.57      98.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   87980.6      0.57      98.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   87981.4      0.57      98.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:53   87981.4      0.57      98.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:57:41 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              43823.766311
Buf/Inv area:                     4885.622017
Noncombinational area:           44157.594484
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 87981.360795
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:57:45 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  17.6060 mW   (92%)
  Net Switching Power  =   1.4881 mW    (8%)
                         ---------
Total Dynamic Power    =  19.0941 mW  (100%)

Cell Leakage Power     =   1.7114 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.6667e+04          206.6012        7.3802e+05        1.7611e+04  (  84.65%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    939.2604        1.2815e+03        9.7340e+05        3.1942e+03  (  15.35%)
--------------------------------------------------------------------------------------------------
Total          1.7606e+04 uW     1.4881e+03 uW     1.7114e+06 nW     2.0805e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:57:46 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/path/genblk1.add_in_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[1] (memory_b20_SIZE12_LOGSIZE4_14)
                                                          0.00       0.22 f
  path/genblk1[5].path/Mat_a_Mem/data_out[1] (seqMemory_b20_SIZE12_14)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/in0[1] (mac_b20_g1_7)         0.00       0.22 f
  path/genblk1[5].path/path/mult_21/a[1] (mac_b20_g1_7_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/mult_21/U1188/ZN (INV_X1)     0.03       0.25 r
  path/genblk1[5].path/path/mult_21/U920/Z (XOR2_X1)      0.07       0.32 r
  path/genblk1[5].path/path/mult_21/U877/ZN (AND2_X1)     0.05       0.36 r
  path/genblk1[5].path/path/mult_21/U986/ZN (INV_X1)      0.02       0.38 f
  path/genblk1[5].path/path/mult_21/U1263/ZN (OAI22_X1)
                                                          0.05       0.43 r
  path/genblk1[5].path/path/mult_21/U273/S (HA_X1)        0.05       0.48 f
  path/genblk1[5].path/path/mult_21/U1146/ZN (NAND2_X1)
                                                          0.04       0.53 r
  path/genblk1[5].path/path/mult_21/U1141/ZN (NAND3_X1)
                                                          0.04       0.56 f
  path/genblk1[5].path/path/mult_21/U1152/ZN (NAND2_X1)
                                                          0.04       0.60 r
  path/genblk1[5].path/path/mult_21/U1154/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[5].path/path/mult_21/U890/ZN (NAND2_X1)
                                                          0.03       0.67 r
  path/genblk1[5].path/path/mult_21/U850/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[5].path/path/mult_21/U1116/ZN (NAND2_X1)
                                                          0.04       0.75 r
  path/genblk1[5].path/path/mult_21/U1118/ZN (NAND3_X1)
                                                          0.04       0.78 f
  path/genblk1[5].path/path/mult_21/U1109/ZN (NAND2_X1)
                                                          0.04       0.82 r
  path/genblk1[5].path/path/mult_21/U956/ZN (NAND3_X1)
                                                          0.04       0.86 f
  path/genblk1[5].path/path/mult_21/U1121/ZN (NAND2_X1)
                                                          0.04       0.89 r
  path/genblk1[5].path/path/mult_21/U985/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[5].path/path/mult_21/U830/ZN (NAND2_X1)
                                                          0.04       0.97 r
  path/genblk1[5].path/path/mult_21/U909/ZN (NAND3_X1)
                                                          0.03       1.00 f
  path/genblk1[5].path/path/mult_21/U1008/ZN (NAND2_X1)
                                                          0.03       1.04 r
  path/genblk1[5].path/path/mult_21/U917/ZN (NAND3_X1)
                                                          0.04       1.07 f
  path/genblk1[5].path/path/mult_21/U1014/ZN (NAND2_X1)
                                                          0.04       1.11 r
  path/genblk1[5].path/path/mult_21/U919/ZN (NAND3_X1)
                                                          0.04       1.15 f
  path/genblk1[5].path/path/mult_21/U942/ZN (NAND2_X1)
                                                          0.04       1.18 r
  path/genblk1[5].path/path/mult_21/U916/ZN (NAND3_X1)
                                                          0.04       1.22 f
  path/genblk1[5].path/path/mult_21/U981/ZN (NAND2_X1)
                                                          0.04       1.25 r
  path/genblk1[5].path/path/mult_21/U954/ZN (NAND3_X1)
                                                          0.04       1.29 f
  path/genblk1[5].path/path/mult_21/U1137/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[5].path/path/mult_21/U931/ZN (NAND3_X1)
                                                          0.04       1.36 f
  path/genblk1[5].path/path/mult_21/U1157/ZN (NAND2_X1)
                                                          0.03       1.39 r
  path/genblk1[5].path/path/mult_21/U1160/ZN (NAND3_X1)
                                                          0.03       1.43 f
  path/genblk1[5].path/path/mult_21/U86/CO (FA_X1)        0.10       1.52 f
  path/genblk1[5].path/path/mult_21/U1033/ZN (NAND2_X1)
                                                          0.03       1.56 r
  path/genblk1[5].path/path/mult_21/U1036/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[5].path/path/mult_21/U84/CO (FA_X1)        0.10       1.69 f
  path/genblk1[5].path/path/mult_21/U1206/ZN (NAND2_X1)
                                                          0.04       1.73 r
  path/genblk1[5].path/path/mult_21/U1209/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[5].path/path/mult_21/U1003/ZN (NAND2_X1)
                                                          0.03       1.80 r
  path/genblk1[5].path/path/mult_21/U1005/ZN (NAND3_X1)
                                                          0.03       1.83 f
  path/genblk1[5].path/path/mult_21/U81/CO (FA_X1)        0.10       1.93 f
  path/genblk1[5].path/path/mult_21/U1213/ZN (NAND2_X1)
                                                          0.04       1.97 r
  path/genblk1[5].path/path/mult_21/U1215/ZN (NAND3_X1)
                                                          0.04       2.01 f
  path/genblk1[5].path/path/mult_21/U1219/ZN (NAND2_X1)
                                                          0.04       2.04 r
  path/genblk1[5].path/path/mult_21/U1221/ZN (NAND3_X1)
                                                          0.04       2.08 f
  path/genblk1[5].path/path/mult_21/U1179/ZN (NAND2_X1)
                                                          0.04       2.12 r
  path/genblk1[5].path/path/mult_21/U1171/ZN (NAND3_X1)
                                                          0.04       2.16 f
  path/genblk1[5].path/path/mult_21/U1185/ZN (NAND2_X1)
                                                          0.04       2.19 r
  path/genblk1[5].path/path/mult_21/U1187/ZN (NAND3_X1)
                                                          0.04       2.23 f
  path/genblk1[5].path/path/mult_21/U992/ZN (NAND2_X1)
                                                          0.03       2.26 r
  path/genblk1[5].path/path/mult_21/U993/ZN (NAND3_X1)
                                                          0.04       2.30 f
  path/genblk1[5].path/path/mult_21/U998/ZN (NAND2_X1)
                                                          0.04       2.34 r
  path/genblk1[5].path/path/mult_21/U999/ZN (NAND3_X1)
                                                          0.04       2.38 f
  path/genblk1[5].path/path/mult_21/U1022/ZN (NAND2_X1)
                                                          0.04       2.41 r
  path/genblk1[5].path/path/mult_21/U969/ZN (NAND3_X1)
                                                          0.04       2.45 f
  path/genblk1[5].path/path/mult_21/U1029/ZN (NAND2_X1)
                                                          0.04       2.49 r
  path/genblk1[5].path/path/mult_21/U1030/ZN (NAND3_X1)
                                                          0.04       2.52 f
  path/genblk1[5].path/path/mult_21/U975/ZN (NAND2_X1)
                                                          0.04       2.56 r
  path/genblk1[5].path/path/mult_21/U911/ZN (NAND3_X1)
                                                          0.04       2.60 f
  path/genblk1[5].path/path/mult_21/U948/ZN (NAND2_X1)
                                                          0.04       2.63 r
  path/genblk1[5].path/path/mult_21/U951/ZN (NAND3_X1)
                                                          0.04       2.67 f
  path/genblk1[5].path/path/mult_21/U1132/ZN (NAND2_X1)
                                                          0.03       2.70 r
  path/genblk1[5].path/path/mult_21/U1134/ZN (NAND3_X1)
                                                          0.04       2.74 f
  path/genblk1[5].path/path/mult_21/U1164/ZN (NAND2_X1)
                                                          0.04       2.78 r
  path/genblk1[5].path/path/mult_21/U1162/ZN (NAND3_X1)
                                                          0.04       2.82 f
  path/genblk1[5].path/path/mult_21/U1167/ZN (NAND2_X1)
                                                          0.04       2.85 r
  path/genblk1[5].path/path/mult_21/U1166/ZN (NAND3_X1)
                                                          0.04       2.89 f
  path/genblk1[5].path/path/mult_21/U1189/ZN (NAND2_X1)
                                                          0.04       2.92 r
  path/genblk1[5].path/path/mult_21/U930/ZN (NAND3_X1)
                                                          0.04       2.96 f
  path/genblk1[5].path/path/mult_21/U1195/ZN (NAND2_X1)
                                                          0.04       3.00 r
  path/genblk1[5].path/path/mult_21/U967/ZN (NAND3_X1)
                                                          0.04       3.04 f
  path/genblk1[5].path/path/mult_21/U1201/ZN (NAND2_X1)
                                                          0.03       3.06 r
  path/genblk1[5].path/path/mult_21/U1202/ZN (NAND3_X1)
                                                          0.04       3.10 f
  path/genblk1[5].path/path/mult_21/U64/S (FA_X1)         0.13       3.23 r
  path/genblk1[5].path/path/mult_21/product[38] (mac_b20_g1_7_DW_mult_tc_0)
                                                          0.00       3.23 r
  path/genblk1[5].path/path/genblk1.add_in_reg[38]/D (DFF_X2)
                                                          0.01       3.24 r
  data arrival time                                                  3.24

  clock clk (rise edge)                                   2.70       2.70
  clock network delay (ideal)                             0.00       2.70
  path/genblk1[5].path/path/genblk1.add_in_reg[38]/CK (DFF_X2)
                                                          0.00       2.70 r
  library setup time                                     -0.03       2.67
  data required time                                                 2.67
  --------------------------------------------------------------------------
  data required time                                                 2.67
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
