{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721155318958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721155318958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 14:41:58 2024 " "Processing started: Tue Jul 16 14:41:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721155318958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721155318958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721155318958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721155319328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721155319328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329506 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721155329506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine-SM " "Found design unit 1: State_Machine-SM" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329508 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Found entity 1: State_Machine" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721155329508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721155329539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pb_filters.vhd 2 1 " "Using design file pb_filters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_filters-ckt " "Found design unit 1: PB_filters-ckt" {  } { { "pb_filters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_filters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329559 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_filters " "Found entity 1: PB_filters" {  } { { "pb_filters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_filters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721155329559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_filters pb_filters:INST0 " "Elaborating entity \"pb_filters\" for hierarchy \"pb_filters:INST0\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST0" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721155329561 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg4 pb_filters.vhd(36) " "VHDL Process Statement warning at pb_filters.vhd(36): signal \"sreg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_filters.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329562 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg3 pb_filters.vhd(38) " "VHDL Process Statement warning at pb_filters.vhd(38): signal \"sreg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_filters.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329562 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg2 pb_filters.vhd(39) " "VHDL Process Statement warning at pb_filters.vhd(39): signal \"sreg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_filters.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329562 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg1 pb_filters.vhd(40) " "VHDL Process Statement warning at pb_filters.vhd(40): signal \"sreg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_filters.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329562 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg0 pb_filters.vhd(41) " "VHDL Process Statement warning at pb_filters.vhd(41): signal \"sreg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pb_filters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_filters.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329562 "|LogicalStep_Lab4_top|pb_filters:INST0"}
{ "Warning" "WSGN_SEARCH_FILE" "pb_inverters.vhd 2 1 " "Using design file pb_inverters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_inverters-ckt " "Found design unit 1: PB_inverters-ckt" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_inverters.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329574 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_inverters " "Found entity 1: PB_inverters" {  } { { "pb_inverters.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/pb_inverters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721155329574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_inverters pb_inverters:INST1 " "Elaborating entity \"pb_inverters\" for hierarchy \"pb_inverters:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721155329575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_generator-rtl " "Found design unit 1: Clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/clock_generator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_generator " "Found entity 1: Clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/clock_generator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329587 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721155329587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:INST2 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721155329587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "synchronizer.vhd 2 1 " "Using design file synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-circuit " "Found design unit 1: synchronizer-circuit" {  } { { "synchronizer.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329600 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721155329600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:INST3 " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:INST3\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST3" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721155329601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "holding_register.vhd 2 1 " "Using design file holding_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holding_register-circuit " "Found design unit 1: holding_register-circuit" {  } { { "holding_register.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/holding_register.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329612 ""} { "Info" "ISGN_ENTITY_NAME" "1 holding_register " "Found entity 1: holding_register" {  } { { "holding_register.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/holding_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721155329612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_register holding_register:INST5 " "Elaborating entity \"holding_register\" for hierarchy \"holding_register:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721155329613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:INST8 " "Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721155329615 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(58) " "VHDL Process Statement warning at State_Machine.vhd(58): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(58) " "VHDL Process Statement warning at State_Machine.vhd(58): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(65) " "VHDL Process Statement warning at State_Machine.vhd(65): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(65) " "VHDL Process Statement warning at State_Machine.vhd(65): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(87) " "VHDL Process Statement warning at State_Machine.vhd(87): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(87) " "VHDL Process Statement warning at State_Machine.vhd(87): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ew_request State_Machine.vhd(95) " "VHDL Process Statement warning at State_Machine.vhd(95): signal \"ew_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ns_request State_Machine.vhd(95) " "VHDL Process Statement warning at State_Machine.vhd(95): signal \"ns_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_signal State_Machine.vhd(138) " "VHDL Process Statement warning at State_Machine.vhd(138): signal \"blink_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink_signal State_Machine.vhd(188) " "VHDL Process Statement warning at State_Machine.vhd(188): signal \"blink_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/State_Machine.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721155329616 "|LogicalStep_Lab4_top|State_Machine:INST6"}
{ "Warning" "WSGN_SEARCH_FILE" "segment7_mux.vhd 2 1 " "Using design file segment7_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329626 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721155329626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721155329626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST9 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721155329627 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:INST9\|DOUT\[1\] seg7_data\[1\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:INST9\|DOUT\[1\]\" to the output pin \"seg7_data\[1\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1721155329972 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "segment7_mux:INST9\|DOUT\[5\] seg7_data\[5\] " "Reduced fanout from the always-enabled open-drain buffer \"segment7_mux:INST9\|DOUT\[5\]\" to the output pin \"seg7_data\[5\]\" to GND" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/segment7_mux.vhd" 57 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1721155329972 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1721155329972 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721155329992 "|LogicalStep_Lab4_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721155329992 "|LogicalStep_Lab4_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721155329992 "|LogicalStep_Lab4_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721155329992 "|LogicalStep_Lab4_top|seg7_data[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721155329992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721155330043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721155330295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721155330442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721155330442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[2\] " "No output dependent on input pin \"pb_n\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|pb_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb_n\[3\] " "No output dependent on input pin \"pb_n\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|pb_n[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721155330484 "|LogicalStep_Lab4_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721155330484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721155330485 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721155330485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721155330485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721155330485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721155330505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 14:42:10 2024 " "Processing ended: Tue Jul 16 14:42:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721155330505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721155330505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721155330505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721155330505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721155331734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721155331735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 14:42:11 2024 " "Processing started: Tue Jul 16 14:42:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721155331735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721155331735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721155331735 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721155331860 ""}
{ "Info" "0" "" "Project  = LogicalStep_Lab4" {  } {  } 0 0 "Project  = LogicalStep_Lab4" 0 0 "Fitter" 0 0 1721155331860 ""}
{ "Info" "0" "" "Revision = LogicalStep_Lab4_top" {  } {  } 0 0 "Revision = LogicalStep_Lab4_top" 0 0 "Fitter" 0 0 1721155331860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721155331931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721155331931 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721155331967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721155332007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721155332007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721155332091 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1721155332234 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721155332244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721155332244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721155332244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721155332244 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721155332244 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721155332246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721155332246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721155332246 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721155332246 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1721155332246 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721155332246 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721155332246 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721155332246 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721155332246 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1721155332247 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 39 " "No exact pin location assignment(s) for 8 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1721155332373 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.out.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.out.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721155332714 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721155332714 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1721155332716 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1721155332716 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1721155332716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721155332726 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721155332726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721155333059 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721155333059 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721155333059 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721155333060 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721155333060 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1721155333061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1721155333061 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721155333061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721155333070 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1721155333071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721155333071 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1721155333078 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1721155333078 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1721155333078 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.3V 8 0 " "I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 5 5 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 0 7 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 0 12 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 1 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 0 7 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 8 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333078 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1721155333078 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1721155333078 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.3V 8 0 " "I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 5 5 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 0 7 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 0 12 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 1 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 0 7 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 8 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721155333102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1721155333102 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1721155333102 ""}
{ "Error" "EFSAC_FSAC_NUM_NOT_PLACED_PINS" "39 8 " "Design has 39 pins, but Fitter can't place 8 pins" {  } {  } 0 176208 "Design has %1!d! pins, but Fitter can't place %2!d! pins" 0 0 "Fitter" 0 -1 1721155333102 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "sim_sm_clk 2.5 V Off off " "Can't place pin sim_sm_clk with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_sm_clk 1B 2.5 V 2.5V 3.3V " "Pin sim_sm_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_sm_clk Top " "Pin sim_sm_clk is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_sm_clk Top " "Pin sim_sm_clk is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333102 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333102 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_sm_clk 2 2.5 V 2.5V 3.3V " "Pin sim_sm_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clkin_50 2 3.3V " "Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rst_n 2 3.3V " "Pin rst_n in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333102 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_sm_clk 3 2.5 V 2.5V 3.3V " "Pin sim_sm_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333102 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_sm_clk 4 2.5 V 2.5V 3.3V " "Pin sim_sm_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333102 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_sm_clk 5 2.5 V 2.5V 3.3V " "Pin sim_sm_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333102 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_sm_clk 6 2.5 V 2.5V 3.3V " "Pin sim_sm_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333102 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_sm_clk 7 2.5 V 2.5V 3.3V " "Pin sim_sm_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333102 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_sm_clk 8 2.5 V 2.5V 3.3V " "Pin sim_sm_clk with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333102 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333102 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1721155333102 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_sm_clk } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1721155333102 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "sim_blink_signal 2.5 V Off off " "Can't place pin sim_blink_signal with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_blink_signal 1B 2.5 V 2.5V 3.3V " "Pin sim_blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_blink_signal Top " "Pin sim_blink_signal is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_blink_signal Top " "Pin sim_blink_signal is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333105 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333105 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_blink_signal 2 2.5 V 2.5V 3.3V " "Pin sim_blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clkin_50 2 3.3V " "Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rst_n 2 3.3V " "Pin rst_n in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333105 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_blink_signal 3 2.5 V 2.5V 3.3V " "Pin sim_blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333105 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_blink_signal 4 2.5 V 2.5V 3.3V " "Pin sim_blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333105 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_blink_signal 5 2.5 V 2.5V 3.3V " "Pin sim_blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333105 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_blink_signal 6 2.5 V 2.5V 3.3V " "Pin sim_blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333105 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_blink_signal 7 2.5 V 2.5V 3.3V " "Pin sim_blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333105 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_blink_signal 8 2.5 V 2.5V 3.3V " "Pin sim_blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333105 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333105 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1721155333105 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_blink_signal } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1721155333105 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "sim_ns_green 2.5 V Off off " "Can't place pin sim_ns_green with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_green 1B 2.5 V 2.5V 3.3V " "Pin sim_ns_green with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ns_green Top " "Pin sim_ns_green is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ns_green Top " "Pin sim_ns_green is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333108 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333108 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_green 2 2.5 V 2.5V 3.3V " "Pin sim_ns_green with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clkin_50 2 3.3V " "Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rst_n 2 3.3V " "Pin rst_n in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333108 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_green 3 2.5 V 2.5V 3.3V " "Pin sim_ns_green with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333108 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_green 4 2.5 V 2.5V 3.3V " "Pin sim_ns_green with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333108 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_green 5 2.5 V 2.5V 3.3V " "Pin sim_ns_green with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333108 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_green 6 2.5 V 2.5V 3.3V " "Pin sim_ns_green with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333108 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_green 7 2.5 V 2.5V 3.3V " "Pin sim_ns_green with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333108 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_green 8 2.5 V 2.5V 3.3V " "Pin sim_ns_green with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333108 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333108 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1721155333108 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1721155333108 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "sim_ns_amber 2.5 V Off off " "Can't place pin sim_ns_amber with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_amber 1B 2.5 V 2.5V 3.3V " "Pin sim_ns_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ns_amber Top " "Pin sim_ns_amber is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ns_amber Top " "Pin sim_ns_amber is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333111 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333111 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_amber 2 2.5 V 2.5V 3.3V " "Pin sim_ns_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clkin_50 2 3.3V " "Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rst_n 2 3.3V " "Pin rst_n in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333111 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_amber 3 2.5 V 2.5V 3.3V " "Pin sim_ns_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333111 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_amber 4 2.5 V 2.5V 3.3V " "Pin sim_ns_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333111 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_amber 5 2.5 V 2.5V 3.3V " "Pin sim_ns_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333111 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_amber 6 2.5 V 2.5V 3.3V " "Pin sim_ns_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333111 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_amber 7 2.5 V 2.5V 3.3V " "Pin sim_ns_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333111 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_amber 8 2.5 V 2.5V 3.3V " "Pin sim_ns_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333111 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333111 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1721155333111 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1721155333111 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "sim_ns_red 2.5 V Off off " "Can't place pin sim_ns_red with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_red 1B 2.5 V 2.5V 3.3V " "Pin sim_ns_red with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ns_red Top " "Pin sim_ns_red is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ns_red Top " "Pin sim_ns_red is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333114 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333114 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_red 2 2.5 V 2.5V 3.3V " "Pin sim_ns_red with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clkin_50 2 3.3V " "Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rst_n 2 3.3V " "Pin rst_n in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333114 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_red 3 2.5 V 2.5V 3.3V " "Pin sim_ns_red with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333114 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_red 4 2.5 V 2.5V 3.3V " "Pin sim_ns_red with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333114 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_red 5 2.5 V 2.5V 3.3V " "Pin sim_ns_red with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333114 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_red 6 2.5 V 2.5V 3.3V " "Pin sim_ns_red with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333114 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_red 7 2.5 V 2.5V 3.3V " "Pin sim_ns_red with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333114 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ns_red 8 2.5 V 2.5V 3.3V " "Pin sim_ns_red with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333114 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333114 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1721155333114 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ns_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1721155333114 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "sim_ew_green 2.5 V Off off " "Can't place pin sim_ew_green with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_green 1B 2.5 V 2.5V 3.3V " "Pin sim_ew_green with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ew_green Top " "Pin sim_ew_green is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ew_green Top " "Pin sim_ew_green is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333117 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333117 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_green 2 2.5 V 2.5V 3.3V " "Pin sim_ew_green with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clkin_50 2 3.3V " "Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rst_n 2 3.3V " "Pin rst_n in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333117 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_green 3 2.5 V 2.5V 3.3V " "Pin sim_ew_green with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333117 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_green 4 2.5 V 2.5V 3.3V " "Pin sim_ew_green with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333117 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_green 5 2.5 V 2.5V 3.3V " "Pin sim_ew_green with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333117 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_green 6 2.5 V 2.5V 3.3V " "Pin sim_ew_green with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333117 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_green 7 2.5 V 2.5V 3.3V " "Pin sim_ew_green with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333117 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_green 8 2.5 V 2.5V 3.3V " "Pin sim_ew_green with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333117 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333117 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1721155333117 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_green } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1721155333117 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "sim_ew_amber 2.5 V Off off " "Can't place pin sim_ew_amber with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_amber 1B 2.5 V 2.5V 3.3V " "Pin sim_ew_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ew_amber Top " "Pin sim_ew_amber is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ew_amber Top " "Pin sim_ew_amber is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333120 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333120 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_amber 2 2.5 V 2.5V 3.3V " "Pin sim_ew_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clkin_50 2 3.3V " "Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rst_n 2 3.3V " "Pin rst_n in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333120 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_amber 3 2.5 V 2.5V 3.3V " "Pin sim_ew_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333120 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_amber 4 2.5 V 2.5V 3.3V " "Pin sim_ew_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333120 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_amber 5 2.5 V 2.5V 3.3V " "Pin sim_ew_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333120 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_amber 6 2.5 V 2.5V 3.3V " "Pin sim_ew_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333120 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_amber 7 2.5 V 2.5V 3.3V " "Pin sim_ew_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333120 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_amber 8 2.5 V 2.5V 3.3V " "Pin sim_ew_amber with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333120 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333120 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1721155333120 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_amber } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1721155333120 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "sim_ew_red 2.5 V Off off " "Can't place pin sim_ew_red with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_red 1B 2.5 V 2.5V 3.3V " "Pin sim_ew_red with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ew_red Top " "Pin sim_ew_red is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "sim_ew_red Top " "Pin sim_ew_red is in design partition \"Top\"" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1721155333123 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333123 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_red 2 2.5 V 2.5V 3.3V " "Pin sim_ew_red with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clkin_50 2 3.3V " "Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rst_n 2 3.3V " "Pin rst_n in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333123 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_red 3 2.5 V 2.5V 3.3V " "Pin sim_ew_red with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333123 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_red 4 2.5 V 2.5V 3.3V " "Pin sim_ew_red with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333123 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_red 5 2.5 V 2.5V 3.3V " "Pin sim_ew_red with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333123 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_red 6 2.5 V 2.5V 3.3V " "Pin sim_ew_red with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333123 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_red 7 2.5 V 2.5V 3.3V " "Pin sim_ew_red with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333123 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "sim_ew_red 8 2.5 V 2.5V 3.3V " "Pin sim_ew_red with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1721155333123 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1721155333123 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1721155333123 ""}  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sim_ew_red } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1721155333123 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1721155333126 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721155333127 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1721155333183 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1721155333187 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[2\] 3.3-V LVCMOS 44 " "Pin pb_n\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[3\] 3.3-V LVCMOS 43 " "Pin pb_n\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[0\] 3.3-V LVCMOS 46 " "Pin pb_n\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[1\] 3.3-V LVCMOS 45 " "Pin pb_n\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/18.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/s2rajago/ECE124/Lab4/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721155333189 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1721155333189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/s2rajago/ECE124/Lab4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file C:/Users/s2rajago/ECE124/Lab4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721155333361 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 83 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 83 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5136 " "Peak virtual memory: 5136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721155333410 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 16 14:42:13 2024 " "Processing ended: Tue Jul 16 14:42:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721155333410 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721155333410 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721155333410 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721155333410 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 85 s 48 s " "Quartus Prime Full Compilation was unsuccessful. 85 errors, 48 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721155334045 ""}
