$date
	Thu May  6 00:18:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module halfadd_tb $end
$var wire 2 ! sum_tb [1:0] $end
$var wire 1 " cout_tb $end
$var reg 1 # a_tb $end
$var reg 1 $ b_tb $end
$scope module halfadd1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 2 % sum [1:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
b0 !
$end
#5
b1 !
b1 %
1$
#10
0$
0"
1#
#15
b0 !
b0 %
1"
1$
#55
