;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB 21, @32
	JMP <121, 103
	SLT -203, <-20
	SUB @123, 101
	SUB @123, 101
	SUB 100, 9
	SUB 100, 9
	SUB 12, @10
	SUB @121, 103
	MOV -7, <-22
	MOV -7, <-22
	JMN 0, -0
	DJN -1, @-20
	CMP #32, @200
	CMP #32, @200
	SUB #12, @200
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @200
	CMP 10, 0
	SPL 0, <332
	SUB 10, 0
	SPL 0, <332
	SPL 0
	SPL 0, -2
	SUB 12, @10
	SUB 100, 9
	DJN 100, 59
	SUB 12, @10
	SUB 12, @10
	DJN @100, -53
	MOV -7, <-20
	SUB 12, @10
	SUB 100, 9
	MOV -7, <-20
	SPL 0, <332
	MOV -7, <-20
	SUB 100, 9
	MOV -7, <-20
	SUB 100, 9
	SUB 100, 9
	ADD 0, @20
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 21, @32
	SUB 11, @32
	JMP <121, 103
	SLT -203, <-20
	SUB @123, 101
