\hypertarget{group___dac_ldd1___d_m_a0__module}{}\doxysection{Dac\+Ldd1\+\_\+\+D\+M\+A0 module documentation}
\label{group___dac_ldd1___d_m_a0__module}\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+I\+N\+I\+T\+\_\+\+E\+V\+E\+N\+T\+S\+\_\+\+M\+A\+SK}
\item 
\#define \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_ga6eccab69de0b34225aadb5643c99b7f0}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}~0x40008000U
\item 
\#define \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_gaab2826d2771816a31fc3822b48e816d0}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_ga074b17021548207515184338a6145144}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Enable\+Request\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_gad63e3134581f48ee6841651e9bec7b34}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+On\+Complete\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_ga491d88c27c97a9308363d80b3400901c}\label{group___dac_ldd1___d_m_a0__module_ga491d88c27c97a9308363d80b3400901c}} 
\#define {\bfseries Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+SK}~0U
\item 
\mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_ga2c1d718b46bca1349d1e9714467d44a3}\label{group___dac_ldd1___d_m_a0__module_ga2c1d718b46bca1349d1e9714467d44a3}} 
\#define {\bfseries Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+SK}~0U
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_gae839cdc84ac41e21a8c6c2d2157a1e4d}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Init}} (\mbox{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data}} $\ast$User\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Initializes the D\+M\+A\+Channel\+\_\+\+L\+DD component. This method allocates no memory. Memory for all D\+MA used channles is allocated by D\+M\+A\+Controller componet . This method can be called only once. Before the second call of Init() the Deinit() must be called first. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___p_e___types__module_ga24c2b045fd04e79e85f261ce4df35588}{L\+D\+D\+\_\+\+T\+Error}} \mbox{\hyperlink{group___dac_ldd1___d_m_a0__module_ga84e3a00791808f23233743b91c9a768b}{Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Enable\+Request}} (\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em The method enables request from peripheral. Please note that this method doesn\textquotesingle{}t start the transfer. The transfer is started as soon as D\+MA request from peripheral is asserted. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init}} {\bfseries Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Ch\+Init}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_ga074b17021548207515184338a6145144}\label{group___dac_ldd1___d_m_a0__module_ga074b17021548207515184338a6145144}} 
\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}!DacLdd1\_DMA0\_EnableRequest\_METHOD\_ENABLED@{DacLdd1\_DMA0\_EnableRequest\_METHOD\_ENABLED}}
\index{DacLdd1\_DMA0\_EnableRequest\_METHOD\_ENABLED@{DacLdd1\_DMA0\_EnableRequest\_METHOD\_ENABLED}!DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsubsection{\texorpdfstring{DacLdd1\_DMA0\_EnableRequest\_METHOD\_ENABLED}{DacLdd1\_DMA0\_EnableRequest\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Enable\+Request\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Enable\+Request method of the component Dac\+Ldd1\+\_\+\+D\+M\+A0 is enabled (generated) \mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_gad4af06cfac23edf81bfe1e700a8e5e33}\label{group___dac_ldd1___d_m_a0__module_gad4af06cfac23edf81bfe1e700a8e5e33}} 
\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}!DacLdd1\_DMA0\_INIT\_EVENTS\_MASK@{DacLdd1\_DMA0\_INIT\_EVENTS\_MASK}}
\index{DacLdd1\_DMA0\_INIT\_EVENTS\_MASK@{DacLdd1\_DMA0\_INIT\_EVENTS\_MASK}!DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsubsection{\texorpdfstring{DacLdd1\_DMA0\_INIT\_EVENTS\_MASK}{DacLdd1\_DMA0\_INIT\_EVENTS\_MASK}}
{\footnotesize\ttfamily \#define Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+I\+N\+I\+T\+\_\+\+E\+V\+E\+N\+T\+S\+\_\+\+M\+A\+SK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((\mbox{\hyperlink{group___p_e___types__module_gafbe7f4d4e51560399c3bdd0218584533}{LDD\_TEventMask}})( \(\backslash\)}
\DoxyCodeLine{          \mbox{\hyperlink{group___p_e___types__module_ga76328e8cbfee1cf4f59c6139fc67a64b}{LDD\_DMA\_ON\_COMPLETE}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_gaab2826d2771816a31fc3822b48e816d0}\label{group___dac_ldd1___d_m_a0__module_gaab2826d2771816a31fc3822b48e816d0}} 
\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}!DacLdd1\_DMA0\_Init\_METHOD\_ENABLED@{DacLdd1\_DMA0\_Init\_METHOD\_ENABLED}}
\index{DacLdd1\_DMA0\_Init\_METHOD\_ENABLED@{DacLdd1\_DMA0\_Init\_METHOD\_ENABLED}!DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsubsection{\texorpdfstring{DacLdd1\_DMA0\_Init\_METHOD\_ENABLED}{DacLdd1\_DMA0\_Init\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Init method of the component Dac\+Ldd1\+\_\+\+D\+M\+A0 is enabled (generated) \mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_gad63e3134581f48ee6841651e9bec7b34}\label{group___dac_ldd1___d_m_a0__module_gad63e3134581f48ee6841651e9bec7b34}} 
\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}!DacLdd1\_DMA0\_OnComplete\_EVENT\_ENABLED@{DacLdd1\_DMA0\_OnComplete\_EVENT\_ENABLED}}
\index{DacLdd1\_DMA0\_OnComplete\_EVENT\_ENABLED@{DacLdd1\_DMA0\_OnComplete\_EVENT\_ENABLED}!DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsubsection{\texorpdfstring{DacLdd1\_DMA0\_OnComplete\_EVENT\_ENABLED}{DacLdd1\_DMA0\_OnComplete\_EVENT\_ENABLED}}
{\footnotesize\ttfamily \#define Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+On\+Complete\+\_\+\+E\+V\+E\+N\+T\+\_\+\+E\+N\+A\+B\+L\+ED}

On\+Complete event of the component Dac\+Ldd1\+\_\+\+D\+M\+A0 is enabled (generated) \mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_ga6eccab69de0b34225aadb5643c99b7f0}\label{group___dac_ldd1___d_m_a0__module_ga6eccab69de0b34225aadb5643c99b7f0}} 
\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}!DacLdd1\_DMA0\_PRPH\_BASE\_ADDRESS@{DacLdd1\_DMA0\_PRPH\_BASE\_ADDRESS}}
\index{DacLdd1\_DMA0\_PRPH\_BASE\_ADDRESS@{DacLdd1\_DMA0\_PRPH\_BASE\_ADDRESS}!DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsubsection{\texorpdfstring{DacLdd1\_DMA0\_PRPH\_BASE\_ADDRESS}{DacLdd1\_DMA0\_PRPH\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~0x40008000U}

Peripheral base address of a device allocated by the component. This constant can be used directly in P\+DD macros. 

\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_ga84e3a00791808f23233743b91c9a768b}\label{group___dac_ldd1___d_m_a0__module_ga84e3a00791808f23233743b91c9a768b}} 
\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}!DacLdd1\_DMA0\_EnableRequest@{DacLdd1\_DMA0\_EnableRequest}}
\index{DacLdd1\_DMA0\_EnableRequest@{DacLdd1\_DMA0\_EnableRequest}!DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsubsection{\texorpdfstring{DacLdd1\_DMA0\_EnableRequest()}{DacLdd1\_DMA0\_EnableRequest()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___p_e___types__module_ga24c2b045fd04e79e85f261ce4df35588}{L\+D\+D\+\_\+\+T\+Error}} Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Enable\+Request (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



The method enables request from peripheral. Please note that this method doesn\textquotesingle{}t start the transfer. The transfer is started as soon as D\+MA request from peripheral is asserted. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by \mbox{[}Init\mbox{]} method. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Error code, possible codes\+:
\begin{DoxyItemize}
\item E\+R\+R\+\_\+\+OK -\/ OK.
\item E\+R\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED -\/ Component is disabled. 
\end{DoxyItemize}
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_gae839cdc84ac41e21a8c6c2d2157a1e4d}\label{group___dac_ldd1___d_m_a0__module_gae839cdc84ac41e21a8c6c2d2157a1e4d}} 
\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}!DacLdd1\_DMA0\_Init@{DacLdd1\_DMA0\_Init}}
\index{DacLdd1\_DMA0\_Init@{DacLdd1\_DMA0\_Init}!DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsubsection{\texorpdfstring{DacLdd1\_DMA0\_Init()}{DacLdd1\_DMA0\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data}} $\ast$}]{User\+Data\+Ptr }\end{DoxyParamCaption})}



Initializes the D\+M\+A\+Channel\+\_\+\+L\+DD component. This method allocates no memory. Memory for all D\+MA used channles is allocated by D\+M\+A\+Controller componet . This method can be called only once. Before the second call of Init() the Deinit() must be called first. 


\begin{DoxyParams}{Parameters}
{\em User\+Data\+Ptr} & -\/ Pointer to the user or R\+T\+OS specific data. This pointer will be passed as an event or callback parameter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Device data structure pointer. 
\end{DoxyItemize}
\end{DoxyReturn}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group___dac_ldd1___d_m_a0__module_gab7ae63deb790eb3398b03149eda92548}\label{group___dac_ldd1___d_m_a0__module_gab7ae63deb790eb3398b03149eda92548}} 
\index{DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}!DacLdd1\_DMA0\_ChInit@{DacLdd1\_DMA0\_ChInit}}
\index{DacLdd1\_DMA0\_ChInit@{DacLdd1\_DMA0\_ChInit}!DacLdd1\_DMA0 module documentation@{DacLdd1\_DMA0 module documentation}}
\doxysubsubsection{\texorpdfstring{DacLdd1\_DMA0\_ChInit}{DacLdd1\_DMA0\_ChInit}}
{\footnotesize\ttfamily const \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init}} Dac\+Ldd1\+\_\+\+D\+M\+A0\+\_\+\+Ch\+Init}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{  }
\DoxyCodeLine{  DMA1\_STATIC\_CHANNEL\_0,               }
\DoxyCodeLine{  \{ }
\DoxyCodeLine{    DMA\_SAR\_SAR(0x00),                 }
\DoxyCodeLine{    DMA\_DAR\_DAR(0x00),                 }
\DoxyCodeLine{    DMA\_DSR\_BCR\_BCR(0x02),             }
\DoxyCodeLine{    ( DMA\_DCR\_EINT\_MASK |}
\DoxyCodeLine{      DMA\_DCR\_CS\_MASK |}
\DoxyCodeLine{      DMA\_DCR\_SINC\_MASK |}
\DoxyCodeLine{      DMA\_DCR\_SSIZE(0x02) |}
\DoxyCodeLine{      DMA\_DCR\_DSIZE(0x02) |}
\DoxyCodeLine{      DMA\_DCR\_SMOD(0x00) |}
\DoxyCodeLine{      DMA\_DCR\_DMOD(0x00) |}
\DoxyCodeLine{      DMA\_DCR\_LINKCC(0x00) |}
\DoxyCodeLine{      DMA\_DCR\_LCH1(0x00) |}
\DoxyCodeLine{}
\DoxyCodeLine{    )                                  }
\DoxyCodeLine{  \},}
\DoxyCodeLine{  }
\DoxyCodeLine{  (DMAMUX\_CHCFG\_ENBL\_MASK | DMAMUX\_CHCFG\_SOURCE(0x2D)), }
\DoxyCodeLine{  \{ }
\DoxyCodeLine{    \&DacLdd1\_DMA0\_OnComplete           }
\DoxyCodeLine{  \}}
\DoxyCodeLine{\}}

\end{DoxyCode}
