Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 19:25:07 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_filter_timing_summary_routed.rpt -pb fir_filter_timing_summary_routed.pb -rpx fir_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                 1962        
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22659.553        0.000                      0                10088        0.073        0.000                      0                10088    11337.599        0.000                       0                  3335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk             22659.553        0.000                      0                10088        0.073        0.000                      0                10088    11337.599        0.000                       0                  3335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack    22659.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22659.553ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[3]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.852ns (32.923%)  route 5.811ns (67.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[26]
                         net (fo=1, routed)           5.811    10.944    y_out_OBUF[3]
    T24                  OBUF (Prop_obuf_I_O)         2.469    13.414 r  y_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.414    y_out[3]
    T24                                                               r  y_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                              22659.553    

Slack (MET) :             22659.783ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[10]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.860ns (33.924%)  route 5.571ns (66.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[33]
                         net (fo=1, routed)           5.571    10.705    y_out_OBUF[10]
    N23                  OBUF (Prop_obuf_I_O)         2.477    13.182 r  y_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.182    y_out[10]
    N23                                                               r  y_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                              22659.783    

Slack (MET) :             22659.785ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[2]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.855ns (33.866%)  route 5.576ns (66.134%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[25]
                         net (fo=1, routed)           5.576    10.709    y_out_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         2.472    13.181 r  y_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.181    y_out[2]
    T25                                                               r  y_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                              22659.785    

Slack (MET) :             22659.789ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 2.841ns (33.711%)  route 5.586ns (66.289%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[30]
                         net (fo=1, routed)           5.586    10.719    y_out_OBUF[7]
    R21                  OBUF (Prop_obuf_I_O)         2.458    13.177 r  y_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.177    y_out[7]
    R21                                                               r  y_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.177    
  -------------------------------------------------------------------
                         slack                              22659.789    

Slack (MET) :             22659.848ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 2.840ns (33.940%)  route 5.528ns (66.060%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[29]
                         net (fo=1, routed)           5.528    10.662    y_out_OBUF[6]
    P21                  OBUF (Prop_obuf_I_O)         2.457    13.119 r  y_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.119    y_out[6]
    P21                                                               r  y_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                              22659.848    

Slack (MET) :             22659.926ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[11]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 2.867ns (34.578%)  route 5.424ns (65.422%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[34]
                         net (fo=1, routed)           5.424    10.557    y_out_OBUF[11]
    M22                  OBUF (Prop_obuf_I_O)         2.484    13.040 r  y_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.040    y_out[11]
    M22                                                               r  y_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                              22659.926    

Slack (MET) :             22659.951ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[15]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 2.883ns (34.890%)  route 5.381ns (65.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[38]
                         net (fo=1, routed)           5.381    10.514    y_out_OBUF[15]
    L24                  OBUF (Prop_obuf_I_O)         2.500    13.015 r  y_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.015    y_out[15]
    L24                                                               r  y_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                              22659.951    

Slack (MET) :             22660.969ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[1]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 2.837ns (39.148%)  route 4.410ns (60.852%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[24]
                         net (fo=1, routed)           4.410     9.544    y_out_OBUF[1]
    T20                  OBUF (Prop_obuf_I_O)         2.454    11.998 r  y_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.998    y_out[1]
    T20                                                               r  y_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                              22660.969    

Slack (MET) :             22660.973ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[8]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 2.864ns (39.550%)  route 4.378ns (60.450%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[31]
                         net (fo=1, routed)           4.378     9.511    y_out_OBUF[8]
    N22                  OBUF (Prop_obuf_I_O)         2.481    11.992 r  y_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.992    y_out[8]
    N22                                                               r  y_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                              22660.973    

Slack (MET) :             22661.053ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.841ns (39.662%)  route 4.322ns (60.338%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.750    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.383     5.133 r  accumulator_pipeline_reg[101]/P[23]
                         net (fo=1, routed)           4.322     9.456    y_out_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.458    11.914 r  y_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.914    y_out[0]
    R20                                                               r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                              22661.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[79][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[80][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.584%)  route 0.205ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.551     1.549    clk_IBUF_BUFG
    SLICE_X18Y99         FDCE                                         r  delay_pipeline_reg[79][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_fdce_C_Q)         0.118     1.667 r  delay_pipeline_reg[79][11]/Q
                         net (fo=2, routed)           0.205     1.871    delay_pipeline_reg[79][11]
    SLICE_X18Y102        FDCE                                         r  delay_pipeline_reg[80][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.742     2.057    clk_IBUF_BUFG
    SLICE_X18Y102        FDCE                                         r  delay_pipeline_reg[80][11]/C
                         clock pessimism             -0.317     1.740    
    SLICE_X18Y102        FDCE (Hold_fdce_C_D)         0.059     1.799    delay_pipeline_reg[80][11]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[39][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[40][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.603     1.601    clk_IBUF_BUFG
    SLICE_X19Y49         FDCE                                         r  delay_pipeline_reg[39][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.100     1.701 r  delay_pipeline_reg[39][10]/Q
                         net (fo=2, routed)           0.159     1.860    delay_pipeline_reg[39][10]
    SLICE_X19Y52         FDCE                                         r  delay_pipeline_reg[40][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.751     2.066    clk_IBUF_BUFG
    SLICE_X19Y52         FDCE                                         r  delay_pipeline_reg[40][10]/C
                         clock pessimism             -0.325     1.741    
    SLICE_X19Y52         FDCE (Hold_fdce_C_D)         0.040     1.781    delay_pipeline_reg[40][10]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[38][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[39][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.273%)  route 0.161ns (57.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.602     1.600    clk_IBUF_BUFG
    SLICE_X20Y49         FDCE                                         r  delay_pipeline_reg[38][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.118     1.718 r  delay_pipeline_reg[38][14]/Q
                         net (fo=1, routed)           0.161     1.879    delay_pipeline_reg[38][14]
    SLICE_X20Y50         FDCE                                         r  delay_pipeline_reg[39][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.750     2.065    clk_IBUF_BUFG
    SLICE_X20Y50         FDCE                                         r  delay_pipeline_reg[39][14]/C
                         clock pessimism             -0.325     1.740    
    SLICE_X20Y50         FDCE (Hold_fdce_C_D)         0.059     1.799    delay_pipeline_reg[39][14]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[39][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[40][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.603     1.601    clk_IBUF_BUFG
    SLICE_X19Y49         FDCE                                         r  delay_pipeline_reg[39][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.100     1.701 r  delay_pipeline_reg[39][11]/Q
                         net (fo=2, routed)           0.159     1.860    delay_pipeline_reg[39][11]
    SLICE_X19Y52         FDCE                                         r  delay_pipeline_reg[40][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.751     2.066    clk_IBUF_BUFG
    SLICE_X19Y52         FDCE                                         r  delay_pipeline_reg[40][11]/C
                         clock pessimism             -0.325     1.741    
    SLICE_X19Y52         FDCE (Hold_fdce_C_D)         0.038     1.779    delay_pipeline_reg[40][11]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[78][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[79][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.613%)  route 0.207ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.551     1.549    clk_IBUF_BUFG
    SLICE_X19Y99         FDCE                                         r  delay_pipeline_reg[78][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDCE (Prop_fdce_C_Q)         0.100     1.649 r  delay_pipeline_reg[78][15]/Q
                         net (fo=1, routed)           0.207     1.856    delay_pipeline_reg[78][15]
    SLICE_X19Y102        FDCE                                         r  delay_pipeline_reg[79][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.742     2.057    clk_IBUF_BUFG
    SLICE_X19Y102        FDCE                                         r  delay_pipeline_reg[79][15]/C
                         clock pessimism             -0.317     1.740    
    SLICE_X19Y102        FDCE (Hold_fdce_C_D)         0.032     1.772    delay_pipeline_reg[79][15]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[78][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[79][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.851%)  route 0.214ns (68.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.551     1.549    clk_IBUF_BUFG
    SLICE_X19Y99         FDCE                                         r  delay_pipeline_reg[78][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDCE (Prop_fdce_C_Q)         0.100     1.649 r  delay_pipeline_reg[78][12]/Q
                         net (fo=1, routed)           0.214     1.863    delay_pipeline_reg[78][12]
    SLICE_X19Y102        FDCE                                         r  delay_pipeline_reg[79][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.742     2.057    clk_IBUF_BUFG
    SLICE_X19Y102        FDCE                                         r  delay_pipeline_reg[79][12]/C
                         clock pessimism             -0.317     1.740    
    SLICE_X19Y102        FDCE (Hold_fdce_C_D)         0.032     1.772    delay_pipeline_reg[79][12]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[153][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[154][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.960%)  route 0.067ns (40.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.615     1.613    clk_IBUF_BUFG
    SLICE_X21Y194        FDCE                                         r  delay_pipeline_reg[153][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y194        FDCE (Prop_fdce_C_Q)         0.100     1.713 r  delay_pipeline_reg[153][15]/Q
                         net (fo=4, routed)           0.067     1.780    delay_pipeline_reg[153][15]
    SLICE_X20Y194        FDCE                                         r  delay_pipeline_reg[154][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.840     2.155    clk_IBUF_BUFG
    SLICE_X20Y194        FDCE                                         r  delay_pipeline_reg[154][15]/C
                         clock pessimism             -0.531     1.624    
    SLICE_X20Y194        FDCE (Hold_fdce_C_D)         0.059     1.683    delay_pipeline_reg[154][15]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[39][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[40][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.626%)  route 0.159ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.602     1.600    clk_IBUF_BUFG
    SLICE_X20Y48         FDCE                                         r  delay_pipeline_reg[39][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.118     1.718 r  delay_pipeline_reg[39][5]/Q
                         net (fo=2, routed)           0.159     1.877    delay_pipeline_reg[39][5]
    SLICE_X20Y51         FDCE                                         r  delay_pipeline_reg[40][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.750     2.065    clk_IBUF_BUFG
    SLICE_X20Y51         FDCE                                         r  delay_pipeline_reg[40][5]/C
                         clock pessimism             -0.325     1.740    
    SLICE_X20Y51         FDCE (Hold_fdce_C_D)         0.037     1.777    delay_pipeline_reg[40][5]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[106][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[107][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.529     1.527    clk_IBUF_BUFG
    SLICE_X19Y131        FDCE                                         r  delay_pipeline_reg[106][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y131        FDCE (Prop_fdce_C_Q)         0.100     1.627 r  delay_pipeline_reg[106][3]/Q
                         net (fo=1, routed)           0.055     1.682    delay_pipeline_reg[106][3]
    SLICE_X19Y131        FDCE                                         r  delay_pipeline_reg[107][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.732     2.047    clk_IBUF_BUFG
    SLICE_X19Y131        FDCE                                         r  delay_pipeline_reg[107][3]/C
                         clock pessimism             -0.520     1.527    
    SLICE_X19Y131        FDCE (Hold_fdce_C_D)         0.047     1.574    delay_pipeline_reg[107][3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[110][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[111][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.532     1.530    clk_IBUF_BUFG
    SLICE_X19Y136        FDCE                                         r  delay_pipeline_reg[110][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDCE (Prop_fdce_C_Q)         0.100     1.630 r  delay_pipeline_reg[110][3]/Q
                         net (fo=1, routed)           0.055     1.685    delay_pipeline_reg[110][3]
    SLICE_X19Y136        FDCE                                         r  delay_pipeline_reg[111][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.736     2.051    clk_IBUF_BUFG
    SLICE_X19Y136        FDCE                                         r  delay_pipeline_reg[111][3]/C
                         clock pessimism             -0.521     1.530    
    SLICE_X19Y136        FDCE (Hold_fdce_C_D)         0.047     1.577    delay_pipeline_reg[111][3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y0     accumulator_pipeline_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y78    accumulator_pipeline_reg[100]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y79    accumulator_pipeline_reg[101]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y10    accumulator_pipeline_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y11    accumulator_pipeline_reg[11]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y12    accumulator_pipeline_reg[12]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y13    accumulator_pipeline_reg[13]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y14    accumulator_pipeline_reg[14]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y15    accumulator_pipeline_reg[15]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y16    accumulator_pipeline_reg[16]/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X20Y131  delay_pipeline_reg[106][0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X20Y163  delay_pipeline_reg[130][6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X20Y163  delay_pipeline_reg[131][5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X20Y163  delay_pipeline_reg[131][6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.999   11337.599  SLICE_X20Y171  delay_pipeline_reg[136][7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X18Y127  delay_pipeline_reg[102][10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X18Y127  delay_pipeline_reg[102][10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X18Y127  delay_pipeline_reg[102][11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X18Y127  delay_pipeline_reg[102][11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X19Y127  delay_pipeline_reg[103][1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X19Y1    delay_pipeline_reg[0][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X19Y1    delay_pipeline_reg[0][0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X19Y3    delay_pipeline_reg[0][10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X19Y3    delay_pipeline_reg[0][10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X14Y3    delay_pipeline_reg[0][11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X14Y3    delay_pipeline_reg[0][11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X20Y5    delay_pipeline_reg[0][12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X20Y5    delay_pipeline_reg[0][12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X19Y4    delay_pipeline_reg[0][13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X19Y4    delay_pipeline_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3364 Endpoints
Min Delay          3364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[160][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.372ns  (logic 0.833ns (2.741%)  route 29.540ns (97.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.540    30.372    rst_IBUF
    SLICE_X16Y157        FDCE                                         f  delay_pipeline_reg[160][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.409     4.331    clk_IBUF_BUFG
    SLICE_X16Y157        FDCE                                         r  delay_pipeline_reg[160][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[160][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.372ns  (logic 0.833ns (2.741%)  route 29.540ns (97.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.540    30.372    rst_IBUF
    SLICE_X16Y157        FDCE                                         f  delay_pipeline_reg[160][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.409     4.331    clk_IBUF_BUFG
    SLICE_X16Y157        FDCE                                         r  delay_pipeline_reg[160][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[161][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.372ns  (logic 0.833ns (2.741%)  route 29.540ns (97.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.540    30.372    rst_IBUF
    SLICE_X16Y157        FDCE                                         f  delay_pipeline_reg[161][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.409     4.331    clk_IBUF_BUFG
    SLICE_X16Y157        FDCE                                         r  delay_pipeline_reg[161][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[161][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.372ns  (logic 0.833ns (2.741%)  route 29.540ns (97.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.540    30.372    rst_IBUF
    SLICE_X16Y157        FDCE                                         f  delay_pipeline_reg[161][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.409     4.331    clk_IBUF_BUFG
    SLICE_X16Y157        FDCE                                         r  delay_pipeline_reg[161][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[167][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.273ns  (logic 0.833ns (2.750%)  route 29.440ns (97.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.440    30.273    rst_IBUF
    SLICE_X13Y158        FDCE                                         f  delay_pipeline_reg[167][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.332    clk_IBUF_BUFG
    SLICE_X13Y158        FDCE                                         r  delay_pipeline_reg[167][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[167][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.273ns  (logic 0.833ns (2.750%)  route 29.440ns (97.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.440    30.273    rst_IBUF
    SLICE_X12Y158        FDCE                                         f  delay_pipeline_reg[167][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.332    clk_IBUF_BUFG
    SLICE_X12Y158        FDCE                                         r  delay_pipeline_reg[167][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[168][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.273ns  (logic 0.833ns (2.750%)  route 29.440ns (97.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.440    30.273    rst_IBUF
    SLICE_X13Y158        FDCE                                         f  delay_pipeline_reg[168][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.332    clk_IBUF_BUFG
    SLICE_X13Y158        FDCE                                         r  delay_pipeline_reg[168][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[168][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.273ns  (logic 0.833ns (2.750%)  route 29.440ns (97.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.440    30.273    rst_IBUF
    SLICE_X12Y158        FDCE                                         f  delay_pipeline_reg[168][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.332    clk_IBUF_BUFG
    SLICE_X12Y158        FDCE                                         r  delay_pipeline_reg[168][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[168][15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.273ns  (logic 0.833ns (2.750%)  route 29.440ns (97.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.440    30.273    rst_IBUF
    SLICE_X12Y158        FDCE                                         f  delay_pipeline_reg[168][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.332    clk_IBUF_BUFG
    SLICE_X12Y158        FDCE                                         r  delay_pipeline_reg[168][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[168][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.273ns  (logic 0.833ns (2.750%)  route 29.440ns (97.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       29.440    30.273    rst_IBUF
    SLICE_X12Y158        FDCE                                         f  delay_pipeline_reg[168][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.332    clk_IBUF_BUFG
    SLICE_X12Y158        FDCE                                         r  delay_pipeline_reg[168][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[0]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[0]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_53_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[10]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[10]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_43_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[11]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[11]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_42_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[12]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[12]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_41_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[13]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[13]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_40_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[14]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[14]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_39_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[15]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[15]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_38_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[16]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[16]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_37_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[17]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[17]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_36_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[18]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[18]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_35_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.550    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK





