# This script segment is generated automatically by AutoPilot

set name GIN_compute_graphs_sdiv_17s_32ns_16_21_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {sdiv} IMPL {auto} LATENCY 20 ALLOW_PRAGMA 1
}


set id 6719
set name GIN_compute_graphs_mux_1287_16_1_1
set corename simcore_mux
set op mux
set stage_num 1
set din0_width 16
set din0_signed 0
set din1_width 16
set din1_signed 0
set din2_width 16
set din2_signed 0
set din3_width 16
set din3_signed 0
set din4_width 16
set din4_signed 0
set din5_width 16
set din5_signed 0
set din6_width 16
set din6_signed 0
set din7_width 16
set din7_signed 0
set din8_width 16
set din8_signed 0
set din9_width 16
set din9_signed 0
set din10_width 16
set din10_signed 0
set din11_width 16
set din11_signed 0
set din12_width 16
set din12_signed 0
set din13_width 16
set din13_signed 0
set din14_width 16
set din14_signed 0
set din15_width 16
set din15_signed 0
set din16_width 16
set din16_signed 0
set din17_width 16
set din17_signed 0
set din18_width 16
set din18_signed 0
set din19_width 16
set din19_signed 0
set din20_width 16
set din20_signed 0
set din21_width 16
set din21_signed 0
set din22_width 16
set din22_signed 0
set din23_width 16
set din23_signed 0
set din24_width 16
set din24_signed 0
set din25_width 16
set din25_signed 0
set din26_width 16
set din26_signed 0
set din27_width 16
set din27_signed 0
set din28_width 16
set din28_signed 0
set din29_width 16
set din29_signed 0
set din30_width 16
set din30_signed 0
set din31_width 16
set din31_signed 0
set din32_width 16
set din32_signed 0
set din33_width 16
set din33_signed 0
set din34_width 16
set din34_signed 0
set din35_width 16
set din35_signed 0
set din36_width 16
set din36_signed 0
set din37_width 16
set din37_signed 0
set din38_width 16
set din38_signed 0
set din39_width 16
set din39_signed 0
set din40_width 16
set din40_signed 0
set din41_width 16
set din41_signed 0
set din42_width 16
set din42_signed 0
set din43_width 16
set din43_signed 0
set din44_width 16
set din44_signed 0
set din45_width 16
set din45_signed 0
set din46_width 16
set din46_signed 0
set din47_width 16
set din47_signed 0
set din48_width 16
set din48_signed 0
set din49_width 16
set din49_signed 0
set din50_width 16
set din50_signed 0
set din51_width 16
set din51_signed 0
set din52_width 16
set din52_signed 0
set din53_width 16
set din53_signed 0
set din54_width 16
set din54_signed 0
set din55_width 16
set din55_signed 0
set din56_width 16
set din56_signed 0
set din57_width 16
set din57_signed 0
set din58_width 16
set din58_signed 0
set din59_width 16
set din59_signed 0
set din60_width 16
set din60_signed 0
set din61_width 16
set din61_signed 0
set din62_width 16
set din62_signed 0
set din63_width 16
set din63_signed 0
set din64_width 16
set din64_signed 0
set din65_width 16
set din65_signed 0
set din66_width 16
set din66_signed 0
set din67_width 16
set din67_signed 0
set din68_width 16
set din68_signed 0
set din69_width 16
set din69_signed 0
set din70_width 16
set din70_signed 0
set din71_width 16
set din71_signed 0
set din72_width 16
set din72_signed 0
set din73_width 16
set din73_signed 0
set din74_width 16
set din74_signed 0
set din75_width 16
set din75_signed 0
set din76_width 16
set din76_signed 0
set din77_width 16
set din77_signed 0
set din78_width 16
set din78_signed 0
set din79_width 16
set din79_signed 0
set din80_width 16
set din80_signed 0
set din81_width 16
set din81_signed 0
set din82_width 16
set din82_signed 0
set din83_width 16
set din83_signed 0
set din84_width 16
set din84_signed 0
set din85_width 16
set din85_signed 0
set din86_width 16
set din86_signed 0
set din87_width 16
set din87_signed 0
set din88_width 16
set din88_signed 0
set din89_width 16
set din89_signed 0
set din90_width 16
set din90_signed 0
set din91_width 16
set din91_signed 0
set din92_width 16
set din92_signed 0
set din93_width 16
set din93_signed 0
set din94_width 16
set din94_signed 0
set din95_width 16
set din95_signed 0
set din96_width 16
set din96_signed 0
set din97_width 16
set din97_signed 0
set din98_width 16
set din98_signed 0
set din99_width 16
set din99_signed 0
set din100_width 16
set din100_signed 0
set din101_width 16
set din101_signed 0
set din102_width 16
set din102_signed 0
set din103_width 16
set din103_signed 0
set din104_width 16
set din104_signed 0
set din105_width 16
set din105_signed 0
set din106_width 16
set din106_signed 0
set din107_width 16
set din107_signed 0
set din108_width 16
set din108_signed 0
set din109_width 16
set din109_signed 0
set din110_width 16
set din110_signed 0
set din111_width 16
set din111_signed 0
set din112_width 16
set din112_signed 0
set din113_width 16
set din113_signed 0
set din114_width 16
set din114_signed 0
set din115_width 16
set din115_signed 0
set din116_width 16
set din116_signed 0
set din117_width 16
set din117_signed 0
set din118_width 16
set din118_signed 0
set din119_width 16
set din119_signed 0
set din120_width 16
set din120_signed 0
set din121_width 16
set din121_signed 0
set din122_width 16
set din122_signed 0
set din123_width 16
set din123_signed 0
set din124_width 16
set din124_signed 0
set din125_width 16
set din125_signed 0
set din126_width 16
set din126_signed 0
set din127_width 16
set din127_signed 0
set din128_width 7
set din128_signed 0
set dout_width 16
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mux} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set op mux
set corename Multiplexer
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    din81_width ${din81_width} \
    din81_signed ${din81_signed} \
    din82_width ${din82_width} \
    din82_signed ${din82_signed} \
    din83_width ${din83_width} \
    din83_signed ${din83_signed} \
    din84_width ${din84_width} \
    din84_signed ${din84_signed} \
    din85_width ${din85_width} \
    din85_signed ${din85_signed} \
    din86_width ${din86_width} \
    din86_signed ${din86_signed} \
    din87_width ${din87_width} \
    din87_signed ${din87_signed} \
    din88_width ${din88_width} \
    din88_signed ${din88_signed} \
    din89_width ${din89_width} \
    din89_signed ${din89_signed} \
    din90_width ${din90_width} \
    din90_signed ${din90_signed} \
    din91_width ${din91_width} \
    din91_signed ${din91_signed} \
    din92_width ${din92_width} \
    din92_signed ${din92_signed} \
    din93_width ${din93_width} \
    din93_signed ${din93_signed} \
    din94_width ${din94_width} \
    din94_signed ${din94_signed} \
    din95_width ${din95_width} \
    din95_signed ${din95_signed} \
    din96_width ${din96_width} \
    din96_signed ${din96_signed} \
    din97_width ${din97_width} \
    din97_signed ${din97_signed} \
    din98_width ${din98_width} \
    din98_signed ${din98_signed} \
    din99_width ${din99_width} \
    din99_signed ${din99_signed} \
    din100_width ${din100_width} \
    din100_signed ${din100_signed} \
    din101_width ${din101_width} \
    din101_signed ${din101_signed} \
    din102_width ${din102_width} \
    din102_signed ${din102_signed} \
    din103_width ${din103_width} \
    din103_signed ${din103_signed} \
    din104_width ${din104_width} \
    din104_signed ${din104_signed} \
    din105_width ${din105_width} \
    din105_signed ${din105_signed} \
    din106_width ${din106_width} \
    din106_signed ${din106_signed} \
    din107_width ${din107_width} \
    din107_signed ${din107_signed} \
    din108_width ${din108_width} \
    din108_signed ${din108_signed} \
    din109_width ${din109_width} \
    din109_signed ${din109_signed} \
    din110_width ${din110_width} \
    din110_signed ${din110_signed} \
    din111_width ${din111_width} \
    din111_signed ${din111_signed} \
    din112_width ${din112_width} \
    din112_signed ${din112_signed} \
    din113_width ${din113_width} \
    din113_signed ${din113_signed} \
    din114_width ${din114_width} \
    din114_signed ${din114_signed} \
    din115_width ${din115_width} \
    din115_signed ${din115_signed} \
    din116_width ${din116_width} \
    din116_signed ${din116_signed} \
    din117_width ${din117_width} \
    din117_signed ${din117_signed} \
    din118_width ${din118_width} \
    din118_signed ${din118_signed} \
    din119_width ${din119_width} \
    din119_signed ${din119_signed} \
    din120_width ${din120_width} \
    din120_signed ${din120_signed} \
    din121_width ${din121_width} \
    din121_signed ${din121_signed} \
    din122_width ${din122_width} \
    din122_signed ${din122_signed} \
    din123_width ${din123_width} \
    din123_signed ${din123_signed} \
    din124_width ${din124_width} \
    din124_signed ${din124_signed} \
    din125_width ${din125_width} \
    din125_signed ${din125_signed} \
    din126_width ${din126_width} \
    din126_signed ${din126_signed} \
    din127_width ${din127_width} \
    din127_signed ${din127_signed} \
    din128_width ${din128_width} \
    din128_signed ${din128_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6821 \
    name sums_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sums_V_0 \
    op interface \
    ports { sums_V_0_address0 { O 6 vector } sums_V_0_ce0 { O 1 bit } sums_V_0_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sums_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6826 \
    name sums_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sums_V_1 \
    op interface \
    ports { sums_V_1_address0 { O 6 vector } sums_V_1_ce0 { O 1 bit } sums_V_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sums_V_1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6822 \
    name cmp59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmp59 \
    op interface \
    ports { cmp59 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6823 \
    name num_of_nodes \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_nodes \
    op interface \
    ports { num_of_nodes { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6824 \
    name cmp39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmp39 \
    op interface \
    ports { cmp39 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6825 \
    name or_ln107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln107 \
    op interface \
    ports { or_ln107 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6827 \
    name embeddings_0_0_0_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_0_0_0_0_0 \
    op interface \
    ports { embeddings_0_0_0_0_0_dout { I 16 vector } embeddings_0_0_0_0_0_empty_n { I 1 bit } embeddings_0_0_0_0_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6828 \
    name embeddings_0_0_0_0_01 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_0_0_0_0_01 \
    op interface \
    ports { embeddings_0_0_0_0_01_dout { I 16 vector } embeddings_0_0_0_0_01_empty_n { I 1 bit } embeddings_0_0_0_0_01_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6829 \
    name cmp39_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmp39_1 \
    op interface \
    ports { cmp39_1 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6830 \
    name embeddings_0_0_0_0_012 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_0_0_0_0_012 \
    op interface \
    ports { embeddings_0_0_0_0_012_dout { I 16 vector } embeddings_0_0_0_0_012_empty_n { I 1 bit } embeddings_0_0_0_0_012_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6831 \
    name embeddings_0_0_0_0_013 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_0_0_0_0_013 \
    op interface \
    ports { embeddings_0_0_0_0_013_dout { I 16 vector } embeddings_0_0_0_0_013_empty_n { I 1 bit } embeddings_0_0_0_0_013_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6832 \
    name h_graph100_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph100_out_0_out \
    op interface \
    ports { h_graph100_out_0_out { O 16 vector } h_graph100_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6833 \
    name h_graph99_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph99_out_0_out \
    op interface \
    ports { h_graph99_out_0_out { O 16 vector } h_graph99_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6834 \
    name h_graph98_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph98_out_0_out \
    op interface \
    ports { h_graph98_out_0_out { O 16 vector } h_graph98_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6835 \
    name h_graph97_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph97_out_0_out \
    op interface \
    ports { h_graph97_out_0_out { O 16 vector } h_graph97_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6836 \
    name h_graph96_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph96_out_0_out \
    op interface \
    ports { h_graph96_out_0_out { O 16 vector } h_graph96_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6837 \
    name h_graph95_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph95_out_0_out \
    op interface \
    ports { h_graph95_out_0_out { O 16 vector } h_graph95_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6838 \
    name h_graph94_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph94_out_0_out \
    op interface \
    ports { h_graph94_out_0_out { O 16 vector } h_graph94_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6839 \
    name h_graph93_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph93_out_0_out \
    op interface \
    ports { h_graph93_out_0_out { O 16 vector } h_graph93_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6840 \
    name h_graph92_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph92_out_0_out \
    op interface \
    ports { h_graph92_out_0_out { O 16 vector } h_graph92_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6841 \
    name h_graph91_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph91_out_0_out \
    op interface \
    ports { h_graph91_out_0_out { O 16 vector } h_graph91_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6842 \
    name h_graph90_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph90_out_0_out \
    op interface \
    ports { h_graph90_out_0_out { O 16 vector } h_graph90_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6843 \
    name h_graph89_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph89_out_0_out \
    op interface \
    ports { h_graph89_out_0_out { O 16 vector } h_graph89_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6844 \
    name h_graph88_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph88_out_0_out \
    op interface \
    ports { h_graph88_out_0_out { O 16 vector } h_graph88_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6845 \
    name h_graph87_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph87_out_0_out \
    op interface \
    ports { h_graph87_out_0_out { O 16 vector } h_graph87_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6846 \
    name h_graph86_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph86_out_0_out \
    op interface \
    ports { h_graph86_out_0_out { O 16 vector } h_graph86_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6847 \
    name h_graph85_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph85_out_0_out \
    op interface \
    ports { h_graph85_out_0_out { O 16 vector } h_graph85_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6848 \
    name h_graph84_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph84_out_0_out \
    op interface \
    ports { h_graph84_out_0_out { O 16 vector } h_graph84_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6849 \
    name h_graph83_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph83_out_0_out \
    op interface \
    ports { h_graph83_out_0_out { O 16 vector } h_graph83_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6850 \
    name h_graph82_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph82_out_0_out \
    op interface \
    ports { h_graph82_out_0_out { O 16 vector } h_graph82_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6851 \
    name h_graph81_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph81_out_0_out \
    op interface \
    ports { h_graph81_out_0_out { O 16 vector } h_graph81_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6852 \
    name h_graph80_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph80_out_0_out \
    op interface \
    ports { h_graph80_out_0_out { O 16 vector } h_graph80_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6853 \
    name h_graph79_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph79_out_0_out \
    op interface \
    ports { h_graph79_out_0_out { O 16 vector } h_graph79_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6854 \
    name h_graph78_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph78_out_0_out \
    op interface \
    ports { h_graph78_out_0_out { O 16 vector } h_graph78_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6855 \
    name h_graph77_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph77_out_0_out \
    op interface \
    ports { h_graph77_out_0_out { O 16 vector } h_graph77_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6856 \
    name h_graph76_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph76_out_0_out \
    op interface \
    ports { h_graph76_out_0_out { O 16 vector } h_graph76_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6857 \
    name h_graph75_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph75_out_0_out \
    op interface \
    ports { h_graph75_out_0_out { O 16 vector } h_graph75_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6858 \
    name h_graph74_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph74_out_0_out \
    op interface \
    ports { h_graph74_out_0_out { O 16 vector } h_graph74_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6859 \
    name h_graph73_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph73_out_0_out \
    op interface \
    ports { h_graph73_out_0_out { O 16 vector } h_graph73_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6860 \
    name h_graph72_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph72_out_0_out \
    op interface \
    ports { h_graph72_out_0_out { O 16 vector } h_graph72_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6861 \
    name h_graph71_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph71_out_0_out \
    op interface \
    ports { h_graph71_out_0_out { O 16 vector } h_graph71_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6862 \
    name h_graph70_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph70_out_0_out \
    op interface \
    ports { h_graph70_out_0_out { O 16 vector } h_graph70_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6863 \
    name h_graph69_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph69_out_0_out \
    op interface \
    ports { h_graph69_out_0_out { O 16 vector } h_graph69_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6864 \
    name h_graph68_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph68_out_0_out \
    op interface \
    ports { h_graph68_out_0_out { O 16 vector } h_graph68_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6865 \
    name h_graph67_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph67_out_0_out \
    op interface \
    ports { h_graph67_out_0_out { O 16 vector } h_graph67_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6866 \
    name h_graph66_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph66_out_0_out \
    op interface \
    ports { h_graph66_out_0_out { O 16 vector } h_graph66_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6867 \
    name h_graph65_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph65_out_0_out \
    op interface \
    ports { h_graph65_out_0_out { O 16 vector } h_graph65_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6868 \
    name h_graph64_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph64_out_0_out \
    op interface \
    ports { h_graph64_out_0_out { O 16 vector } h_graph64_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6869 \
    name h_graph63_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph63_out_0_out \
    op interface \
    ports { h_graph63_out_0_out { O 16 vector } h_graph63_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6870 \
    name h_graph62_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph62_out_0_out \
    op interface \
    ports { h_graph62_out_0_out { O 16 vector } h_graph62_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6871 \
    name h_graph61_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph61_out_0_out \
    op interface \
    ports { h_graph61_out_0_out { O 16 vector } h_graph61_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6872 \
    name h_graph60_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph60_out_0_out \
    op interface \
    ports { h_graph60_out_0_out { O 16 vector } h_graph60_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6873 \
    name h_graph59_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph59_out_0_out \
    op interface \
    ports { h_graph59_out_0_out { O 16 vector } h_graph59_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6874 \
    name h_graph58_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph58_out_0_out \
    op interface \
    ports { h_graph58_out_0_out { O 16 vector } h_graph58_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6875 \
    name h_graph57_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph57_out_0_out \
    op interface \
    ports { h_graph57_out_0_out { O 16 vector } h_graph57_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6876 \
    name h_graph56_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph56_out_0_out \
    op interface \
    ports { h_graph56_out_0_out { O 16 vector } h_graph56_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6877 \
    name h_graph55_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph55_out_0_out \
    op interface \
    ports { h_graph55_out_0_out { O 16 vector } h_graph55_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6878 \
    name h_graph54_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph54_out_0_out \
    op interface \
    ports { h_graph54_out_0_out { O 16 vector } h_graph54_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6879 \
    name h_graph53_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph53_out_0_out \
    op interface \
    ports { h_graph53_out_0_out { O 16 vector } h_graph53_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6880 \
    name h_graph52_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph52_out_0_out \
    op interface \
    ports { h_graph52_out_0_out { O 16 vector } h_graph52_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6881 \
    name h_graph51_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph51_out_0_out \
    op interface \
    ports { h_graph51_out_0_out { O 16 vector } h_graph51_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6882 \
    name h_graph50_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph50_out_0_out \
    op interface \
    ports { h_graph50_out_0_out { O 16 vector } h_graph50_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6883 \
    name h_graph49_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph49_out_0_out \
    op interface \
    ports { h_graph49_out_0_out { O 16 vector } h_graph49_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6884 \
    name h_graph48_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph48_out_0_out \
    op interface \
    ports { h_graph48_out_0_out { O 16 vector } h_graph48_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6885 \
    name h_graph47_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph47_out_0_out \
    op interface \
    ports { h_graph47_out_0_out { O 16 vector } h_graph47_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6886 \
    name h_graph46_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph46_out_0_out \
    op interface \
    ports { h_graph46_out_0_out { O 16 vector } h_graph46_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6887 \
    name h_graph45_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph45_out_0_out \
    op interface \
    ports { h_graph45_out_0_out { O 16 vector } h_graph45_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6888 \
    name h_graph44_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph44_out_0_out \
    op interface \
    ports { h_graph44_out_0_out { O 16 vector } h_graph44_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6889 \
    name h_graph43_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph43_out_0_out \
    op interface \
    ports { h_graph43_out_0_out { O 16 vector } h_graph43_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6890 \
    name h_graph42_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph42_out_0_out \
    op interface \
    ports { h_graph42_out_0_out { O 16 vector } h_graph42_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6891 \
    name h_graph41_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph41_out_0_out \
    op interface \
    ports { h_graph41_out_0_out { O 16 vector } h_graph41_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6892 \
    name h_graph40_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph40_out_0_out \
    op interface \
    ports { h_graph40_out_0_out { O 16 vector } h_graph40_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6893 \
    name h_graph39_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph39_out_0_out \
    op interface \
    ports { h_graph39_out_0_out { O 16 vector } h_graph39_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6894 \
    name h_graph38_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph38_out_0_out \
    op interface \
    ports { h_graph38_out_0_out { O 16 vector } h_graph38_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6895 \
    name h_graph37_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph37_out_0_out \
    op interface \
    ports { h_graph37_out_0_out { O 16 vector } h_graph37_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6896 \
    name h_graph36_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph36_out_0_out \
    op interface \
    ports { h_graph36_out_0_out { O 16 vector } h_graph36_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6897 \
    name h_graph35_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph35_out_0_out \
    op interface \
    ports { h_graph35_out_0_out { O 16 vector } h_graph35_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6898 \
    name h_graph34_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph34_out_0_out \
    op interface \
    ports { h_graph34_out_0_out { O 16 vector } h_graph34_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6899 \
    name h_graph33_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph33_out_0_out \
    op interface \
    ports { h_graph33_out_0_out { O 16 vector } h_graph33_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6900 \
    name h_graph32_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph32_out_0_out \
    op interface \
    ports { h_graph32_out_0_out { O 16 vector } h_graph32_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6901 \
    name h_graph31_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph31_out_0_out \
    op interface \
    ports { h_graph31_out_0_out { O 16 vector } h_graph31_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6902 \
    name h_graph30_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph30_out_0_out \
    op interface \
    ports { h_graph30_out_0_out { O 16 vector } h_graph30_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6903 \
    name h_graph29_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph29_out_0_out \
    op interface \
    ports { h_graph29_out_0_out { O 16 vector } h_graph29_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6904 \
    name h_graph28_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph28_out_0_out \
    op interface \
    ports { h_graph28_out_0_out { O 16 vector } h_graph28_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6905 \
    name h_graph27_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph27_out_0_out \
    op interface \
    ports { h_graph27_out_0_out { O 16 vector } h_graph27_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6906 \
    name h_graph26_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph26_out_0_out \
    op interface \
    ports { h_graph26_out_0_out { O 16 vector } h_graph26_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6907 \
    name h_graph25_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph25_out_0_out \
    op interface \
    ports { h_graph25_out_0_out { O 16 vector } h_graph25_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6908 \
    name h_graph24_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph24_out_0_out \
    op interface \
    ports { h_graph24_out_0_out { O 16 vector } h_graph24_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6909 \
    name h_graph23_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph23_out_0_out \
    op interface \
    ports { h_graph23_out_0_out { O 16 vector } h_graph23_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6910 \
    name h_graph22_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph22_out_0_out \
    op interface \
    ports { h_graph22_out_0_out { O 16 vector } h_graph22_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6911 \
    name h_graph21_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph21_out_0_out \
    op interface \
    ports { h_graph21_out_0_out { O 16 vector } h_graph21_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6912 \
    name h_graph20_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph20_out_0_out \
    op interface \
    ports { h_graph20_out_0_out { O 16 vector } h_graph20_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6913 \
    name h_graph19_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph19_out_0_out \
    op interface \
    ports { h_graph19_out_0_out { O 16 vector } h_graph19_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6914 \
    name h_graph18_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph18_out_0_out \
    op interface \
    ports { h_graph18_out_0_out { O 16 vector } h_graph18_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6915 \
    name h_graph17_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph17_out_0_out \
    op interface \
    ports { h_graph17_out_0_out { O 16 vector } h_graph17_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6916 \
    name h_graph16_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph16_out_0_out \
    op interface \
    ports { h_graph16_out_0_out { O 16 vector } h_graph16_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6917 \
    name h_graph15_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph15_out_0_out \
    op interface \
    ports { h_graph15_out_0_out { O 16 vector } h_graph15_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6918 \
    name h_graph14_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph14_out_0_out \
    op interface \
    ports { h_graph14_out_0_out { O 16 vector } h_graph14_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6919 \
    name h_graph13_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph13_out_0_out \
    op interface \
    ports { h_graph13_out_0_out { O 16 vector } h_graph13_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6920 \
    name h_graph12_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph12_out_0_out \
    op interface \
    ports { h_graph12_out_0_out { O 16 vector } h_graph12_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6921 \
    name h_graph11_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph11_out_0_out \
    op interface \
    ports { h_graph11_out_0_out { O 16 vector } h_graph11_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6922 \
    name h_graph10_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph10_out_0_out \
    op interface \
    ports { h_graph10_out_0_out { O 16 vector } h_graph10_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6923 \
    name h_graph9_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph9_out_0_out \
    op interface \
    ports { h_graph9_out_0_out { O 16 vector } h_graph9_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6924 \
    name h_graph8_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph8_out_0_out \
    op interface \
    ports { h_graph8_out_0_out { O 16 vector } h_graph8_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6925 \
    name h_graph7_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph7_out_0_out \
    op interface \
    ports { h_graph7_out_0_out { O 16 vector } h_graph7_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6926 \
    name h_graph6_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph6_out_0_out \
    op interface \
    ports { h_graph6_out_0_out { O 16 vector } h_graph6_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6927 \
    name h_graph5_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph5_out_0_out \
    op interface \
    ports { h_graph5_out_0_out { O 16 vector } h_graph5_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6928 \
    name h_graph4_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph4_out_0_out \
    op interface \
    ports { h_graph4_out_0_out { O 16 vector } h_graph4_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6929 \
    name h_graph3_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph3_out_0_out \
    op interface \
    ports { h_graph3_out_0_out { O 16 vector } h_graph3_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6930 \
    name h_graph2_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph2_out_0_out \
    op interface \
    ports { h_graph2_out_0_out { O 16 vector } h_graph2_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6931 \
    name h_graph_out_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_graph_out_0_out \
    op interface \
    ports { h_graph_out_0_out { O 16 vector } h_graph_out_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName GIN_compute_graphs_flow_control_loop_pipe_sequential_init_U
set CompName GIN_compute_graphs_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix GIN_compute_graphs_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


