{
  "guid": "clkd",
  "name": "Clock Divider",
  "description": "This algorithm is a simple clock divider, outputting slower clocks from a faster one. The channels can use completely independent clocks, or share clocks.\n\nThere is a shared reset input and a per-channel reset input. If either is active, the channel is reset.",
  "categories": [
    "Clock",
    "Modulation",
    "Sequencing"
  ],
  "short_description": "Divides clocks",
  "use_cases": [
    "Rhythmic pattern generation",
    "Tempo subdivision",
    "Clock synchronization between modules",
    "Metrical and free division of clock signals"
  ],
  "specifications": [
    {
      "name": "Channels",
      "description": "The number of clock channels to process.",
      "min": 1,
      "max": 8
    }
  ],
  "input_ports": [
    {
      "name": "Reset input (shared)",
      "description": "Shared reset input bus that resets all channels if active."
    },
    {
      "name": "Clock Input",
      "description": "Input clock signal to be divided. Each channel can select a different input bus (1-28)."
    }
  ],
  "output_ports": [
    {
      "name": "Clock Output",
      "description": "Output clock signal after division. Each channel can route its output to a specific bus (1-28) or via ES-5 expander."
    }
  ]
}