/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [34:0] celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~((in_data[187] | celloutsig_1_2z[6]) & in_data[120]);
  assign celloutsig_1_10z = ~((celloutsig_1_4z | in_data[174]) & celloutsig_1_0z[4]);
  assign celloutsig_0_30z = ~((celloutsig_0_16z[5] | celloutsig_0_17z) & _00_);
  assign celloutsig_1_7z = celloutsig_1_2z[7] | celloutsig_1_0z[1];
  assign celloutsig_0_24z = _01_ | celloutsig_0_4z;
  assign celloutsig_0_9z = ~(celloutsig_0_2z[0] ^ celloutsig_0_5z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z ^ celloutsig_0_1z[17]);
  assign celloutsig_0_28z = ~(_02_ ^ celloutsig_0_6z[3]);
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _13_ <= 3'h0;
    else _13_ <= { celloutsig_0_2z[5:4], celloutsig_0_0z };
  assign { _02_, _03_[1], _00_ } = _13_;
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_6z[3:1];
  assign { _04_[2], _01_, _04_[0] } = _14_;
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z } / { 1'h1, celloutsig_1_2z[9:5], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_1z = { in_data[77:60], celloutsig_0_0z } / { 1'h1, in_data[63:46] };
  assign celloutsig_1_0z = in_data[102:96] / { 1'h1, in_data[148:143] };
  assign celloutsig_0_6z = { celloutsig_0_1z[18:13], celloutsig_0_4z } / { 1'h1, celloutsig_0_1z[6:5], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[136:134], celloutsig_1_1z } == celloutsig_1_2z[4:1];
  assign celloutsig_0_34z = { celloutsig_0_7z[8:2], celloutsig_0_24z, celloutsig_0_0z } > { celloutsig_0_6z[5], celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_23z };
  assign celloutsig_0_40z = celloutsig_0_19z[30:10] > { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_14z };
  assign celloutsig_0_31z = celloutsig_0_7z[10:6] > celloutsig_0_1z[7:3];
  assign celloutsig_0_3z = celloutsig_0_2z[1] & ~(celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_5z & ~(celloutsig_1_10z);
  assign celloutsig_0_15z = celloutsig_0_1z[16] & ~(celloutsig_0_7z[11]);
  assign celloutsig_1_11z = { in_data[142:139], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_2z[10:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[13:6], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_2z = in_data[122:110] * { celloutsig_1_0z[5:0], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z[10:3], celloutsig_1_1z, celloutsig_1_10z } * { celloutsig_1_15z[9:3], celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_7z };
  assign celloutsig_0_16z = { celloutsig_0_7z[10:5], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_12z } * { celloutsig_0_6z[5:0], celloutsig_0_3z, 1'h0, celloutsig_0_0z };
  assign celloutsig_0_7z = - { in_data[36:27], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_2z[5:1] !== { celloutsig_0_8z[3:2], _02_, _03_[1], _00_ };
  assign celloutsig_0_17z = { celloutsig_0_9z, 1'h0, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z, 1'h0, celloutsig_0_2z } !== { celloutsig_0_16z[6:2], 1'h0, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[36] & in_data[51];
  assign celloutsig_1_1z = in_data[97] & celloutsig_1_0z[1];
  assign celloutsig_0_5z = celloutsig_0_1z[9] & celloutsig_0_2z[2];
  assign celloutsig_0_23z = celloutsig_0_14z & celloutsig_0_6z[6];
  assign celloutsig_0_32z = | { celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z[11:5] };
  assign celloutsig_1_6z = | celloutsig_1_0z[2:0];
  assign celloutsig_0_4z = ^ { in_data[35:25], celloutsig_0_3z };
  assign celloutsig_1_9z = ^ in_data[129:125];
  assign celloutsig_0_13z = ^ { celloutsig_0_1z[16:9], 1'h0, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_6z[5:3], celloutsig_0_3z } >> { celloutsig_0_7z[2:1], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_19z = { in_data[24:8], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_2z } >> { celloutsig_0_16z[6:1], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[16:10] >> { in_data[63:60], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = { _02_, _03_[1], _00_, celloutsig_0_4z } >>> { celloutsig_0_7z[1], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_39z = { in_data[32:28], celloutsig_0_17z } ^ { celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_15z };
  assign { _03_[2], _03_[0] } = { _02_, _00_ };
  assign _04_[1] = _01_;
  assign { out_data[128], out_data[105:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
