Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 23 18:32:47 2025
| Host         : DESKTOP-VFU7CPR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP48A1_S_timing_summary_routed.rpt -pb DSP48A1_S_timing_summary_routed.pb -rpx DSP48A1_S_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP48A1_S
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 103 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.056        0.000                      0                   87        0.205        0.000                      0                   87        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.056        0.000                      0                   87        0.205        0.000                      0                   87        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 ADDER_1/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADDER_2/in1_reg_reg/C[34]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.391ns (52.366%)  route 1.265ns (47.634%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.336     4.381    ADDER_1/CLK
    SLICE_X150Y120       FDRE                                         r  ADDER_1/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y120       FDRE (Prop_fdre_C_Q)         0.393     4.774 r  ADDER_1/in2_reg_reg[1]/Q
                         net (fo=1, routed)           0.610     5.384    ADDER_1/in2_reg[1]
    SLICE_X152Y120       LUT2 (Prop_lut2_I1_O)        0.097     5.481 r  ADDER_1/in1_reg_reg_i_22/O
                         net (fo=1, routed)           0.000     5.481    ADDER_1/in1_reg_reg_i_22_n_0
    SLICE_X152Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.883 r  ADDER_1/in1_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.883    ADDER_1/in1_reg_reg_i_5_n_0
    SLICE_X152Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.975 r  ADDER_1/in1_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.975    ADDER_1/in1_reg_reg_i_4_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.067 r  ADDER_1/in1_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.067    ADDER_1/in1_reg_reg_i_3_n_0
    SLICE_X152Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.159 r  ADDER_1/in1_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.159    ADDER_1/in1_reg_reg_i_2_n_0
    SLICE_X152Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.382 r  ADDER_1/in1_reg_reg_i_1/O[1]
                         net (fo=2, routed)           0.655     7.037    ADDER_2/in1_reg_reg[16][17]
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.311    14.200    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
                         clock pessimism              0.215    14.416    
                         clock uncertainty           -0.035    14.380    
    DSP48_X8Y48          DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -0.287    14.093    ADDER_2/in1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 ADDER_1/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADDER_2/in1_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.391ns (56.615%)  route 1.066ns (43.385%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.336     4.381    ADDER_1/CLK
    SLICE_X150Y120       FDRE                                         r  ADDER_1/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y120       FDRE (Prop_fdre_C_Q)         0.393     4.774 r  ADDER_1/in2_reg_reg[1]/Q
                         net (fo=1, routed)           0.610     5.384    ADDER_1/in2_reg[1]
    SLICE_X152Y120       LUT2 (Prop_lut2_I1_O)        0.097     5.481 r  ADDER_1/in1_reg_reg_i_22/O
                         net (fo=1, routed)           0.000     5.481    ADDER_1/in1_reg_reg_i_22_n_0
    SLICE_X152Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.883 r  ADDER_1/in1_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.883    ADDER_1/in1_reg_reg_i_5_n_0
    SLICE_X152Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.975 r  ADDER_1/in1_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.975    ADDER_1/in1_reg_reg_i_4_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.067 r  ADDER_1/in1_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.067    ADDER_1/in1_reg_reg_i_3_n_0
    SLICE_X152Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.159 r  ADDER_1/in1_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.159    ADDER_1/in1_reg_reg_i_2_n_0
    SLICE_X152Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.382 r  ADDER_1/in1_reg_reg_i_1/O[1]
                         net (fo=2, routed)           0.456     6.838    ADDER_2/in1_reg_reg[16][17]
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.311    14.200    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
                         clock pessimism              0.215    14.416    
                         clock uncertainty           -0.035    14.380    
    DSP48_X8Y48          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.373    14.007    ADDER_2/in1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.007    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 ADDER_1/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADDER_2/in1_reg_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 1.299ns (51.233%)  route 1.236ns (48.767%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.336     4.381    ADDER_1/CLK
    SLICE_X150Y120       FDRE                                         r  ADDER_1/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y120       FDRE (Prop_fdre_C_Q)         0.393     4.774 r  ADDER_1/in2_reg_reg[1]/Q
                         net (fo=1, routed)           0.610     5.384    ADDER_1/in2_reg[1]
    SLICE_X152Y120       LUT2 (Prop_lut2_I1_O)        0.097     5.481 r  ADDER_1/in1_reg_reg_i_22/O
                         net (fo=1, routed)           0.000     5.481    ADDER_1/in1_reg_reg_i_22_n_0
    SLICE_X152Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.883 r  ADDER_1/in1_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.883    ADDER_1/in1_reg_reg_i_5_n_0
    SLICE_X152Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.975 r  ADDER_1/in1_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.975    ADDER_1/in1_reg_reg_i_4_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.067 r  ADDER_1/in1_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.067    ADDER_1/in1_reg_reg_i_3_n_0
    SLICE_X152Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.290 r  ADDER_1/in1_reg_reg_i_2/O[1]
                         net (fo=2, routed)           0.626     6.916    ADDER_2/in1_reg_reg[16][13]
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.311    14.200    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
                         clock pessimism              0.215    14.416    
                         clock uncertainty           -0.035    14.380    
    DSP48_X8Y48          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -0.287    14.093    ADDER_2/in1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 ADDER_2/in1_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.962ns (72.074%)  route 0.760ns (27.926%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.409     4.455    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.784 r  ADDER_2/in1_reg_reg/P[1]
                         net (fo=2, routed)           0.753     5.537    ADDER_2/in1_reg_reg_n_104
    SLICE_X151Y119       LUT2 (Prop_lut2_I0_O)        0.097     5.634 r  ADDER_2/P[3]_i_4/O
                         net (fo=1, routed)           0.000     5.634    ADDER_2/P[3]_i_4_n_0
    SLICE_X151Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.046 r  ADDER_2/P_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.046    ADDER_2/P_reg[3]_i_1_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.135 r  ADDER_2/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    ADDER_2/P_reg[7]_i_1_n_0
    SLICE_X151Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.224 r  ADDER_2/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    ADDER_2/P_reg[11]_i_1_n_0
    SLICE_X151Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.313 r  ADDER_2/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.313    ADDER_2/P_reg[15]_i_1_n_0
    SLICE_X151Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  ADDER_2/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.402    ADDER_2/P_reg[19]_i_1_n_0
    SLICE_X151Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  ADDER_2/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.498    ADDER_2/P_reg[23]_i_1_n_0
    SLICE_X151Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.587 r  ADDER_2/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.587    ADDER_2/P_reg[27]_i_1_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.676 r  ADDER_2/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.676    ADDER_2/P_reg[31]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.765 r  ADDER_2/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.765    ADDER_2/P_reg[35]_i_1_n_0
    SLICE_X151Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  ADDER_2/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    ADDER_2/P_reg[39]_i_1_n_0
    SLICE_X151Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.943 r  ADDER_2/P_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    ADDER_2/P_reg[43]_i_1_n_0
    SLICE_X151Y130       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.177 r  ADDER_2/P_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.177    adder2_out[47]
    SLICE_X151Y130       FDRE                                         r  P_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.238    14.127    clk_IBUF_BUFG
    SLICE_X151Y130       FDRE                                         r  P_reg[47]/C
                         clock pessimism              0.215    14.343    
                         clock uncertainty           -0.035    14.307    
    SLICE_X151Y130       FDRE (Setup_fdre_C_D)        0.056    14.363    P_reg[47]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 ADDER_2/in1_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 1.958ns (72.033%)  route 0.760ns (27.967%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.409     4.455    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.784 r  ADDER_2/in1_reg_reg/P[1]
                         net (fo=2, routed)           0.753     5.537    ADDER_2/in1_reg_reg_n_104
    SLICE_X151Y119       LUT2 (Prop_lut2_I0_O)        0.097     5.634 r  ADDER_2/P[3]_i_4/O
                         net (fo=1, routed)           0.000     5.634    ADDER_2/P[3]_i_4_n_0
    SLICE_X151Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.046 r  ADDER_2/P_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.046    ADDER_2/P_reg[3]_i_1_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.135 r  ADDER_2/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    ADDER_2/P_reg[7]_i_1_n_0
    SLICE_X151Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.224 r  ADDER_2/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    ADDER_2/P_reg[11]_i_1_n_0
    SLICE_X151Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.313 r  ADDER_2/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.313    ADDER_2/P_reg[15]_i_1_n_0
    SLICE_X151Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  ADDER_2/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.402    ADDER_2/P_reg[19]_i_1_n_0
    SLICE_X151Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  ADDER_2/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.498    ADDER_2/P_reg[23]_i_1_n_0
    SLICE_X151Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.587 r  ADDER_2/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.587    ADDER_2/P_reg[27]_i_1_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.676 r  ADDER_2/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.676    ADDER_2/P_reg[31]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.765 r  ADDER_2/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.765    ADDER_2/P_reg[35]_i_1_n_0
    SLICE_X151Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  ADDER_2/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    ADDER_2/P_reg[39]_i_1_n_0
    SLICE_X151Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.943 r  ADDER_2/P_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    ADDER_2/P_reg[43]_i_1_n_0
    SLICE_X151Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.173 r  ADDER_2/P_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.173    adder2_out[45]
    SLICE_X151Y130       FDRE                                         r  P_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.238    14.127    clk_IBUF_BUFG
    SLICE_X151Y130       FDRE                                         r  P_reg[45]/C
                         clock pessimism              0.215    14.343    
                         clock uncertainty           -0.035    14.307    
    SLICE_X151Y130       FDRE (Setup_fdre_C_D)        0.056    14.363    P_reg[45]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 ADDER_2/in1_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.909ns (71.519%)  route 0.760ns (28.481%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.409     4.455    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.784 r  ADDER_2/in1_reg_reg/P[1]
                         net (fo=2, routed)           0.753     5.537    ADDER_2/in1_reg_reg_n_104
    SLICE_X151Y119       LUT2 (Prop_lut2_I0_O)        0.097     5.634 r  ADDER_2/P[3]_i_4/O
                         net (fo=1, routed)           0.000     5.634    ADDER_2/P[3]_i_4_n_0
    SLICE_X151Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.046 r  ADDER_2/P_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.046    ADDER_2/P_reg[3]_i_1_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.135 r  ADDER_2/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    ADDER_2/P_reg[7]_i_1_n_0
    SLICE_X151Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.224 r  ADDER_2/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    ADDER_2/P_reg[11]_i_1_n_0
    SLICE_X151Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.313 r  ADDER_2/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.313    ADDER_2/P_reg[15]_i_1_n_0
    SLICE_X151Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  ADDER_2/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.402    ADDER_2/P_reg[19]_i_1_n_0
    SLICE_X151Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  ADDER_2/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.498    ADDER_2/P_reg[23]_i_1_n_0
    SLICE_X151Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.587 r  ADDER_2/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.587    ADDER_2/P_reg[27]_i_1_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.676 r  ADDER_2/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.676    ADDER_2/P_reg[31]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.765 r  ADDER_2/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.765    ADDER_2/P_reg[35]_i_1_n_0
    SLICE_X151Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  ADDER_2/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    ADDER_2/P_reg[39]_i_1_n_0
    SLICE_X151Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.943 r  ADDER_2/P_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    ADDER_2/P_reg[43]_i_1_n_0
    SLICE_X151Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.124 r  ADDER_2/P_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.124    adder2_out[46]
    SLICE_X151Y130       FDRE                                         r  P_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.238    14.127    clk_IBUF_BUFG
    SLICE_X151Y130       FDRE                                         r  P_reg[46]/C
                         clock pessimism              0.215    14.343    
                         clock uncertainty           -0.035    14.307    
    SLICE_X151Y130       FDRE (Setup_fdre_C_D)        0.056    14.363    P_reg[46]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 ADDER_1/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADDER_2/in1_reg_reg/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 1.233ns (49.719%)  route 1.247ns (50.281%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.336     4.381    ADDER_1/CLK
    SLICE_X150Y120       FDRE                                         r  ADDER_1/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y120       FDRE (Prop_fdre_C_Q)         0.393     4.774 r  ADDER_1/in2_reg_reg[1]/Q
                         net (fo=1, routed)           0.610     5.384    ADDER_1/in2_reg[1]
    SLICE_X152Y120       LUT2 (Prop_lut2_I1_O)        0.097     5.481 r  ADDER_1/in1_reg_reg_i_22/O
                         net (fo=1, routed)           0.000     5.481    ADDER_1/in1_reg_reg_i_22_n_0
    SLICE_X152Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.883 r  ADDER_1/in1_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.883    ADDER_1/in1_reg_reg_i_5_n_0
    SLICE_X152Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.975 r  ADDER_1/in1_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.975    ADDER_1/in1_reg_reg_i_4_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.067 r  ADDER_1/in1_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.067    ADDER_1/in1_reg_reg_i_3_n_0
    SLICE_X152Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.224 r  ADDER_1/in1_reg_reg_i_2/O[0]
                         net (fo=2, routed)           0.637     6.861    ADDER_2/in1_reg_reg[16][12]
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.311    14.200    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
                         clock pessimism              0.215    14.416    
                         clock uncertainty           -0.035    14.380    
    DSP48_X8Y48          DSP48E1 (Setup_dsp48e1_CLK_C[29])
                                                     -0.280    14.100    ADDER_2/in1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 ADDER_1/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADDER_2/in1_reg_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 1.313ns (53.290%)  route 1.151ns (46.710%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.336     4.381    ADDER_1/CLK
    SLICE_X150Y120       FDRE                                         r  ADDER_1/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y120       FDRE (Prop_fdre_C_Q)         0.393     4.774 r  ADDER_1/in2_reg_reg[1]/Q
                         net (fo=1, routed)           0.610     5.384    ADDER_1/in2_reg[1]
    SLICE_X152Y120       LUT2 (Prop_lut2_I1_O)        0.097     5.481 r  ADDER_1/in1_reg_reg_i_22/O
                         net (fo=1, routed)           0.000     5.481    ADDER_1/in1_reg_reg_i_22_n_0
    SLICE_X152Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.883 r  ADDER_1/in1_reg_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.883    ADDER_1/in1_reg_reg_i_5_n_0
    SLICE_X152Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.975 r  ADDER_1/in1_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.975    ADDER_1/in1_reg_reg_i_4_n_0
    SLICE_X152Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.067 r  ADDER_1/in1_reg_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.067    ADDER_1/in1_reg_reg_i_3_n_0
    SLICE_X152Y123       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.304 r  ADDER_1/in1_reg_reg_i_2/O[3]
                         net (fo=2, routed)           0.541     6.845    ADDER_2/in1_reg_reg[16][15]
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.311    14.200    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
                         clock pessimism              0.215    14.416    
                         clock uncertainty           -0.035    14.380    
    DSP48_X8Y48          DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -0.293    14.087    ADDER_2/in1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 ADDER_2/in1_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 1.887ns (71.283%)  route 0.760ns (28.717%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 14.127 - 10.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.409     4.455    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.784 r  ADDER_2/in1_reg_reg/P[1]
                         net (fo=2, routed)           0.753     5.537    ADDER_2/in1_reg_reg_n_104
    SLICE_X151Y119       LUT2 (Prop_lut2_I0_O)        0.097     5.634 r  ADDER_2/P[3]_i_4/O
                         net (fo=1, routed)           0.000     5.634    ADDER_2/P[3]_i_4_n_0
    SLICE_X151Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.046 r  ADDER_2/P_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.046    ADDER_2/P_reg[3]_i_1_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.135 r  ADDER_2/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    ADDER_2/P_reg[7]_i_1_n_0
    SLICE_X151Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.224 r  ADDER_2/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    ADDER_2/P_reg[11]_i_1_n_0
    SLICE_X151Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.313 r  ADDER_2/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.313    ADDER_2/P_reg[15]_i_1_n_0
    SLICE_X151Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  ADDER_2/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.402    ADDER_2/P_reg[19]_i_1_n_0
    SLICE_X151Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  ADDER_2/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.498    ADDER_2/P_reg[23]_i_1_n_0
    SLICE_X151Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.587 r  ADDER_2/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.587    ADDER_2/P_reg[27]_i_1_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.676 r  ADDER_2/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.676    ADDER_2/P_reg[31]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.765 r  ADDER_2/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.765    ADDER_2/P_reg[35]_i_1_n_0
    SLICE_X151Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  ADDER_2/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    ADDER_2/P_reg[39]_i_1_n_0
    SLICE_X151Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.943 r  ADDER_2/P_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    ADDER_2/P_reg[43]_i_1_n_0
    SLICE_X151Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.102 r  ADDER_2/P_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.102    adder2_out[44]
    SLICE_X151Y130       FDRE                                         r  P_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.238    14.127    clk_IBUF_BUFG
    SLICE_X151Y130       FDRE                                         r  P_reg[44]/C
                         clock pessimism              0.215    14.343    
                         clock uncertainty           -0.035    14.307    
    SLICE_X151Y130       FDRE (Setup_fdre_C_D)        0.056    14.363    P_reg[44]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 ADDER_2/in1_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.873ns (71.130%)  route 0.760ns (28.870%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 14.126 - 10.000 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.409     4.455    ADDER_2/CLK
    DSP48_X8Y48          DSP48E1                                      r  ADDER_2/in1_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y48          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.329     4.784 r  ADDER_2/in1_reg_reg/P[1]
                         net (fo=2, routed)           0.753     5.537    ADDER_2/in1_reg_reg_n_104
    SLICE_X151Y119       LUT2 (Prop_lut2_I0_O)        0.097     5.634 r  ADDER_2/P[3]_i_4/O
                         net (fo=1, routed)           0.000     5.634    ADDER_2/P[3]_i_4_n_0
    SLICE_X151Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.046 r  ADDER_2/P_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.046    ADDER_2/P_reg[3]_i_1_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.135 r  ADDER_2/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    ADDER_2/P_reg[7]_i_1_n_0
    SLICE_X151Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.224 r  ADDER_2/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    ADDER_2/P_reg[11]_i_1_n_0
    SLICE_X151Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.313 r  ADDER_2/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.313    ADDER_2/P_reg[15]_i_1_n_0
    SLICE_X151Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  ADDER_2/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.402    ADDER_2/P_reg[19]_i_1_n_0
    SLICE_X151Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  ADDER_2/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.498    ADDER_2/P_reg[23]_i_1_n_0
    SLICE_X151Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.587 r  ADDER_2/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.587    ADDER_2/P_reg[27]_i_1_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.676 r  ADDER_2/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.676    ADDER_2/P_reg[31]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.765 r  ADDER_2/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.765    ADDER_2/P_reg[35]_i_1_n_0
    SLICE_X151Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  ADDER_2/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.854    ADDER_2/P_reg[39]_i_1_n_0
    SLICE_X151Y129       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.088 r  ADDER_2/P_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.088    adder2_out[43]
    SLICE_X151Y129       FDRE                                         r  P_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.237    14.126    clk_IBUF_BUFG
    SLICE_X151Y129       FDRE                                         r  P_reg[43]/C
                         clock pessimism              0.215    14.342    
                         clock uncertainty           -0.035    14.306    
    SLICE_X151Y129       FDRE (Setup_fdre_C_D)        0.056    14.362    P_reg[43]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  7.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.275ns (85.137%)  route 0.048ns (14.863%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.612     1.604    ADDER_2/CLK
    SLICE_X150Y119       FDRE                                         r  ADDER_2/in2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y119       FDRE (Prop_fdre_C_Q)         0.164     1.768 r  ADDER_2/in2_reg_reg[2]/Q
                         net (fo=1, routed)           0.048     1.816    ADDER_2/in2_reg_reg_n_0_[2]
    SLICE_X151Y119       LUT2 (Prop_lut2_I1_O)        0.045     1.861 r  ADDER_2/P[3]_i_3/O
                         net (fo=1, routed)           0.000     1.861    ADDER_2/P[3]_i_3_n_0
    SLICE_X151Y119       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.927 r  ADDER_2/P_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.927    adder2_out[2]
    SLICE_X151Y119       FDRE                                         r  P_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.882     2.123    clk_IBUF_BUFG
    SLICE_X151Y119       FDRE                                         r  P_reg[2]/C
                         clock pessimism             -0.506     1.617    
    SLICE_X151Y119       FDRE (Hold_fdre_C_D)         0.105     1.722    P_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.352%)  route 0.122ns (32.648%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.611     1.603    ADDER_2/CLK
    SLICE_X153Y128       FDRE                                         r  ADDER_2/in2_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y128       FDRE (Prop_fdre_C_Q)         0.141     1.744 r  ADDER_2/in2_reg_reg[38]/Q
                         net (fo=1, routed)           0.122     1.866    ADDER_2/in2_reg_reg_n_0_[38]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.977 r  ADDER_2/P_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    adder2_out[38]
    SLICE_X151Y128       FDRE                                         r  P_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.880     2.121    clk_IBUF_BUFG
    SLICE_X151Y128       FDRE                                         r  P_reg[38]/C
                         clock pessimism             -0.483     1.638    
    SLICE_X151Y128       FDRE (Hold_fdre_C_D)         0.105     1.743    P_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.274ns (76.965%)  route 0.082ns (23.035%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.612     1.604    ADDER_2/CLK
    SLICE_X150Y119       FDRE                                         r  ADDER_2/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y119       FDRE (Prop_fdre_C_Q)         0.164     1.768 r  ADDER_2/in2_reg_reg[1]/Q
                         net (fo=1, routed)           0.082     1.850    ADDER_2/in2_reg_reg_n_0_[1]
    SLICE_X151Y119       LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  ADDER_2/P[3]_i_4/O
                         net (fo=1, routed)           0.000     1.895    ADDER_2/P[3]_i_4_n_0
    SLICE_X151Y119       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.960 r  ADDER_2/P_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    adder2_out[1]
    SLICE_X151Y119       FDRE                                         r  P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.882     2.123    clk_IBUF_BUFG
    SLICE_X151Y119       FDRE                                         r  P_reg[1]/C
                         clock pessimism             -0.506     1.617    
    SLICE_X151Y119       FDRE (Hold_fdre_C_D)         0.105     1.722    P_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.308ns (86.515%)  route 0.048ns (13.485%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.612     1.604    ADDER_2/CLK
    SLICE_X150Y119       FDRE                                         r  ADDER_2/in2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y119       FDRE (Prop_fdre_C_Q)         0.164     1.768 r  ADDER_2/in2_reg_reg[2]/Q
                         net (fo=1, routed)           0.048     1.816    ADDER_2/in2_reg_reg_n_0_[2]
    SLICE_X151Y119       LUT2 (Prop_lut2_I1_O)        0.045     1.861 r  ADDER_2/P[3]_i_3/O
                         net (fo=1, routed)           0.000     1.861    ADDER_2/P[3]_i_3_n_0
    SLICE_X151Y119       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.960 r  ADDER_2/P_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    adder2_out[3]
    SLICE_X151Y119       FDRE                                         r  P_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.882     2.123    clk_IBUF_BUFG
    SLICE_X151Y119       FDRE                                         r  P_reg[3]/C
                         clock pessimism             -0.506     1.617    
    SLICE_X151Y119       FDRE (Hold_fdre_C_D)         0.105     1.722    P_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.279ns (77.498%)  route 0.081ns (22.502%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.608     1.600    ADDER_2/CLK
    SLICE_X150Y126       FDRE                                         r  ADDER_2/in2_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y126       FDRE (Prop_fdre_C_Q)         0.164     1.764 r  ADDER_2/in2_reg_reg[28]/Q
                         net (fo=1, routed)           0.081     1.845    ADDER_2/in2_reg_reg_n_0_[28]
    SLICE_X151Y126       LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  ADDER_2/P[31]_i_5/O
                         net (fo=1, routed)           0.000     1.890    ADDER_2/P[31]_i_5_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.960 r  ADDER_2/P_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    adder2_out[28]
    SLICE_X151Y126       FDRE                                         r  P_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.877     2.118    clk_IBUF_BUFG
    SLICE_X151Y126       FDRE                                         r  P_reg[28]/C
                         clock pessimism             -0.505     1.613    
    SLICE_X151Y126       FDRE (Hold_fdre_C_D)         0.105     1.718    P_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (68.991%)  route 0.123ns (31.009%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.611     1.603    ADDER_2/CLK
    SLICE_X152Y128       FDRE                                         r  ADDER_2/in2_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y128       FDRE (Prop_fdre_C_Q)         0.164     1.767 r  ADDER_2/in2_reg_reg[37]/Q
                         net (fo=1, routed)           0.123     1.890    ADDER_2/in2_reg_reg_n_0_[37]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.000 r  ADDER_2/P_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.000    adder2_out[37]
    SLICE_X151Y128       FDRE                                         r  P_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.880     2.121    clk_IBUF_BUFG
    SLICE_X151Y128       FDRE                                         r  P_reg[37]/C
                         clock pessimism             -0.483     1.638    
    SLICE_X151Y128       FDRE (Hold_fdre_C_D)         0.105     1.743    P_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.061%)  route 0.105ns (27.939%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.607     1.599    ADDER_2/CLK
    SLICE_X150Y125       FDRE                                         r  ADDER_2/in2_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y125       FDRE (Prop_fdre_C_Q)         0.164     1.763 r  ADDER_2/in2_reg_reg[31]/Q
                         net (fo=1, routed)           0.105     1.869    ADDER_2/in2_reg_reg_n_0_[31]
    SLICE_X151Y126       LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  ADDER_2/P[31]_i_2/O
                         net (fo=1, routed)           0.000     1.914    ADDER_2/P[31]_i_2_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.977 r  ADDER_2/P_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.977    adder2_out[31]
    SLICE_X151Y126       FDRE                                         r  P_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.877     2.118    clk_IBUF_BUFG
    SLICE_X151Y126       FDRE                                         r  P_reg[31]/C
                         clock pessimism             -0.505     1.613    
    SLICE_X151Y126       FDRE (Hold_fdre_C_D)         0.105     1.718    P_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.272ns (72.061%)  route 0.105ns (27.939%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.611     1.603    ADDER_2/CLK
    SLICE_X150Y129       FDRE                                         r  ADDER_2/in2_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.164     1.767 r  ADDER_2/in2_reg_reg[43]/Q
                         net (fo=1, routed)           0.105     1.873    ADDER_2/in2_reg_reg_n_0_[43]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.981 r  ADDER_2/P_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.981    adder2_out[43]
    SLICE_X151Y129       FDRE                                         r  P_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.881     2.122    clk_IBUF_BUFG
    SLICE_X151Y129       FDRE                                         r  P_reg[43]/C
                         clock pessimism             -0.506     1.616    
    SLICE_X151Y129       FDRE (Hold_fdre_C_D)         0.105     1.721    P_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.279ns (73.141%)  route 0.102ns (26.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.611     1.603    ADDER_2/CLK
    SLICE_X150Y129       FDRE                                         r  ADDER_2/in2_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.164     1.767 r  ADDER_2/in2_reg_reg[40]/Q
                         net (fo=1, routed)           0.102     1.870    ADDER_2/in2_reg_reg_n_0_[40]
    SLICE_X151Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.985 r  ADDER_2/P_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    adder2_out[40]
    SLICE_X151Y129       FDRE                                         r  P_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.881     2.122    clk_IBUF_BUFG
    SLICE_X151Y129       FDRE                                         r  P_reg[40]/C
                         clock pessimism             -0.506     1.616    
    SLICE_X151Y129       FDRE (Hold_fdre_C_D)         0.105     1.721    P_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ADDER_2/in2_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.285ns (69.998%)  route 0.122ns (30.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.611     1.603    ADDER_2/CLK
    SLICE_X153Y128       FDRE                                         r  ADDER_2/in2_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y128       FDRE (Prop_fdre_C_Q)         0.141     1.744 r  ADDER_2/in2_reg_reg[38]/Q
                         net (fo=1, routed)           0.122     1.866    ADDER_2/in2_reg_reg_n_0_[38]
    SLICE_X151Y128       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.010 r  ADDER_2/P_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.010    adder2_out[39]
    SLICE_X151Y128       FDRE                                         r  P_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.880     2.121    clk_IBUF_BUFG
    SLICE_X151Y128       FDRE                                         r  P_reg[39]/C
                         clock pessimism             -0.483     1.638    
    SLICE_X151Y128       FDRE (Hold_fdre_C_D)         0.105     1.743    P_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y48     ADDER_2/in1_reg_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y120  ADDER_1/in1_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y123  ADDER_1/in1_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y125  ADDER_1/in1_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X154Y128  ADDER_1/in1_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y127  ADDER_1/in1_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y123  ADDER_1/in1_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y123  ADDER_1/in1_reg_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y128  ADDER_1/in1_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y128  ADDER_1/in1_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y127  ADDER_1/in1_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y128  ADDER_1/in1_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y128  ADDER_1/in1_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y121  ADDER_1/in1_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y121  ADDER_1/in1_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y122  ADDER_1/in1_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y122  ADDER_1/in1_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y122  ADDER_1/in1_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y122  ADDER_1/in1_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y119  ADDER_2/in2_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y119  ADDER_2/in2_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y119  ADDER_2/in2_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y120  ADDER_1/in1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y120  ADDER_1/in1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y123  ADDER_1/in1_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y125  ADDER_1/in1_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y128  ADDER_1/in1_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y127  ADDER_1/in1_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y123  ADDER_1/in1_reg_reg[14]/C



