# FIR Filter - Verilog

A [Finite impulse response](https://en.wikipedia.org/wiki/Finite_impulse_response) filter written in Verilog and simulated with [PyVerilator](https://github.com/csail-csg/pyverilator). Coefficients are configured for a moving average by default. 

## Real-Time Simulation Visualization

![](https://github.com/clancy-mitchell/verilog-fir-filter/blob/main/fir.gif)

