#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 10 11:39:14 2025
# Process ID: 24484
# Current directory: C:/Users/mackr/426_Finial/Lab_3_426
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15580 C:\Users\mackr\426_Finial\Lab_3_426\Lab_3_426.xpr
# Log file: C:/Users/mackr/426_Finial/Lab_3_426/vivado.log
# Journal file: C:/Users/mackr/426_Finial/Lab_3_426\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/xsim.dir/tb_mips_pipeline_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 10 11:39:46 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   MIPS CPU TESTBENCH - USING ASSEMBLED OPCODES
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Number of opcodes loaded: 8
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Program size: 16 bytes
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Loaded Opcodes:
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [0] 0x0060
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [1] 0x1228
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [2] 0x24F0
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [3] 0x34F8
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [4] 0x74E0
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [5] 0x422A
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [6] 0x5231
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [7] 0xA485
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Starting CPU execution...
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 0 ---
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0004
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0040  R1=0x1010  R2=0x000F  R3=0x00F0
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0010  R6=0x0005  R7=0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 5 ---
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x000E
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0080  R1=0x003B  R2=0x0014  R3=0x00F0
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0010  R6=0x0005  R7=0x000F
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   [PASS] Sequential PC increment
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 10 ---
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0018
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0080  R1=0x003B  R2=0x0080  R3=0x00F0
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 15 ---
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0022
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0100  R1=0x003B  R2=0x0080  R3=0x0001
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 20 ---
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x002C
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0050  R1=0x003B  R2=0x0080  R3=0x0001
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 25 ---
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0036
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x00A0  R1=0x003B  R2=0x0080  R3=0x0001
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 30 ---
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0040
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x1000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 35 ---
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x004A
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x2000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 40 ---
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0054
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0A00  R1=0x003B  R2=0x0080  R3=0x0001
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 45 ---
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x005E
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x1400  R1=0x003B  R2=0x0080  R3=0x0001
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 50 ---
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0068
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 55 ---
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0072
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 60 ---
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x007C
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x4000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 65 ---
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0086
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x8000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 70 ---
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x0090
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 75 ---
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x009A
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 80 ---
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x00A4
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 85 ---
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x00AE
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 90 ---
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x00B8
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: --- CYCLE 95 ---
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   PC: 0x00C2
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R0=0x0000  R1=0x003B  R2=0x0080  R3=0x0001
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   R4=0x0000  R5=0x0020  R6=0x0005  R7=0x000F
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.078 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1021.078 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 10 11:41:18 2025...
