sv xil_defaultlib "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog jtag_axi "../../../ipstatic/jtag_axi/hdl/jtag_axi_v1_1_rfs.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog jtag_axi "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/sim/risc_jtag_axi4_lite.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog blk_mem_gen_v8_3_2 "../../../ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog blk_mem_gen_v8_3_2 "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_registers_memory/sim/risc_registers_memory.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_clock_internal/risc_clock_internal_clk_wiz.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_clock_internal/risc_clock_internal.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external_clk_wiz.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_clock_external/risc_clock_external.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog blk_mem_gen_v8_3_2 "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_shared_memory_8K/sim/risc_shared_memory_8K.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/sim/risc_vio.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog blk_mem_gen_v8_3_2 "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_program_memory/sim/risc_program_memory.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/sim/risc_ila.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog blk_mem_gen_v8_3_2 "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_data_memory/sim/risc_data_memory.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_pkg.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/logic_axi4_lite_if.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_stack.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite_wrapper.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode_pkg.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_alu_pkg.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_registers.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_interrupt_controller.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_instruction_decode.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_clocking.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_axi_driver.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_alu.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_axi_slave_driver.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
sv xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_core_verilog_wrapper.sv" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/hdl/risc_v0_1.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"
verilog xil_defaultlib "../../../../RISC.srcs/sources_1/ip/risc_0/sim/risc_0.v" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ila_v6_1_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_ila/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_jtag_axi4_lite/xsdbs_v1_0_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/ltlib_v1_0_0/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/vio_v3_0_11/hdl" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbm_v1_1_2/hdl/verilog" --include "../../../../RISC.srcs/sources_1/ip/risc_0/src/risc_vio/xsdbs_v1_0_2/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3_0"

verilog xil_defaultlib "glbl.v"

nosort
