multiline_comment|/*&n; *  ATI Mach64 CT/VT/GT/LT Support&n; */
macro_line|#include &lt;linux/fb.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;video/mach64.h&gt;
macro_line|#include &quot;atyfb.h&quot;
DECL|macro|DEBUG
macro_line|#undef DEBUG
r_static
r_int
id|aty_valid_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|vclk_per
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
suffix:semicolon
r_static
r_int
id|aty_dsp_gt
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|bpp
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
suffix:semicolon
r_static
r_int
id|aty_var_to_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|vclk_per
comma
id|u8
id|bpp
comma
r_union
id|aty_pll
op_star
id|pll
)paren
suffix:semicolon
r_static
id|u32
id|aty_pll_ct_to_var
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
r_const
r_union
id|aty_pll
op_star
id|pll
)paren
suffix:semicolon
multiline_comment|/* ------------------------------------------------------------------------- */
multiline_comment|/*&n;     *  PLL programming (Mach64 CT family)&n;     */
DECL|function|aty_dsp_gt
r_static
r_int
id|aty_dsp_gt
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|bpp
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u32
id|dsp_xclks_per_row
comma
id|dsp_loop_latency
comma
id|dsp_precision
comma
id|dsp_off
comma
id|dsp_on
suffix:semicolon
id|u32
id|xclks_per_row
comma
id|fifo_off
comma
id|fifo_on
comma
id|y
comma
id|fifo_size
suffix:semicolon
id|u32
id|memcntl
comma
id|n
comma
id|t_pfc
comma
id|t_rp
comma
id|t_ras
comma
id|t_rcd
comma
id|t_crd
comma
id|t_rcc
comma
id|t_lat
suffix:semicolon
macro_line|#ifdef DEBUG
id|printk
c_func
(paren
id|__FUNCTION__
l_string|&quot;: mclk_fb_mult=%d&bslash;n&quot;
comma
id|pll-&gt;mclk_fb_mult
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* (64*xclk/vclk/bpp)&lt;&lt;11 = xclocks_per_row&lt;&lt;11 */
id|xclks_per_row
op_assign
(paren
(paren
id|u32
)paren
id|pll-&gt;mclk_fb_mult
op_star
(paren
id|u32
)paren
id|pll-&gt;mclk_fb_div
op_star
(paren
id|u32
)paren
id|pll-&gt;vclk_post_div_real
op_star
l_int|64
)paren
op_lshift
l_int|11
suffix:semicolon
id|xclks_per_row
op_div_assign
(paren
l_int|2
op_star
(paren
id|u32
)paren
id|pll-&gt;vclk_fb_div
op_star
(paren
id|u32
)paren
id|pll-&gt;xclk_post_div_real
op_star
id|bpp
)paren
suffix:semicolon
r_if
c_cond
(paren
id|xclks_per_row
OL
(paren
l_int|1
op_lshift
l_int|11
)paren
)paren
id|printk
c_func
(paren
l_string|&quot;Dotclock too high&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|FIFO_24
)paren
)paren
(brace
id|fifo_size
op_assign
l_int|24
suffix:semicolon
id|dsp_loop_latency
op_assign
l_int|0
suffix:semicolon
)brace
r_else
(brace
id|fifo_size
op_assign
l_int|32
suffix:semicolon
id|dsp_loop_latency
op_assign
l_int|2
suffix:semicolon
)brace
id|dsp_precision
op_assign
l_int|0
suffix:semicolon
id|y
op_assign
(paren
id|xclks_per_row
op_star
id|fifo_size
)paren
op_rshift
l_int|11
suffix:semicolon
r_while
c_loop
(paren
id|y
)paren
(brace
id|y
op_rshift_assign
l_int|1
suffix:semicolon
id|dsp_precision
op_increment
suffix:semicolon
)brace
id|dsp_precision
op_sub_assign
l_int|5
suffix:semicolon
multiline_comment|/* fifo_off&lt;&lt;6 */
id|fifo_off
op_assign
(paren
(paren
id|xclks_per_row
op_star
(paren
id|fifo_size
op_minus
l_int|1
)paren
)paren
op_rshift
l_int|5
)paren
suffix:semicolon
singleline_comment|// + (3 &lt;&lt; 6);
r_if
c_cond
(paren
id|info-&gt;fix.smem_len
OG
l_int|1
op_star
l_int|1024
op_star
l_int|1024
)paren
(brace
r_switch
c_cond
(paren
id|par-&gt;ram_type
)paren
(brace
r_case
id|WRAM
suffix:colon
multiline_comment|/* &gt;1 MB SDRAM */
id|dsp_loop_latency
op_add_assign
l_int|9
suffix:semicolon
id|n
op_assign
l_int|4
suffix:semicolon
r_break
suffix:semicolon
r_case
id|SDRAM
suffix:colon
r_case
id|SGRAM
suffix:colon
multiline_comment|/* &gt;1 MB SDRAM */
id|dsp_loop_latency
op_add_assign
l_int|8
suffix:semicolon
id|n
op_assign
l_int|2
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
multiline_comment|/* &gt;1 MB DRAM */
id|dsp_loop_latency
op_add_assign
l_int|6
suffix:semicolon
id|n
op_assign
l_int|3
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|par-&gt;ram_type
op_ge
id|SDRAM
)paren
(brace
multiline_comment|/* &lt;2 MB SDRAM */
id|dsp_loop_latency
op_add_assign
l_int|9
suffix:semicolon
id|n
op_assign
l_int|2
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* &lt;2 MB DRAM */
id|dsp_loop_latency
op_add_assign
l_int|8
suffix:semicolon
id|n
op_assign
l_int|3
suffix:semicolon
)brace
)brace
id|memcntl
op_assign
id|aty_ld_le32
c_func
(paren
id|MEM_CNTL
comma
id|par
)paren
suffix:semicolon
id|t_rcd
op_assign
(paren
(paren
id|memcntl
op_rshift
l_int|10
)paren
op_amp
l_int|0x03
)paren
op_plus
l_int|1
suffix:semicolon
id|t_crd
op_assign
(paren
(paren
id|memcntl
op_rshift
l_int|12
)paren
op_amp
l_int|0x01
)paren
suffix:semicolon
id|t_rp
op_assign
(paren
(paren
id|memcntl
op_rshift
l_int|8
)paren
op_amp
l_int|0x03
)paren
op_plus
l_int|1
suffix:semicolon
id|t_ras
op_assign
(paren
(paren
id|memcntl
op_rshift
l_int|16
)paren
op_amp
l_int|0x07
)paren
op_plus
l_int|1
suffix:semicolon
id|t_lat
op_assign
(paren
id|memcntl
op_rshift
l_int|4
)paren
op_amp
l_int|0x03
suffix:semicolon
id|t_pfc
op_assign
id|t_rp
op_plus
id|t_rcd
op_plus
id|t_crd
suffix:semicolon
id|t_rcc
op_assign
id|max
c_func
(paren
id|t_rp
op_plus
id|t_ras
comma
id|t_pfc
op_plus
id|n
)paren
suffix:semicolon
multiline_comment|/* fifo_on&lt;&lt;6 */
id|fifo_on
op_assign
(paren
l_int|2
op_star
id|t_rcc
op_plus
id|t_pfc
op_plus
id|n
op_minus
l_int|1
)paren
op_lshift
l_int|6
suffix:semicolon
id|dsp_xclks_per_row
op_assign
id|xclks_per_row
op_rshift
id|dsp_precision
suffix:semicolon
id|dsp_on
op_assign
id|fifo_on
op_rshift
id|dsp_precision
suffix:semicolon
id|dsp_off
op_assign
id|fifo_off
op_rshift
id|dsp_precision
suffix:semicolon
id|pll-&gt;dsp_config
op_assign
(paren
id|dsp_xclks_per_row
op_amp
l_int|0x3fff
)paren
op_or
(paren
(paren
id|dsp_loop_latency
op_amp
l_int|0xf
)paren
op_lshift
l_int|16
)paren
op_or
(paren
(paren
id|dsp_precision
op_amp
l_int|7
)paren
op_lshift
l_int|20
)paren
suffix:semicolon
id|pll-&gt;dsp_on_off
op_assign
(paren
id|dsp_off
op_amp
l_int|0x7ff
)paren
op_or
(paren
(paren
id|dsp_on
op_amp
l_int|0x7ff
)paren
op_lshift
l_int|16
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|aty_valid_pll_ct
r_static
r_int
id|aty_valid_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|vclk_per
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
macro_line|#ifdef DEBUG
r_int
id|pllmclk
comma
id|pllsclk
suffix:semicolon
macro_line|#endif
id|u32
id|q
comma
id|x
suffix:semicolon
multiline_comment|/* x is a workaround for sparc64-linux-gcc */
id|x
op_assign
id|x
suffix:semicolon
multiline_comment|/* x is a workaround for sparc64-linux-gcc */
id|pll-&gt;pll_ref_div
op_assign
id|par-&gt;pll_per
op_star
l_int|2
op_star
l_int|255
op_div
id|par-&gt;ref_clk_per
suffix:semicolon
multiline_comment|/* FIXME: use the VTB/GTB /3 post divider if it&squot;s better suited.&n;&t; *        Actually 8*q&n;         */
id|q
op_assign
id|par-&gt;ref_clk_per
op_star
id|pll-&gt;pll_ref_div
op_star
l_int|4
op_div
id|par-&gt;mclk_per
suffix:semicolon
r_if
c_cond
(paren
id|q
template_param
l_int|255
op_star
l_int|8
)paren
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;atyfb: mclk out of range&quot;
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|32
op_star
l_int|8
)paren
id|pll-&gt;mclk_post_div_real
op_assign
l_int|8
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|64
op_star
l_int|8
)paren
id|pll-&gt;mclk_post_div_real
op_assign
l_int|4
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|128
op_star
l_int|8
)paren
id|pll-&gt;mclk_post_div_real
op_assign
l_int|2
suffix:semicolon
r_else
id|pll-&gt;mclk_post_div_real
op_assign
l_int|1
suffix:semicolon
id|pll-&gt;mclk_fb_div
op_assign
id|q
op_star
id|pll-&gt;mclk_post_div_real
op_div
l_int|8
suffix:semicolon
id|pll-&gt;sclk_fb_div
op_assign
id|q
op_star
id|pll-&gt;mclk_post_div_real
op_div
l_int|8
suffix:semicolon
macro_line|#ifdef DEBUG
id|pllsclk
op_assign
(paren
l_int|1000000
op_star
l_int|2
op_star
id|pll-&gt;sclk_fb_div
)paren
op_div
(paren
id|par-&gt;ref_clk_per
op_star
id|pll-&gt;pll_ref_div
)paren
suffix:semicolon
id|printk
c_func
(paren
id|__FUNCTION__
l_string|&quot;: pllsclk=%d MHz, mclk=%d MHz&bslash;n&quot;
comma
id|pllsclk
comma
id|pllsclk
op_div
id|pll-&gt;mclk_post_div_real
)paren
suffix:semicolon
macro_line|#endif
id|pll-&gt;mclk_fb_mult
op_assign
id|M64_HAS
c_func
(paren
id|MFB_TIMES_4
)paren
ques
c_cond
l_int|4
suffix:colon
l_int|2
suffix:semicolon
multiline_comment|/* actually 8*q */
id|q
op_assign
id|par-&gt;ref_clk_per
op_star
id|pll-&gt;pll_ref_div
op_star
l_int|8
op_div
(paren
id|pll-&gt;mclk_fb_mult
op_star
id|par-&gt;xclk_per
)paren
suffix:semicolon
r_if
c_cond
(paren
id|q
template_param
l_int|255
op_star
l_int|8
)paren
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;mclk out of range&quot;
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|32
op_star
l_int|8
)paren
id|pll-&gt;xclk_post_div_real
op_assign
l_int|8
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|64
op_star
l_int|8
)paren
id|pll-&gt;xclk_post_div_real
op_assign
l_int|4
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|128
op_star
l_int|8
)paren
id|pll-&gt;xclk_post_div_real
op_assign
l_int|2
suffix:semicolon
r_else
id|pll-&gt;xclk_post_div_real
op_assign
l_int|1
suffix:semicolon
id|pll-&gt;mclk_fb_div
op_assign
id|q
op_star
id|pll-&gt;xclk_post_div_real
op_div
l_int|8
suffix:semicolon
macro_line|#ifdef DEBUG
id|pllmclk
op_assign
(paren
l_int|1000000
op_star
id|pll-&gt;mclk_fb_mult
op_star
id|pll-&gt;mclk_fb_div
)paren
op_div
(paren
id|par-&gt;ref_clk_per
op_star
id|pll-&gt;pll_ref_div
)paren
suffix:semicolon
id|printk
c_func
(paren
id|__FUNCTION__
l_string|&quot;: pllmclk=%d MHz, xclk=%d MHz&bslash;n&quot;
comma
id|pllmclk
comma
id|pllmclk
op_div
id|pll-&gt;xclk_post_div_real
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/* FIXME: use the VTB/GTB /{3,6,12} post dividers if they&squot;re better suited */
id|q
op_assign
id|par-&gt;ref_clk_per
op_star
id|pll-&gt;pll_ref_div
op_star
l_int|4
op_div
id|vclk_per
suffix:semicolon
multiline_comment|/* actually 8*q */
r_if
c_cond
(paren
id|q
template_param
l_int|255
op_star
l_int|8
)paren
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;vclk out of range&quot;
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|32
op_star
l_int|8
)paren
id|pll-&gt;vclk_post_div_real
op_assign
l_int|8
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|64
op_star
l_int|8
)paren
id|pll-&gt;vclk_post_div_real
op_assign
l_int|4
suffix:semicolon
r_else
r_if
c_cond
(paren
id|q
OL
l_int|128
op_star
l_int|8
)paren
id|pll-&gt;vclk_post_div_real
op_assign
l_int|2
suffix:semicolon
r_else
id|pll-&gt;vclk_post_div_real
op_assign
l_int|1
suffix:semicolon
id|pll-&gt;vclk_fb_div
op_assign
id|q
op_star
id|pll-&gt;vclk_post_div_real
op_div
l_int|8
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|aty_calc_pll_ct
r_void
id|aty_calc_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
r_struct
id|pll_ct
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u8
id|xpostdiv
op_assign
l_int|0
suffix:semicolon
id|u8
id|mpostdiv
op_assign
l_int|0
suffix:semicolon
id|u8
id|vpostdiv
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|SDRAM_MAGIC_PLL
)paren
op_logical_and
(paren
id|par-&gt;ram_type
op_ge
id|SDRAM
)paren
)paren
id|pll-&gt;pll_gen_cntl
op_assign
l_int|0x64
suffix:semicolon
multiline_comment|/* mclk = sclk */
r_else
id|pll-&gt;pll_gen_cntl
op_assign
l_int|0xe4
suffix:semicolon
multiline_comment|/* mclk = sclk */
r_switch
c_cond
(paren
id|pll-&gt;mclk_post_div_real
)paren
(brace
r_case
l_int|1
suffix:colon
id|mpostdiv
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|mpostdiv
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
id|mpostdiv
op_assign
l_int|2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
suffix:colon
id|mpostdiv
op_assign
l_int|3
suffix:semicolon
r_break
suffix:semicolon
)brace
id|pll-&gt;spll_cntl2
op_assign
id|mpostdiv
op_lshift
l_int|4
suffix:semicolon
multiline_comment|/* sclk == pllsclk / mpostdiv */
r_switch
c_cond
(paren
id|pll-&gt;xclk_post_div_real
)paren
(brace
r_case
l_int|1
suffix:colon
id|xpostdiv
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|xpostdiv
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|xpostdiv
op_assign
l_int|4
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
id|xpostdiv
op_assign
l_int|2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
suffix:colon
id|xpostdiv
op_assign
l_int|3
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|MAGIC_POSTDIV
)paren
)paren
id|pll-&gt;pll_ext_cntl
op_assign
l_int|0
suffix:semicolon
r_else
id|pll-&gt;pll_ext_cntl
op_assign
id|mpostdiv
suffix:semicolon
multiline_comment|/* xclk == pllmclk / xpostdiv */
r_if
c_cond
(paren
id|pll-&gt;mclk_fb_mult
op_eq
l_int|4
)paren
id|pll-&gt;pll_ext_cntl
op_or_assign
l_int|0x08
suffix:semicolon
r_switch
c_cond
(paren
id|pll-&gt;vclk_post_div_real
)paren
(brace
r_case
l_int|2
suffix:colon
id|vpostdiv
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|pll-&gt;pll_ext_cntl
op_or_assign
l_int|0x10
suffix:semicolon
r_case
l_int|1
suffix:colon
id|vpostdiv
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|6
suffix:colon
id|pll-&gt;pll_ext_cntl
op_or_assign
l_int|0x10
suffix:semicolon
r_case
l_int|4
suffix:colon
id|vpostdiv
op_assign
l_int|2
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|12
suffix:colon
id|pll-&gt;pll_ext_cntl
op_or_assign
l_int|0x10
suffix:semicolon
r_case
l_int|8
suffix:colon
id|vpostdiv
op_assign
l_int|3
suffix:semicolon
r_break
suffix:semicolon
)brace
id|pll-&gt;pll_vclk_cntl
op_assign
l_int|0x03
suffix:semicolon
multiline_comment|/* VCLK = PLL_VCLK/VCLKx_POST */
id|pll-&gt;vclk_post_div
op_assign
id|vpostdiv
suffix:semicolon
)brace
DECL|function|aty_var_to_pll_ct
r_static
r_int
id|aty_var_to_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
id|u32
id|vclk_per
comma
id|u8
id|bpp
comma
r_union
id|aty_pll
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
(paren
id|err
op_assign
id|aty_valid_pll_ct
c_func
(paren
id|info
comma
id|vclk_per
comma
op_amp
id|pll-&gt;ct
)paren
)paren
)paren
r_return
id|err
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|GTB_DSP
)paren
op_logical_and
(paren
id|err
op_assign
id|aty_dsp_gt
c_func
(paren
id|info
comma
id|bpp
comma
op_amp
id|pll-&gt;ct
)paren
)paren
)paren
r_return
id|err
suffix:semicolon
id|aty_calc_pll_ct
c_func
(paren
id|info
comma
op_amp
id|pll-&gt;ct
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|aty_pll_ct_to_var
r_static
id|u32
id|aty_pll_ct_to_var
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
r_const
r_union
id|aty_pll
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|u32
id|ref_clk_per
op_assign
id|par-&gt;ref_clk_per
suffix:semicolon
id|u8
id|pll_ref_div
op_assign
id|pll-&gt;ct.pll_ref_div
suffix:semicolon
id|u8
id|vclk_fb_div
op_assign
id|pll-&gt;ct.vclk_fb_div
suffix:semicolon
id|u8
id|vclk_post_div
op_assign
id|pll-&gt;ct.vclk_post_div_real
suffix:semicolon
r_return
id|ref_clk_per
op_star
id|pll_ref_div
op_star
id|vclk_post_div
op_div
id|vclk_fb_div
op_div
l_int|2
suffix:semicolon
)brace
DECL|function|aty_set_pll_ct
r_void
id|aty_set_pll_ct
c_func
(paren
r_const
r_struct
id|fb_info
op_star
id|info
comma
r_const
r_union
id|aty_pll
op_star
id|pll
)paren
(brace
r_struct
id|atyfb_par
op_star
id|par
op_assign
(paren
r_struct
id|atyfb_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
macro_line|#ifdef DEBUG
id|printk
c_func
(paren
id|__FUNCTION__
l_string|&quot;: about to program:&bslash;n&quot;
l_string|&quot;refdiv=%d, extcntl=0x%02x, mfbdiv=%d&bslash;n&quot;
l_string|&quot;spllcntl2=0x%02x, sfbdiv=%d, gencntl=0x%02x&bslash;n&quot;
l_string|&quot;vclkcntl=0x%02x, vpostdiv=0x%02x, vfbdiv=%d&bslash;n&quot;
l_string|&quot;clocksel=%d&bslash;n&quot;
comma
id|pll-&gt;ct.pll_ref_div
comma
id|pll-&gt;ct.pll_ext_cntl
comma
id|pll-&gt;ct.mclk_fb_div
comma
id|pll-&gt;ct.spll_cntl2
comma
id|pll-&gt;ct.sclk_fb_div
comma
id|pll-&gt;ct.pll_gen_cntl
comma
id|pll-&gt;ct.pll_vclk_cntl
comma
id|pll-&gt;ct.vclk_post_div
comma
id|pll-&gt;ct.vclk_fb_div
comma
id|aty_ld_le32
c_func
(paren
id|CLOCK_CNTL
comma
id|info
)paren
op_amp
l_int|0x03
)paren
suffix:semicolon
macro_line|#endif
id|aty_st_pll
c_func
(paren
id|PLL_REF_DIV
comma
id|pll-&gt;ct.pll_ref_div
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|PLL_EXT_CNTL
comma
id|pll-&gt;ct.pll_ext_cntl
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|MCLK_FB_DIV
comma
id|pll-&gt;ct.mclk_fb_div
comma
id|par
)paren
suffix:semicolon
singleline_comment|// for XCLK
id|aty_st_pll
c_func
(paren
id|SPLL_CNTL2
comma
id|pll-&gt;ct.spll_cntl2
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|SCLK_FB_DIV
comma
id|pll-&gt;ct.sclk_fb_div
comma
id|par
)paren
suffix:semicolon
singleline_comment|// for MCLK
id|aty_st_pll
c_func
(paren
id|PLL_GEN_CNTL
comma
id|pll-&gt;ct.pll_gen_cntl
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|EXT_VPLL_CNTL
comma
l_int|0
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|PLL_VCLK_CNTL
comma
id|pll-&gt;ct.pll_vclk_cntl
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|VCLK_POST_DIV
comma
id|pll-&gt;ct.vclk_post_div
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|VCLK0_FB_DIV
comma
id|pll-&gt;ct.vclk_fb_div
comma
id|par
)paren
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|GTB_DSP
)paren
)paren
(brace
id|u8
id|dll_cntl
suffix:semicolon
r_if
c_cond
(paren
id|M64_HAS
c_func
(paren
id|XL_DLL
)paren
)paren
id|dll_cntl
op_assign
l_int|0x80
suffix:semicolon
r_else
r_if
c_cond
(paren
id|par-&gt;ram_type
op_ge
id|SDRAM
)paren
id|dll_cntl
op_assign
l_int|0xa6
suffix:semicolon
r_else
id|dll_cntl
op_assign
l_int|0xa0
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|DLL_CNTL
comma
id|dll_cntl
comma
id|par
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|VFC_CNTL
comma
l_int|0x1b
comma
id|par
)paren
suffix:semicolon
id|aty_st_le32
c_func
(paren
id|DSP_CONFIG
comma
id|pll-&gt;ct.dsp_config
comma
id|par
)paren
suffix:semicolon
id|aty_st_le32
c_func
(paren
id|DSP_ON_OFF
comma
id|pll-&gt;ct.dsp_on_off
comma
id|par
)paren
suffix:semicolon
id|mdelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|DLL_CNTL
comma
id|dll_cntl
comma
id|par
)paren
suffix:semicolon
id|mdelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|DLL_CNTL
comma
id|dll_cntl
op_or
l_int|0x40
comma
id|par
)paren
suffix:semicolon
id|mdelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|aty_st_pll
c_func
(paren
id|DLL_CNTL
comma
id|dll_cntl
op_amp
op_complement
l_int|0x40
comma
id|par
)paren
suffix:semicolon
)brace
)brace
DECL|function|dummy
r_static
r_int
id|dummy
c_func
(paren
r_void
)paren
(brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|aty_dac_ct
r_const
r_struct
id|aty_dac_ops
id|aty_dac_ct
op_assign
(brace
dot
id|set_dac
op_assign
(paren
r_void
op_star
)paren
id|dummy
comma
)brace
suffix:semicolon
DECL|variable|aty_pll_ct
r_const
r_struct
id|aty_pll_ops
id|aty_pll_ct
op_assign
(brace
dot
id|var_to_pll
op_assign
id|aty_var_to_pll_ct
comma
dot
id|pll_to_var
op_assign
id|aty_pll_ct_to_var
comma
dot
id|set_pll
op_assign
id|aty_set_pll_ct
comma
)brace
suffix:semicolon
eof
