

================================================================
== Vivado HLS Report for 'ZeroPadding'
================================================================
* Date:           Wed Jan  6 15:36:49 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.278|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   192|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    90|
|Register         |        -|      -|     51|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     51|   282|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_141_p2                      |     +    |      0|  0|  17|          10|           1|
    |yi_fu_111_p2                      |     +    |      0|  0|  17|          10|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |or_cond4_i_fu_163_p2              |    and   |      0|  0|   8|           1|           1|
    |tmp1_fu_129_p2                    |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_159_p2                     |    and   |      0|  0|   8|           1|           1|
    |tmp_2_i_fu_117_p2                 |   icmp   |      0|  0|  13|          10|           3|
    |tmp_3_i_fu_123_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |tmp_4_i_fu_135_p2                 |   icmp   |      0|  0|  13|          10|          11|
    |tmp_8_i_fu_147_p2                 |   icmp   |      0|  0|  13|          10|           3|
    |tmp_9_i_fu_153_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |tmp_i_fu_105_p2                   |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |pix_1_fu_168_p3                   |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 192|          91|          66|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |fifo4_blk_n              |   9|          2|    1|          2|
    |fifo5_blk_n              |   9|          2|    1|          2|
    |xi_i_reg_94              |   9|          2|   10|         20|
    |yi_i_reg_83              |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   26|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |pix_1_reg_209                  |   8|   0|    8|          0|
    |tmp1_reg_185                   |   1|   0|    1|          0|
    |tmp_4_i_reg_190                |   1|   0|    1|          0|
    |tmp_4_i_reg_190_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_8_i_reg_199                |   1|   0|    1|          0|
    |tmp_9_i_reg_204                |   1|   0|    1|          0|
    |xi_i_reg_94                    |  10|   0|   10|          0|
    |yi_i_reg_83                    |  10|   0|   10|          0|
    |yi_reg_180                     |  10|   0|   10|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  51|   0|   51|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_done        | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_continue    |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|fifo4_dout     |  in |    8|   ap_fifo  |     fifo4    |    pointer   |
|fifo4_empty_n  |  in |    1|   ap_fifo  |     fifo4    |    pointer   |
|fifo4_read     | out |    1|   ap_fifo  |     fifo4    |    pointer   |
|fifo5_din      | out |    8|   ap_fifo  |     fifo5    |    pointer   |
|fifo5_full_n   |  in |    1|   ap_fifo  |     fifo5    |    pointer   |
|fifo5_write    | out |    1|   ap_fifo  |     fifo5    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

