#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jul 29 13:57:31 2018
# Process ID: 7540
# Current directory: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1
# Command line: vivado.exe -log Uart_ETH_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Uart_ETH_wrapper.tcl -notrace
# Log file: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper.vdi
# Journal file: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Uart_ETH_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ETH2SER/IPs_XCZ020/VHDL_IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ETH2SER/IPs_XCZ020/HLS_IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_gpio_LED_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_gpio_SW_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_smartconnect_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_clk_wiz_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_clk_wiz_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_rst_ps7_0_100M_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_rst_ps7_0_100M_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_1_14' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_1_14/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_10_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_0_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_11' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_11/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_12' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_12/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_DataMuxOut4Bit_1_13' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_13/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_15' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_15/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_14' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_14/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_Rx1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Register_8_Input_Rx2_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_0_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_1_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_LED_Sample_1_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Tick_Timer_General_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_Tick_Timer_General_0_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_xlconstant_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_18' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_18/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_19' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_19/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_20' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_20/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_21' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_21/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_22' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_22/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_23' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_23/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_24' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_24/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_25' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_25/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_26' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_26/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_27' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_27/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_28' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_28/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_29' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_29/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_30' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_30/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_11_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_11_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_12_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_21_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_30_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_30_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_37' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_37/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Without_Baud_1_17' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Without_Baud_1_17/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_14_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_14_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Without_Baud_14_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Without_Baud_14_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_36' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_36/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_38' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_38/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_42' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_42/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_2_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_2_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_TX_Extended_0_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_util_vector_logic_0_41' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_41/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_fifo_generator_0_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_UART_RX_Extended_0_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_8/stats.txt'. Please regenerate to continue.
INFO: [Common 17-14] Message 'IP_Flow 19-3664' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 407.727 ; gain = 135.641
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_IO_In_Out_Switcher_0_1/Uart_ETH_IO_In_Out_Switcher_0_1.dcp' for cell 'Uart_ETH_i/IO_In_Out_Switcher_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_KeyPad_1/Uart_ETH_xlslice_KeyPad_1.dcp' for cell 'Uart_ETH_i/Master_Slave_Pin_Selector'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_Config_Register_0_0/Uart_ETH_UART_Config_Register_0_0.dcp' for cell 'Uart_ETH_i/UART_Config_Register_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.dcp' for cell 'Uart_ETH_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconcat_0_1/Uart_ETH_xlconcat_0_1.dcp' for cell 'Uart_ETH_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_1/Uart_ETH_xlconstant_0_1.dcp' for cell 'Uart_ETH_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_2/Uart_ETH_xlconstant_0_2.dcp' for cell 'Uart_ETH_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_0_0/Uart_ETH_xlslice_0_0.dcp' for cell 'Uart_ETH_i/xlslice_Busy'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_0_1/Uart_ETH_xlslice_0_1.dcp' for cell 'Uart_ETH_i/xlslice_KeyPad'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.dcp' for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.dcp' for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0.dcp' for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.dcp' for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1.dcp' for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2.dcp' for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_0/Uart_ETH_util_vector_logic_0_0.dcp' for cell 'Uart_ETH_i/Clock_Managment/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_2/Uart_ETH_util_vector_logic_0_2.dcp' for cell 'Uart_ETH_i/Clock_Managment/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_KeyPad_0/Uart_ETH_xlslice_KeyPad_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD1_1/Uart_ETH_xlslice_LCD1_1.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCDCS2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_RW_0/Uart_ETH_xlslice_LCD_RW_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_Backlight'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD1_0/Uart_ETH_xlslice_LCD1_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_CS1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_0/Uart_ETH_xlslice_LCD_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_DATA'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_RS_1/Uart_ETH_xlslice_LCD_RS_1.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_EN'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD1_2/Uart_ETH_xlslice_LCD1_2.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RS'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_RS_0/Uart_ETH_xlslice_LCD_RS_0.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlslice_LCD_RS_2/Uart_ETH_xlslice_LCD_RS_2.dcp' for cell 'Uart_ETH_i/LCD_Pins/xlslice_LCD_RW'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_0/Uart_ETH_LED_Sample_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_0_1/Uart_ETH_LED_Sample_0_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_1/Uart_ETH_LED_Sample_1_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Sample_1_0/Uart_ETH_LED_Sample_1_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Sample_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_LED_Tester_0_0/Uart_ETH_LED_Tester_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/LED_Tester_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_PISO_0_0/Uart_ETH_PISO_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/PISO_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_1_0/Uart_ETH_Register_8_Input_1_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_0_0/Uart_ETH_Register_8_Input_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx1_0/Uart_ETH_Register_8_Input_Rx1_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Register_8_Input_Rx2_0/Uart_ETH_Register_8_Input_Rx2_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_0/Uart_ETH_Tick_Timer_General_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/Tick_Timer_General_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_14/Uart_ETH_util_vector_logic_0_14.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconcat_0_0/Uart_ETH_xlconcat_0_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/LED_Panel/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_19/Uart_ETH_util_vector_logic_0_19.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_20/Uart_ETH_util_vector_logic_0_20.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_29/Uart_ETH_util_vector_logic_0_29.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_10'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_30/Uart_ETH_util_vector_logic_0_30.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_11'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_0/Uart_ETH_util_vector_logic_11_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_12'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_11_1/Uart_ETH_util_vector_logic_11_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_13'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_0/Uart_ETH_util_vector_logic_12_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_14'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_1/Uart_ETH_util_vector_logic_12_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_15'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_2/Uart_ETH_util_vector_logic_12_2.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_16'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_3/Uart_ETH_util_vector_logic_12_3.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_17'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_4/Uart_ETH_util_vector_logic_12_4.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_18'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_5/Uart_ETH_util_vector_logic_12_5.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_19'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_21/Uart_ETH_util_vector_logic_0_21.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_6/Uart_ETH_util_vector_logic_12_6.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_20'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_12_7/Uart_ETH_util_vector_logic_12_7.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_21'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_0/Uart_ETH_util_vector_logic_21_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_22'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_1/Uart_ETH_util_vector_logic_21_1.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_23'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_2/Uart_ETH_util_vector_logic_21_2.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_24'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_3/Uart_ETH_util_vector_logic_21_3.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_25'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_4/Uart_ETH_util_vector_logic_21_4.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_26'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_5/Uart_ETH_util_vector_logic_21_5.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_27'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_6/Uart_ETH_util_vector_logic_21_6.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_28'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_7/Uart_ETH_util_vector_logic_21_7.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_29'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_22/Uart_ETH_util_vector_logic_0_22.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_21_8/Uart_ETH_util_vector_logic_21_8.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_30'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_30_0/Uart_ETH_util_vector_logic_30_0.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_31'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_23/Uart_ETH_util_vector_logic_0_23.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_24/Uart_ETH_util_vector_logic_0_24.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_25/Uart_ETH_util_vector_logic_0_25.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_26/Uart_ETH_util_vector_logic_0_26.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_27/Uart_ETH_util_vector_logic_0_27.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_8'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_28/Uart_ETH_util_vector_logic_0_28.dcp' for cell 'Uart_ETH_i/LED_Panel_diagram/Not_Block/util_vector_logic_9'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Counter_0_0/Uart_ETH_Counter_0_0.dcp' for cell 'Uart_ETH_i/Timer_Interrupt/Counter_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Tick_Timer_General_0_1/Uart_ETH_Tick_Timer_General_0_1.dcp' for cell 'Uart_ETH_i/Timer_Interrupt/Tick_Timer_General_KeyPad'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_18/Uart_ETH_util_vector_logic_0_18.dcp' for cell 'Uart_ETH_i/Timer_Interrupt/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconstant_0_0/Uart_ETH_xlconstant_0_0.dcp' for cell 'Uart_ETH_i/Timer_Interrupt/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_AllDataMover_0_0/Uart_ETH_AllDataMover_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/AllDataMover_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_All_Data_Sender_0_4/Uart_ETH_All_Data_Sender_0_4.dcp' for cell 'Uart_ETH_i/Uart_Blocks/All_Data_Sender_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/Uart_ETH_smartconnect_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_Extract_UART_Features_0_0/Uart_ETH_Extract_UART_Features_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Extract_UART_Features_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_baudrate_gen_0_0/Uart_ETH_baudrate_gen_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/baudrate_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_10_0/Uart_ETH_DataMuxOut4Bit_10_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_0_3/Uart_ETH_DataMuxOut4Bit_0_3.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_8/Uart_ETH_DataMuxOut4Bit_1_8.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_9/Uart_ETH_DataMuxOut4Bit_1_9.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_10/Uart_ETH_DataMuxOut4Bit_1_10.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_11/Uart_ETH_DataMuxOut4Bit_1_11.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_12/Uart_ETH_DataMuxOut4Bit_1_12.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_13/Uart_ETH_DataMuxOut4Bit_1_13.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_15'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_0/Uart_ETH_DataMuxOut4Bit_1_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_1/Uart_ETH_DataMuxOut4Bit_1_1.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_2/Uart_ETH_DataMuxOut4Bit_1_2.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_3/Uart_ETH_DataMuxOut4Bit_1_3.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_4/Uart_ETH_DataMuxOut4Bit_1_4.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_5/Uart_ETH_DataMuxOut4Bit_1_5.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_7'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_6/Uart_ETH_DataMuxOut4Bit_1_6.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_DataMuxOut4Bit_1_7/Uart_ETH_DataMuxOut4Bit_1_7.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Extended_0_13/Uart_ETH_UART_RX_Extended_0_13.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/UART_RX_Extended_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_14/Uart_ETH_fifo_generator_0_14.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_util_vector_logic_0_46/Uart_ETH_util_vector_logic_0_46.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_TX_Extended_0_13/Uart_ETH_UART_TX_Extended_0_13.dcp' for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 712 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Uart_ETH_i/Clock_Managment/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Uart_ETH_i/Clock_Managment/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/.Xil/Vivado-7540-AVACO-PC2/dcp23/Uart_ETH_clk_wiz_1_0.edf:296]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'Uart_ETH_i/IO_In_Out_Switcher_0/i_In' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/.Xil/Vivado-7540-AVACO-PC2/dcp375/Uart_ETH_IO_In_Out_Switcher_0_1.edf:302]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'Uart_ETH_i/IO_In_Out_Switcher_0/i_In' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/.Xil/Vivado-7540-AVACO-PC2/dcp375/Uart_ETH_IO_In_Out_Switcher_0_1.edf:303]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'Uart_ETH_i/IO_In_Out_Switcher_0/i_Selector' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/.Xil/Vivado-7540-AVACO-PC2/dcp375/Uart_ETH_IO_In_Out_Switcher_0_1.edf:310]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'Uart_ETH_i/IO_In_Out_Switcher_0/i_Selector' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/.Xil/Vivado-7540-AVACO-PC2/dcp375/Uart_ETH_IO_In_Out_Switcher_0_1.edf:311]
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.xdc] for cell 'Uart_ETH_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.xdc] for cell 'Uart_ETH_i/processing_system7_0/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0_board.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0_board.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_LED/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0_board.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0_board.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.xdc] for cell 'Uart_ETH_i/Axi_GPIOs/axi_gpio_SW/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/bd_5544_psr_aclk_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/bd_5544_psr_aclk_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/bd_5544_psr_aclk_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/bd_5544_psr_aclk_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1388.129 ; gain = 519.875
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_1_0/Uart_ETH_clk_wiz_1_0.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_1/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_1/Uart_ETH_rst_ps7_0_100M_1.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_18M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2_board.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_2/Uart_ETH_rst_ps7_0_100M_2.xdc] for cell 'Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_15/Uart_ETH_fifo_generator_0_15.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_15/Uart_ETH_fifo_generator_0_15.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_3/Uart_ETH_fifo_generator_0_3.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_3/Uart_ETH_fifo_generator_0_3.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_5/Uart_ETH_fifo_generator_0_5.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_5/Uart_ETH_fifo_generator_0_5.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_6/Uart_ETH_fifo_generator_0_6.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_6/Uart_ETH_fifo_generator_0_6.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_10/Uart_ETH_fifo_generator_0_10.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_10/Uart_ETH_fifo_generator_0_10.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_9/Uart_ETH_fifo_generator_0_9.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_9/Uart_ETH_fifo_generator_0_9.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_8/Uart_ETH_fifo_generator_0_8.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_8/Uart_ETH_fifo_generator_0_8.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_7/Uart_ETH_fifo_generator_0_7.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_7/Uart_ETH_fifo_generator_0_7.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_14/Uart_ETH_fifo_generator_0_14.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_14/Uart_ETH_fifo_generator_0_14.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_16/Uart_ETH_fifo_generator_0_16.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_16/Uart_ETH_fifo_generator_0_16.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_30/Uart_ETH_fifo_generator_0_30.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_30/Uart_ETH_fifo_generator_0_30.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_13/Uart_ETH_fifo_generator_0_13.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_13/Uart_ETH_fifo_generator_0_13.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_12/Uart_ETH_fifo_generator_0_12.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_12/Uart_ETH_fifo_generator_0_12.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_32/Uart_ETH_fifo_generator_0_32.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_32/Uart_ETH_fifo_generator_0_32.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_31/Uart_ETH_fifo_generator_0_31.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_31/Uart_ETH_fifo_generator_0_31.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_34/Uart_ETH_fifo_generator_0_34.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_34/Uart_ETH_fifo_generator_0_34.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_33/Uart_ETH_fifo_generator_0_33.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_33/Uart_ETH_fifo_generator_0_33.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_0/Uart_ETH_fifo_generator_0_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_0_0/Uart_ETH_fifo_generator_0_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0/U0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_Switch_1'. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '*_Switch_*'. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0_late.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_clk_wiz_0_0/Uart_ETH_clk_wiz_0_0_late.xdc] for cell 'Uart_ETH_i/Clock_Managment/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 352 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 32 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 24 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 287 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

link_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 1388.129 ; gain = 980.402
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1388.129 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 61 inverter(s) to 167 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101871e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1395.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 563 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 11 load pin(s).
Phase 2 Constant propagation | Checksum: 19d342e19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 164 cells and removed 1356 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d632dd1b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1395.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 24 cells and removed 1741 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d632dd1b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1395.082 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d632dd1b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1395.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1395.082 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d632dd1b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1395.082 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 4 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: b86868ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1617.816 ; gain = 0.000
Ending Power Optimization Task | Checksum: b86868ba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.816 ; gain = 222.734
134 Infos, 108 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1617.816 ; gain = 229.688
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper_opt.dcp' has been generated.
Command: report_drc -file Uart_ETH_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1617.816 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 68331ac1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b91d3bc2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11de6a4c5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11de6a4c5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1617.816 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11de6a4c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16c96e33d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16c96e33d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1735d14ae

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d98c2f7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c23dc4d9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 108e8ae7e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a962aff1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20a8440e8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20a8440e8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1617.816 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20a8440e8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17b914427

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net Uart_ETH_i/Clock_Managment/rst_ps7_0_92M/U0/peripheral_reset[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17b914427

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.241. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18ea48be6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.816 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18ea48be6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ea48be6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18ea48be6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1928b5bec

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.816 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1928b5bec

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.816 ; gain = 0.000
Ending Placer Task | Checksum: 149830f66

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1617.816 ; gain = 0.000
154 Infos, 108 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1617.816 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1617.816 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1617.816 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1617.816 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f7d9cb80 ConstDB: 0 ShapeSum: 51a943e6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 38b7325d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 38b7325d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 38b7325d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 38b7325d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1617.816 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ecdaf615

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.470  | TNS=0.000  | WHS=-0.333 | THS=-525.659|

Phase 2 Router Initialization | Checksum: 1e59cc432

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9bf33768

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1214
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.643  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1745bb505

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.672  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f8520b3a

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1617.816 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: f8520b3a

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12de47af5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.686  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12de47af5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12de47af5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1617.816 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 12de47af5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fc786d84

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.686  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d379cfe3

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1617.816 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1d379cfe3

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.30082 %
  Global Horizontal Routing Utilization  = 2.97059 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 168593a87

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 168593a87

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 190e182b3

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1617.816 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.686  | TNS=0.000  | WHS=0.005  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 190e182b3

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 1617.816 ; gain = 0.000

Routing Is Done.
168 Infos, 108 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:12 . Memory (MB): peak = 1617.816 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper_routed.dcp' has been generated.
Command: report_drc -file Uart_ETH_wrapper_drc_routed.rpt -pb Uart_ETH_wrapper_drc_routed.pb -rpx Uart_ETH_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.816 ; gain = 0.000
Command: report_methodology -file Uart_ETH_wrapper_methodology_drc_routed.rpt -rpx Uart_ETH_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1654.281 ; gain = 36.465
Command: report_power -file Uart_ETH_wrapper_power_routed.rpt -pb Uart_ETH_wrapper_power_summary_routed.pb -rpx Uart_ETH_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
175 Infos, 109 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1701.570 ; gain = 47.289
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block Uart_ETH_i/Uart_Blocks/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
Command: write_bitstream -force Uart_ETH_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/s_Parity_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/s_Parity_reg_i_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/s_Parity_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[3]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[3]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[4]/G0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2/O, cell Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[4]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1/O, cell Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0/U0/stopbit_value_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 90 net(s) have no routable loads. The problem bus(es) and/or net(s) are Uart_ETH_i/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Uart_ETH_i/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 90 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 65 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Uart_ETH_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
185 Infos, 192 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 2076.840 ; gain = 375.270
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 14:02:55 2018...
