// Seed: 2830472299
module module_0 (
    id_1
);
  output tri0 id_1;
  assign module_1.id_0 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    inout wire id_0,
    input tri id_1,
    input wire id_2,
    input supply1 id_3
    , id_16,
    output supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    input wor id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input uwire id_14
);
  assign id_0 = 1'b0 - id_1;
  wire id_17 = id_0;
  module_0 modCall_1 (id_17);
  logic [-1 : (  1 'b0 )] id_18;
endmodule
