
smartfusionmss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000dc6c  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000e0dc  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000560  20000008  6000e0e4  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000002a8  20000568  6000e644  00018568  2**2
                  ALLOC
  5 .comment      000001ae  00000000  00000000  00018568  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000508  00000000  00000000  00018716  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000009fc  00000000  00000000  00018c1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00008454  00000000  00000000  0001961a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001050  00000000  00000000  00021a6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000034aa  00000000  00000000  00022abe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  0000218c  00000000  00000000  00025f68  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002c89  00000000  00000000  000280f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001afd  00000000  00000000  0002ad7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0004a13c  00000000  00000000  0002c87a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000769b6  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000004b8  00000000  00000000  000769db  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
  * Description: Close antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
  * Input: None
  * Return value: None
 */
void AntennaOff(void)
{
   0:	20010000 	.word	0x20010000
  ClearBitMask(TxControlReg, 0x03);
   4:	00000299 	.word	0x00000299
  unsigned int recvBits;
  unsigned char buffer[9];

  //ClearBitMask(Status2Reg, 0x08);			//MFCrypto1On=0

  buffer[0] = PICC_SElECTTAG;
   8:	00000309 	.word	0x00000309
unsigned char MFRC522_Read(unsigned char blockAddr, unsigned char *recvData)
{
  unsigned char status;
  unsigned int unLen;

  recvData[0] = PICC_READ;
   c:	0000030b 	.word	0x0000030b
  * Return value: None
 */
void AntennaOff(void)
{
  ClearBitMask(TxControlReg, 0x03);
}
  10:	0000030d 	.word	0x0000030d

  //ClearBitMask(Status2Reg, 0x08);			//MFCrypto1On=0

  buffer[0] = PICC_SElECTTAG;
  buffer[1] = 0x70;
  for (i=0; i<5; i++)
  14:	0000030f 	.word	0x0000030f
  unsigned char i;
  unsigned char buff[12];

  //Verify the command block address + sector + password + card serial number
  buff[0] = authMode;
  buff[1] = BlockAddr;
  18:	00000311 	.word	0x00000311
	...

  buff[0] = PICC_HALT;
  buff[1] = 0;
  CalulateCRC(buff, 2, &buff[2]);

  status = MFRC522_ToCard(PCD_Transceive, buff, 4, buff,&unLen);
  2c:	00000313 	.word	0x00000313
  unsigned int unLen;

  recvData[0] = PICC_READ;
  recvData[1] = blockAddr;
  CalulateCRC(recvData,2, &recvData[2]);
  status = MFRC522_ToCard(PCD_Transceive, recvData, 4, recvData, &unLen);
  30:	00000315 	.word	0x00000315

  //ClearBitMask(Status2Reg, 0x08);			//MFCrypto1On=0

  buffer[0] = PICC_SElECTTAG;
  buffer[1] = 0x70;
  for (i=0; i<5; i++)
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
  ClearBitMask(DivIrqReg, 0x04);			//CRCIrq = 0
  SetBitMask(FIFOLevelReg, 0x80);			//Clear the FIFO pointer
  // MFRC522_WriteRegister(CommandReg, PCD_Idle);

  //Writing data to the FIFO
  for (i=0; i<len; i++)
  40:	0000031b 	.word	0x0000031b
  buffer[1] = 0x70;
  for (i=0; i<5; i++)
  {
    buffer[i+2] = *(serNum+i);
  }
  CalulateCRC(buffer, 7, &buffer[7]);		//??
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  recvData[0] = PICC_READ;
  recvData[1] = blockAddr;
  CalulateCRC(recvData,2, &recvData[2]);
  status = MFRC522_ToCard(PCD_Transceive, recvData, 4, recvData, &unLen);

  if ((status != MI_OK) || (unLen != 0x90))
  4c:	00000321 	.word	0x00000321
  //Writing data to the FIFO
  for (i=0; i<len; i++)
  {
     MFRC522_WriteRegister(FIFODataReg, *(pIndata+i));
  }
   MFRC522_WriteRegister(CommandReg, PCD_CalcCRC);
  50:	00000323 	.word	0x00000323
  buff[1] = BlockAddr;
  for (i=0; i<6; i++)
  {
    buff[i+2] = *(Sectorkey+i);
  }
  for (i=0; i<4; i++)
  54:	00000325 	.word	0x00000325
  CalulateCRC(recvData,2, &recvData[2]);
  status = MFRC522_ToCard(PCD_Transceive, recvData, 4, recvData, &unLen);

  if ((status != MI_OK) || (unLen != 0x90))
  {
    status = MI_ERR;
  58:	00000327 	.word	0x00000327
     MFRC522_WriteRegister(FIFODataReg, *(pIndata+i));
  }
   MFRC522_WriteRegister(CommandReg, PCD_CalcCRC);

  //Wait CRC calculation is complete
  i = 0xFF;
  5c:	00000329 	.word	0x00000329
  {
    buff[i+2] = *(Sectorkey+i);
  }
  for (i=0; i<4; i++)
  {
    buff[i+8] = *(serNum+i);
  60:	0000032b 	.word	0x0000032b

  //Wait CRC calculation is complete
  i = 0xFF;
  do
  {
    n =  MFRC522_ReadRegister(DivIrqReg);
  64:	0000032d 	.word	0x0000032d
  CalulateCRC(buff, 2, &buff[2]);
  status = MFRC522_ToCard(PCD_Transceive, buff, 4, buff, &recvBits);

  if ((status != MI_OK) || (recvBits != 4) || ((buff[0] & 0x0F) != 0x0A))
  {
    status = MI_ERR;
  68:	00001bad 	.word	0x00001bad
  6c:	00001bd9 	.word	0x00001bd9
  }

  if (status == MI_OK)
  70:	00002729 	.word	0x00002729
  74:	00002755 	.word	0x00002755
  {
    for (i=0; i<16; i++)		//Data to the FIFO write 16Byte
  78:	00000337 	.word	0x00000337
    buffer[i+2] = *(serNum+i);
  }
  CalulateCRC(buffer, 7, &buffer[7]);		//??
  status = MFRC522_ToCard(PCD_Transceive, buffer, 9, buffer, &recvBits);

  if ((status == MI_OK) && (recvBits == 0x18))
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b

  if (status == MI_OK)
  {
    for (i=0; i<16; i++)		//Data to the FIFO write 16Byte
    {
      buff[i] = *(writeData+i);
  84:	0000033d 	.word	0x0000033d
    i--;
  }
  while ((i!=0) && !(n&0x04));			//CRCIrq = 1

  //Read CRC calculation result
  pOutData[0] =  MFRC522_ReadRegister(CRCResultRegL);
  88:	0000033f 	.word	0x0000033f
  {
    size = buffer[0];
  }
  else
  {
    size = 0;
  8c:	00000341 	.word	0x00000341
  }
  for (i=0; i<4; i++)
  {
    buff[i+8] = *(serNum+i);
  }
  status = MFRC522_ToCard(PCD_MFAuthent, buff, 12, buff, &recvBits);
  90:	00000809 	.word	0x00000809
  {
    size = 0;
  }

  return size;
}
  94:	00000345 	.word	0x00000345
  }
  while ((i!=0) && !(n&0x04));			//CRCIrq = 1

  //Read CRC calculation result
  pOutData[0] =  MFRC522_ReadRegister(CRCResultRegL);
  pOutData[1] =  MFRC522_ReadRegister(CRCResultRegH);
  98:	00000347 	.word	0x00000347
    status = MI_ERR;
  }

  if (status == MI_OK)
  {
    for (i=0; i<16; i++)		//Data to the FIFO write 16Byte
  9c:	00000349 	.word	0x00000349
    str[digit_count] = '\0';

    while(num > 0)
    {
        str[digit_count-1] = num%10 + '0';
        num = num/10;
  a0:	0000034b 	.word	0x0000034b
	...
        digit_count--;
    }

    if(digit_count == 1)
  bc:	0000034d 	.word	0x0000034d
        str[0] = '-';
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351

    return str;
  c8:	00000859 	.word	0x00000859
}
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  if ((status != MI_OK) || (!( MFRC522_ReadRegister(Status2Reg) & 0x08)))
  {
    status = MI_ERR;
  }

  return status;
  d4:	00000359 	.word	0x00000359
}
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
            }
        }while( tx_size );
    }
}
  e0:	0000035f 	.word	0x0000035f
   /* Disable block specific interrupts */
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_SSEND_IRQ_MASK;

    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
  e4:	00000361 	.word	0x00000361
     * recovery and the Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_URUN_IRQ_EN_MASK | CTRL_OVFLOW_IRQ_EN_MASK |
                                 CTRL_RX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
}
  e8:	00000363 	.word	0x00000363
     * time it has been sent.
     *
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery.
     */
    this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
  ec:	00000365 	.word	0x00000365
      buff[i] = *(writeData+i);
    }
    CalulateCRC(buff, 16, &buff[16]);
    status = MFRC522_ToCard(PCD_Transceive, buff, 18, buff, &recvBits);

    if ((status != MI_OK) || (recvBits != 4) || ((buff[0] & 0x0F) != 0x0A))
  f0:	00000367 	.word	0x00000367

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f

    /* Use the frame counter to control how often receive interrupts are generated. */
    frame_count = RX_IRQ_THRESHOLD;
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
 104:	00000371 	.word	0x00000371
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
      status = MI_ERR;
    }
  }

  return status;
}
 110:	00000377 	.word	0x00000377
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    rx_idx = 0u;
 114:	00000379 	.word	0x00000379
    /* Use the frame counter to control how often receive interrupts are generated. */
    frame_count = RX_IRQ_THRESHOLD;
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
 118:	0000037b 	.word	0x0000037b
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    rx_idx = 0u;
    if(tx_idx < cmd_byte_size)
 11c:	0000037d 	.word	0x0000037d

    /* Use the frame counter to control how often receive interrupts are generated. */
    frame_count = RX_IRQ_THRESHOLD;
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
 120:	0000037f 	.word	0x0000037f
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
    tx_idx = 0u;
    rx_idx = 0u;
    if(tx_idx < cmd_byte_size)
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
        ++tx_idx;
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
        ++transit;
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 140:	0000038f 	.word	0x0000038f
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
    else
    {
        if(tx_idx < transfer_size)
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
            ++tx_idx;
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
            ++transit;
 15c:	0000039d 	.word	0x0000039d
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 164:	000003a1 	.word	0x000003a1
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(0u == rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
 178:	000003ab 	.word	0x000003ab
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(0u == rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
            if(transfer_idx >= cmd_byte_size)
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
            {
                if(rx_idx < rd_byte_size)
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
                }
                ++rx_idx;
            }
            ++transfer_idx;
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5

    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
            }
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
 1b8:	000003cb 	.word	0x000003cb
    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
        if(0u == tx_fifo_full)
 1c4:	000003d1 	.word	0x000003d1
        {
            if(transit < RX_FIFO_SIZE)
 1c8:	000003d3 	.word	0x000003d3
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
        if(0u == tx_fifo_full)
        {
            if(transit < RX_FIFO_SIZE)
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
 1d8:	000003db 	.word	0x000003db
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
                    ++tx_idx;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
                    ++transit;
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
                    ++tx_idx;
                    ++transit;
                }
                else
                {
                    if(tx_idx < transfer_size)
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
                        ++tx_idx;
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
                        ++transit;
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
                    }
                }
            }
        }
    }
}
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
}
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
 23c:	0000040d 	.word	0x0000040d
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
 248:	00000413 	.word	0x00000413
 24c:	00000415 	.word	0x00000415
 250:	00000417 	.word	0x00000417
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
 288:	00000433 	.word	0x00000433
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>
 352:	e7fe      	b.n	352 <GPIO1_IRQHandler+0x2>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
 43a:	0000      	.short	0x0000
 43c:	00002991 	.word	0x00002991
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000e0e4 	.word	0x6000e0e4
 454:	20000008 	.word	0x20000008
 458:	20000568 	.word	0x20000568
 45c:	00000000 	.word	0x00000000
 460:	20000568 	.word	0x20000568
 464:	20000810 	.word	0x20000810
 468:	00002bd5 	.word	0x00002bd5
 46c:	00000e2d 	.word	0x00000e2d

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5368 	movw	r3, #1384	; 0x568
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	4603      	mov	r3, r0
     4a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     4aa:	f24e 1300 	movw	r3, #57600	; 0xe100
     4ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4ba:	88f9      	ldrh	r1, [r7, #6]
     4bc:	f001 011f 	and.w	r1, r1, #31
     4c0:	f04f 0001 	mov.w	r0, #1
     4c4:	fa00 f101 	lsl.w	r1, r0, r1
     4c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     4cc:	f107 070c 	add.w	r7, r7, #12
     4d0:	46bd      	mov	sp, r7
     4d2:	bc80      	pop	{r7}
     4d4:	4770      	bx	lr
     4d6:	bf00      	nop

000004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     4d8:	b480      	push	{r7}
     4da:	b083      	sub	sp, #12
     4dc:	af00      	add	r7, sp, #0
     4de:	4603      	mov	r3, r0
     4e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     4e2:	f24e 1300 	movw	r3, #57600	; 0xe100
     4e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4f2:	88f9      	ldrh	r1, [r7, #6]
     4f4:	f001 011f 	and.w	r1, r1, #31
     4f8:	f04f 0001 	mov.w	r0, #1
     4fc:	fa00 f101 	lsl.w	r1, r0, r1
     500:	f102 0220 	add.w	r2, r2, #32
     504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     508:	f107 070c 	add.w	r7, r7, #12
     50c:	46bd      	mov	sp, r7
     50e:	bc80      	pop	{r7}
     510:	4770      	bx	lr
     512:	bf00      	nop

00000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     514:	b480      	push	{r7}
     516:	b083      	sub	sp, #12
     518:	af00      	add	r7, sp, #0
     51a:	4603      	mov	r3, r0
     51c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     51e:	f24e 1300 	movw	r3, #57600	; 0xe100
     522:	f2ce 0300 	movt	r3, #57344	; 0xe000
     526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     52a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     52e:	88f9      	ldrh	r1, [r7, #6]
     530:	f001 011f 	and.w	r1, r1, #31
     534:	f04f 0001 	mov.w	r0, #1
     538:	fa00 f101 	lsl.w	r1, r0, r1
     53c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     544:	f107 070c 	add.w	r7, r7, #12
     548:	46bd      	mov	sp, r7
     54a:	bc80      	pop	{r7}
     54c:	4770      	bx	lr
     54e:	bf00      	nop

00000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	4603      	mov	r3, r0
     558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     55a:	f04f 0014 	mov.w	r0, #20
     55e:	f7ff ffbb 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     562:	f242 0300 	movw	r3, #8192	; 0x2000
     566:	f2ce 0304 	movt	r3, #57348	; 0xe004
     56a:	f242 0200 	movw	r2, #8192	; 0x2000
     56e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     572:	6b12      	ldr	r2, [r2, #48]	; 0x30
     574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     57a:	f245 0300 	movw	r3, #20480	; 0x5000
     57e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     582:	f04f 0200 	mov.w	r2, #0
     586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     588:	f240 0300 	movw	r3, #0
     58c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     590:	f04f 0200 	mov.w	r2, #0
     594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     598:	f240 0300 	movw	r3, #0
     59c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5a0:	f04f 0200 	mov.w	r2, #0
     5a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     5a8:	f240 0300 	movw	r3, #0
     5ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5b0:	79fa      	ldrb	r2, [r7, #7]
     5b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     5b6:	f245 0300 	movw	r3, #20480	; 0x5000
     5ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
     5be:	f04f 0201 	mov.w	r2, #1
     5c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     5c4:	f04f 0014 	mov.w	r0, #20
     5c8:	f7ff ffa4 	bl	514 <NVIC_ClearPendingIRQ>
}
     5cc:	f107 0708 	add.w	r7, r7, #8
     5d0:	46bd      	mov	sp, r7
     5d2:	bd80      	pop	{r7, pc}

000005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
     5d4:	b480      	push	{r7}
     5d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     5d8:	f240 0300 	movw	r3, #0
     5dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5e0:	f04f 0201 	mov.w	r2, #1
     5e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     5e8:	46bd      	mov	sp, r7
     5ea:	bc80      	pop	{r7}
     5ec:	4770      	bx	lr
     5ee:	bf00      	nop

000005f0 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
     5f0:	b480      	push	{r7}
     5f2:	b083      	sub	sp, #12
     5f4:	af00      	add	r7, sp, #0
     5f6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
     5f8:	f245 0300 	movw	r3, #20480	; 0x5000
     5fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
     600:	687a      	ldr	r2, [r7, #4]
     602:	605a      	str	r2, [r3, #4]
}
     604:	f107 070c 	add.w	r7, r7, #12
     608:	46bd      	mov	sp, r7
     60a:	bc80      	pop	{r7}
     60c:	4770      	bx	lr
     60e:	bf00      	nop

00000610 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     610:	b580      	push	{r7, lr}
     612:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     614:	f240 0300 	movw	r3, #0
     618:	f2c4 230a 	movt	r3, #16906	; 0x420a
     61c:	f04f 0201 	mov.w	r2, #1
     620:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     624:	f04f 0014 	mov.w	r0, #20
     628:	f7ff ff3a 	bl	4a0 <NVIC_EnableIRQ>
}
     62c:	bd80      	pop	{r7, pc}
     62e:	bf00      	nop

00000630 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     630:	b480      	push	{r7}
     632:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     634:	f245 0300 	movw	r3, #20480	; 0x5000
     638:	f2c4 0300 	movt	r3, #16384	; 0x4000
     63c:	f04f 0201 	mov.w	r2, #1
     640:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     642:	f3bf 8f4f 	dsb	sy
}
     646:	46bd      	mov	sp, r7
     648:	bc80      	pop	{r7}
     64a:	4770      	bx	lr

0000064c <CarControl_init>:
#include "CarController_hw_platform.h"
#include "drivers/mss_timer/mss_timer.h"
#include "hal/hal.h"
#include "utility.h"

void CarControl_init(void) {
     64c:	b580      	push	{r7, lr}
     64e:	af00      	add	r7, sp, #0
	setLeftSideForward();
     650:	f000 f80e 	bl	670 <setLeftSideForward>
	setRightSideForward();
     654:	f000 f824 	bl	6a0 <setRightSideForward>
	max_speed = 150;
     658:	f240 53a8 	movw	r3, #1448	; 0x5a8
     65c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     660:	f04f 0296 	mov.w	r2, #150	; 0x96
     664:	601a      	str	r2, [r3, #0]
	srand(3654);
     666:	f640 6046 	movw	r0, #3654	; 0xe46
     66a:	f002 fef5 	bl	3458 <srand>
}
     66e:	bd80      	pop	{r7, pc}

00000670 <setLeftSideForward>:

void setLeftSideForward(void) {
     670:	b480      	push	{r7}
     672:	af00      	add	r7, sp, #0
	*((uint32_t*)HBRIDGECONTROLLER_0) = 0x0;
     674:	f240 0300 	movw	r3, #0
     678:	f2c4 0305 	movt	r3, #16389	; 0x4005
     67c:	f04f 0200 	mov.w	r2, #0
     680:	601a      	str	r2, [r3, #0]
}
     682:	46bd      	mov	sp, r7
     684:	bc80      	pop	{r7}
     686:	4770      	bx	lr

00000688 <setLeftSideReverse>:

void setLeftSideReverse(void) {
     688:	b480      	push	{r7}
     68a:	af00      	add	r7, sp, #0
	*((uint32_t*)HBRIDGECONTROLLER_0) = 0x1;
     68c:	f240 0300 	movw	r3, #0
     690:	f2c4 0305 	movt	r3, #16389	; 0x4005
     694:	f04f 0201 	mov.w	r2, #1
     698:	601a      	str	r2, [r3, #0]
}
     69a:	46bd      	mov	sp, r7
     69c:	bc80      	pop	{r7}
     69e:	4770      	bx	lr

000006a0 <setRightSideForward>:

void setRightSideForward(void) {
     6a0:	b480      	push	{r7}
     6a2:	af00      	add	r7, sp, #0
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 4)) = 0x0;
     6a4:	f240 0304 	movw	r3, #4
     6a8:	f2c4 0305 	movt	r3, #16389	; 0x4005
     6ac:	f04f 0200 	mov.w	r2, #0
     6b0:	601a      	str	r2, [r3, #0]
}
     6b2:	46bd      	mov	sp, r7
     6b4:	bc80      	pop	{r7}
     6b6:	4770      	bx	lr

000006b8 <setRightSideReverse>:

void setRightSideReverse(void) {
     6b8:	b480      	push	{r7}
     6ba:	af00      	add	r7, sp, #0
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 4)) = 0x1;
     6bc:	f240 0304 	movw	r3, #4
     6c0:	f2c4 0305 	movt	r3, #16389	; 0x4005
     6c4:	f04f 0201 	mov.w	r2, #1
     6c8:	601a      	str	r2, [r3, #0]
}
     6ca:	46bd      	mov	sp, r7
     6cc:	bc80      	pop	{r7}
     6ce:	4770      	bx	lr

000006d0 <setLeftSideSpeed>:

void setLeftSideSpeed(uint32_t speed) {
     6d0:	b480      	push	{r7}
     6d2:	b083      	sub	sp, #12
     6d4:	af00      	add	r7, sp, #0
     6d6:	6078      	str	r0, [r7, #4]
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 8)) = speed;
     6d8:	f240 0308 	movw	r3, #8
     6dc:	f2c4 0305 	movt	r3, #16389	; 0x4005
     6e0:	687a      	ldr	r2, [r7, #4]
     6e2:	601a      	str	r2, [r3, #0]
}
     6e4:	f107 070c 	add.w	r7, r7, #12
     6e8:	46bd      	mov	sp, r7
     6ea:	bc80      	pop	{r7}
     6ec:	4770      	bx	lr
     6ee:	bf00      	nop

000006f0 <setRightSideSpeed>:

void setRightSideSpeed(uint32_t speed) {
     6f0:	b480      	push	{r7}
     6f2:	b083      	sub	sp, #12
     6f4:	af00      	add	r7, sp, #0
     6f6:	6078      	str	r0, [r7, #4]
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 12)) = speed;
     6f8:	f240 030c 	movw	r3, #12
     6fc:	f2c4 0305 	movt	r3, #16389	; 0x4005
     700:	687a      	ldr	r2, [r7, #4]
     702:	601a      	str	r2, [r3, #0]
}
     704:	f107 070c 	add.w	r7, r7, #12
     708:	46bd      	mov	sp, r7
     70a:	bc80      	pop	{r7}
     70c:	4770      	bx	lr
     70e:	bf00      	nop

00000710 <CarControl_boost>:

void CarControl_boost(void) {
     710:	b580      	push	{r7, lr}
     712:	af00      	add	r7, sp, #0
	max_speed = 200;
     714:	f240 53a8 	movw	r3, #1448	; 0x5a8
     718:	f2c2 0300 	movt	r3, #8192	; 0x2000
     71c:	f04f 02c8 	mov.w	r2, #200	; 0xc8
     720:	601a      	str	r2, [r3, #0]
	MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
     722:	f04f 0001 	mov.w	r0, #1
     726:	f7ff ff13 	bl	550 <MSS_TIM1_init>
	MSS_TIM1_load_immediate(200000000);
     72a:	f24c 2000 	movw	r0, #49664	; 0xc200
     72e:	f6c0 30eb 	movt	r0, #3051	; 0xbeb
     732:	f7ff ff5d 	bl	5f0 <MSS_TIM1_load_immediate>
	MSS_TIM1_enable_irq();
     736:	f7ff ff6b 	bl	610 <MSS_TIM1_enable_irq>
	MSS_TIM1_start();
     73a:	f7ff ff4b 	bl	5d4 <MSS_TIM1_start>
}
     73e:	bd80      	pop	{r7, pc}

00000740 <CarControl_spinout>:

void CarControl_spinout(void) {
     740:	b580      	push	{r7, lr}
     742:	b082      	sub	sp, #8
     744:	af00      	add	r7, sp, #0
	psr_t interrupt_status = HAL_disable_interrupts();
     746:	f000 feb1 	bl	14ac <HAL_disable_interrupts>
     74a:	4603      	mov	r3, r0
     74c:	603b      	str	r3, [r7, #0]

	int i = 0;
     74e:	f04f 0300 	mov.w	r3, #0
     752:	607b      	str	r3, [r7, #4]
	while (i < 4) {
     754:	e03d      	b.n	7d2 <CarControl_spinout+0x92>
		if (rand()%2 == 0) setLeftSideForward();
     756:	f002 fe2b 	bl	33b0 <rand>
     75a:	4603      	mov	r3, r0
     75c:	f003 0301 	and.w	r3, r3, #1
     760:	2b00      	cmp	r3, #0
     762:	d102      	bne.n	76a <CarControl_spinout+0x2a>
     764:	f7ff ff84 	bl	670 <setLeftSideForward>
     768:	e001      	b.n	76e <CarControl_spinout+0x2e>
		else setLeftSideReverse();
     76a:	f7ff ff8d 	bl	688 <setLeftSideReverse>
		setLeftSideSpeed(rand()%256);
     76e:	f002 fe1f 	bl	33b0 <rand>
     772:	4602      	mov	r2, r0
     774:	ea4f 73e2 	mov.w	r3, r2, asr #31
     778:	ea4f 6313 	mov.w	r3, r3, lsr #24
     77c:	441a      	add	r2, r3
     77e:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     782:	ebc3 0302 	rsb	r3, r3, r2
     786:	4618      	mov	r0, r3
     788:	f7ff ffa2 	bl	6d0 <setLeftSideSpeed>

		if (rand()%2 == 0) setRightSideForward();
     78c:	f002 fe10 	bl	33b0 <rand>
     790:	4603      	mov	r3, r0
     792:	f003 0301 	and.w	r3, r3, #1
     796:	2b00      	cmp	r3, #0
     798:	d102      	bne.n	7a0 <CarControl_spinout+0x60>
     79a:	f7ff ff81 	bl	6a0 <setRightSideForward>
     79e:	e001      	b.n	7a4 <CarControl_spinout+0x64>
		else setRightSideReverse();
     7a0:	f7ff ff8a 	bl	6b8 <setRightSideReverse>
		setRightSideSpeed(rand()%256);
     7a4:	f002 fe04 	bl	33b0 <rand>
     7a8:	4602      	mov	r2, r0
     7aa:	ea4f 73e2 	mov.w	r3, r2, asr #31
     7ae:	ea4f 6313 	mov.w	r3, r3, lsr #24
     7b2:	441a      	add	r2, r3
     7b4:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     7b8:	ebc3 0302 	rsb	r3, r3, r2
     7bc:	4618      	mov	r0, r3
     7be:	f7ff ff97 	bl	6f0 <setRightSideSpeed>

		delay(250);
     7c2:	f04f 00fa 	mov.w	r0, #250	; 0xfa
     7c6:	f000 fc2b 	bl	1020 <delay>
		++i;
     7ca:	687b      	ldr	r3, [r7, #4]
     7cc:	f103 0301 	add.w	r3, r3, #1
     7d0:	607b      	str	r3, [r7, #4]

void CarControl_spinout(void) {
	psr_t interrupt_status = HAL_disable_interrupts();

	int i = 0;
	while (i < 4) {
     7d2:	687b      	ldr	r3, [r7, #4]
     7d4:	2b03      	cmp	r3, #3
     7d6:	ddbe      	ble.n	756 <CarControl_spinout+0x16>

		delay(250);
		++i;
	}

	setLeftSideForward();
     7d8:	f7ff ff4a 	bl	670 <setLeftSideForward>
	setRightSideForward();
     7dc:	f7ff ff60 	bl	6a0 <setRightSideForward>
	setLeftSideSpeed(0);
     7e0:	f04f 0000 	mov.w	r0, #0
     7e4:	f7ff ff74 	bl	6d0 <setLeftSideSpeed>
	setRightSideSpeed(0);
     7e8:	f04f 0000 	mov.w	r0, #0
     7ec:	f7ff ff80 	bl	6f0 <setRightSideSpeed>

	delay(1000);
     7f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     7f4:	f000 fc14 	bl	1020 <delay>

	HAL_restore_interrupts(interrupt_status);
     7f8:	6838      	ldr	r0, [r7, #0]
     7fa:	f000 fe5b 	bl	14b4 <HAL_restore_interrupts>
}
     7fe:	f107 0708 	add.w	r7, r7, #8
     802:	46bd      	mov	sp, r7
     804:	bd80      	pop	{r7, pc}
     806:	bf00      	nop

00000808 <Timer1_IRQHandler>:

void Timer1_IRQHandler() {
     808:	b580      	push	{r7, lr}
     80a:	af00      	add	r7, sp, #0
	max_speed = 150;
     80c:	f240 53a8 	movw	r3, #1448	; 0x5a8
     810:	f2c2 0300 	movt	r3, #8192	; 0x2000
     814:	f04f 0296 	mov.w	r2, #150	; 0x96
     818:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
     81a:	f7ff ff09 	bl	630 <MSS_TIM1_clear_irq>
}
     81e:	bd80      	pop	{r7, pc}

00000820 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     820:	b480      	push	{r7}
     822:	b083      	sub	sp, #12
     824:	af00      	add	r7, sp, #0
     826:	4603      	mov	r3, r0
     828:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     82a:	f24e 1300 	movw	r3, #57600	; 0xe100
     82e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     832:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     836:	ea4f 1252 	mov.w	r2, r2, lsr #5
     83a:	88f9      	ldrh	r1, [r7, #6]
     83c:	f001 011f 	and.w	r1, r1, #31
     840:	f04f 0001 	mov.w	r0, #1
     844:	fa00 f101 	lsl.w	r1, r0, r1
     848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     84c:	f107 070c 	add.w	r7, r7, #12
     850:	46bd      	mov	sp, r7
     852:	bc80      	pop	{r7}
     854:	4770      	bx	lr
     856:	bf00      	nop

00000858 <GPIO2_IRQHandler>:

#include "mfrc522.h"

const uint8_t frame_size = 16;

void GPIO2_IRQHandler( void ) {
     858:	b580      	push	{r7, lr}
     85a:	b08a      	sub	sp, #40	; 0x28
     85c:	af04      	add	r7, sp, #16
	unsigned char status, check, str[BUFFER_SIZE];

	// Find cards
	status = MFRC522_Request(PICC_REQIDL, str);
     85e:	f107 0304 	add.w	r3, r7, #4
     862:	f04f 0026 	mov.w	r0, #38	; 0x26
     866:	4619      	mov	r1, r3
     868:	f000 f96c 	bl	b44 <MFRC522_Request>
     86c:	4603      	mov	r3, r0
     86e:	75bb      	strb	r3, [r7, #22]
	if (status == MI_OK) {
     870:	7dbb      	ldrb	r3, [r7, #22]
     872:	2b00      	cmp	r3, #0
     874:	d10a      	bne.n	88c <GPIO2_IRQHandler+0x34>
	  printf("Card detected!\t%x , %x\r\n", str[0], str[1]);
     876:	793b      	ldrb	r3, [r7, #4]
     878:	461a      	mov	r2, r3
     87a:	797b      	ldrb	r3, [r7, #5]
     87c:	f64d 3078 	movw	r0, #56184	; 0xdb78
     880:	f2c0 0000 	movt	r0, #0
     884:	4611      	mov	r1, r2
     886:	461a      	mov	r2, r3
     888:	f002 fd1c 	bl	32c4 <printf>
	}

	// Anti-collision, return card serial number == 4 bytes
	status = MFRC522_Anticoll(str);
     88c:	f107 0304 	add.w	r3, r7, #4
     890:	4618      	mov	r0, r3
     892:	f000 fa81 	bl	d98 <MFRC522_Anticoll>
     896:	4603      	mov	r3, r0
     898:	75bb      	strb	r3, [r7, #22]
	if (status == MI_OK) {
     89a:	7dbb      	ldrb	r3, [r7, #22]
     89c:	2b00      	cmp	r3, #0
     89e:	d121      	bne.n	8e4 <GPIO2_IRQHandler+0x8c>
	  check = str[0] ^ str[1] ^ str[2] ^ str[3];
     8a0:	793a      	ldrb	r2, [r7, #4]
     8a2:	797b      	ldrb	r3, [r7, #5]
     8a4:	ea82 0303 	eor.w	r3, r2, r3
     8a8:	b2da      	uxtb	r2, r3
     8aa:	79bb      	ldrb	r3, [r7, #6]
     8ac:	ea82 0303 	eor.w	r3, r2, r3
     8b0:	b2da      	uxtb	r2, r3
     8b2:	79fb      	ldrb	r3, [r7, #7]
     8b4:	ea82 0303 	eor.w	r3, r2, r3
     8b8:	75fb      	strb	r3, [r7, #23]

	  printf("Card uid: %x %x %x %x %x\t checksum: %x\r\n", str[0], str[1], str[2], str[3], str[4], check);
     8ba:	793b      	ldrb	r3, [r7, #4]
     8bc:	4619      	mov	r1, r3
     8be:	797b      	ldrb	r3, [r7, #5]
     8c0:	461a      	mov	r2, r3
     8c2:	79bb      	ldrb	r3, [r7, #6]
     8c4:	79f8      	ldrb	r0, [r7, #7]
     8c6:	4686      	mov	lr, r0
     8c8:	7a38      	ldrb	r0, [r7, #8]
     8ca:	4684      	mov	ip, r0
     8cc:	7df8      	ldrb	r0, [r7, #23]
     8ce:	f8cd e000 	str.w	lr, [sp]
     8d2:	f8cd c004 	str.w	ip, [sp, #4]
     8d6:	9002      	str	r0, [sp, #8]
     8d8:	f64d 3094 	movw	r0, #56212	; 0xdb94
     8dc:	f2c0 0000 	movt	r0, #0
     8e0:	f002 fcf0 	bl	32c4 <printf>
	}
	/* Clear the interrupt pin on the mfrc */
	//MFRC522_WriteRegister(ComIrqReg, 0x00);
	MFRC522_WriteRegister(ComIrqReg, 0x00);
     8e4:	f04f 0008 	mov.w	r0, #8
     8e8:	f04f 0100 	mov.w	r1, #0
     8ec:	f000 f84a 	bl	984 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(DivIrqReg, 0x00);
     8f0:	f04f 000a 	mov.w	r0, #10
     8f4:	f04f 0100 	mov.w	r1, #0
     8f8:	f000 f844 	bl	984 <MFRC522_WriteRegister>
	/* Clear the gpio interrupt */
	MSS_GPIO_clear_irq( MSS_GPIO_2 );
     8fc:	f04f 0002 	mov.w	r0, #2
     900:	f002 f81e 	bl	2940 <MSS_GPIO_clear_irq>
}
     904:	f107 0718 	add.w	r7, r7, #24
     908:	46bd      	mov	sp, r7
     90a:	bd80      	pop	{r7, pc}

0000090c <PCD_init>:


//4 bytes card serial number, the first 5 bytes for the checksum byte
unsigned char serNum[5];

void PCD_init() {
     90c:	b580      	push	{r7, lr}
     90e:	b082      	sub	sp, #8
     910:	af02      	add	r7, sp, #8

  /* Initialize SPI 1 */
  MSS_SPI_init( &g_mss_spi1 );
     912:	f240 6000 	movw	r0, #1536	; 0x600
     916:	f2c2 0000 	movt	r0, #8192	; 0x2000
     91a:	f001 f9cb 	bl	1cb4 <MSS_SPI_init>
  MSS_SPI_configure_master_mode
     91e:	f64d 3374 	movw	r3, #56180	; 0xdb74
     922:	f2c0 0300 	movt	r3, #0
     926:	781b      	ldrb	r3, [r3, #0]
     928:	9300      	str	r3, [sp, #0]
     92a:	f240 6000 	movw	r0, #1536	; 0x600
     92e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     932:	f04f 0100 	mov.w	r1, #0
     936:	f04f 0200 	mov.w	r2, #0
     93a:	f04f 0307 	mov.w	r3, #7
     93e:	f001 fb03 	bl	1f48 <MSS_SPI_configure_master_mode>
    MSS_SPI_PCLK_DIV_256,
    frame_size
  );

  /* Initialize GPIO Pin 1 for setting the RST line */
  MSS_GPIO_init();
     942:	f001 ff57 	bl	27f4 <MSS_GPIO_init>
  MSS_GPIO_config( MSS_GPIO_1, MSS_GPIO_IRQ_LEVEL_HIGH );
     946:	f04f 0001 	mov.w	r0, #1
     94a:	f04f 0100 	mov.w	r1, #0
     94e:	f001 ff87 	bl	2860 <MSS_GPIO_config>


  MSS_GPIO_set_output( MSS_GPIO_1, 1 );
     952:	f04f 0001 	mov.w	r0, #1
     956:	f04f 0101 	mov.w	r1, #1
     95a:	f001 ff9f 	bl	289c <MSS_GPIO_set_output>


  MFRC522_Init();
     95e:	f000 f8b9 	bl	ad4 <MFRC522_Init>
  NVIC_EnableIRQ(GPIO2_IRQn);
     962:	f04f 0022 	mov.w	r0, #34	; 0x22
     966:	f7ff ff5b 	bl	820 <NVIC_EnableIRQ>
  MSS_GPIO_config( MSS_GPIO_2, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_BOTH );
     96a:	f04f 0002 	mov.w	r0, #2
     96e:	f04f 0182 	mov.w	r1, #130	; 0x82
     972:	f001 ff75 	bl	2860 <MSS_GPIO_config>
  MSS_GPIO_enable_irq( MSS_GPIO_2 );
     976:	f04f 0002 	mov.w	r0, #2
     97a:	f001 ffaf 	bl	28dc <MSS_GPIO_enable_irq>
}
     97e:	46bd      	mov	sp, r7
     980:	bd80      	pop	{r7, pc}
     982:	bf00      	nop

00000984 <MFRC522_WriteRegister>:
 * Function Nameï¼šWrite_MFRC5200
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parametersï¼šaddr - register address; val - the value to be written
 * Return value: None
 */
void MFRC522_WriteRegister(unsigned char reg, unsigned char val) {
     984:	b580      	push	{r7, lr}
     986:	b084      	sub	sp, #16
     988:	af00      	add	r7, sp, #0
     98a:	4602      	mov	r2, r0
     98c:	460b      	mov	r3, r1
     98e:	71fa      	strb	r2, [r7, #7]
     990:	71bb      	strb	r3, [r7, #6]
  uint32_t rx_bits;


  MSS_SPI_set_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );
     992:	f240 6000 	movw	r0, #1536	; 0x600
     996:	f2c2 0000 	movt	r0, #8192	; 0x2000
     99a:	f04f 0100 	mov.w	r1, #0
     99e:	f001 fb63 	bl	2068 <MSS_SPI_set_slave_select>

  //write the value to the specified register
  rx_bits = MSS_SPI_transfer_frame( &g_mss_spi1, (((reg) & 0x7E) << 8) |  val );
     9a2:	79fb      	ldrb	r3, [r7, #7]
     9a4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
     9a8:	ea4f 2203 	mov.w	r2, r3, lsl #8
     9ac:	79bb      	ldrb	r3, [r7, #6]
     9ae:	ea42 0303 	orr.w	r3, r2, r3
     9b2:	f240 6000 	movw	r0, #1536	; 0x600
     9b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9ba:	4619      	mov	r1, r3
     9bc:	f001 fc20 	bl	2200 <MSS_SPI_transfer_frame>
     9c0:	4603      	mov	r3, r0
     9c2:	60fb      	str	r3, [r7, #12]


  MSS_SPI_clear_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );
     9c4:	f240 6000 	movw	r0, #1536	; 0x600
     9c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9cc:	f04f 0100 	mov.w	r1, #0
     9d0:	f001 fbce 	bl	2170 <MSS_SPI_clear_slave_select>

}
     9d4:	f107 0710 	add.w	r7, r7, #16
     9d8:	46bd      	mov	sp, r7
     9da:	bd80      	pop	{r7, pc}

000009dc <MFRC522_ReadRegister>:
 * Function Nameï¼š MFRC522_ReadRegister
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the MFRC522
 */
unsigned char MFRC522_ReadRegister(unsigned char reg) {
     9dc:	b580      	push	{r7, lr}
     9de:	b084      	sub	sp, #16
     9e0:	af00      	add	r7, sp, #0
     9e2:	4603      	mov	r3, r0
     9e4:	71fb      	strb	r3, [r7, #7]
 uint32_t rx_bits;


  MSS_SPI_set_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );
     9e6:	f240 6000 	movw	r0, #1536	; 0x600
     9ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9ee:	f04f 0100 	mov.w	r1, #0
     9f2:	f001 fb39 	bl	2068 <MSS_SPI_set_slave_select>

  /* Transfer the address and read from the register */
  rx_bits = MSS_SPI_transfer_frame( &g_mss_spi1, ((((reg ) & 0x7E) | 0x80) << 8) | 0x00 );
     9f6:	79fb      	ldrb	r3, [r7, #7]
     9f8:	f003 037e 	and.w	r3, r3, #126	; 0x7e
     9fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     a00:	ea4f 2303 	mov.w	r3, r3, lsl #8
     a04:	f240 6000 	movw	r0, #1536	; 0x600
     a08:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a0c:	4619      	mov	r1, r3
     a0e:	f001 fbf7 	bl	2200 <MSS_SPI_transfer_frame>
     a12:	4603      	mov	r3, r0
     a14:	60fb      	str	r3, [r7, #12]


  MSS_SPI_clear_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );
     a16:	f240 6000 	movw	r0, #1536	; 0x600
     a1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a1e:	f04f 0100 	mov.w	r1, #0
     a22:	f001 fba5 	bl	2170 <MSS_SPI_clear_slave_select>


	return (unsigned char) rx_bits;
     a26:	68fb      	ldr	r3, [r7, #12]
     a28:	b2db      	uxtb	r3, r3
}
     a2a:	4618      	mov	r0, r3
     a2c:	f107 0710 	add.w	r7, r7, #16
     a30:	46bd      	mov	sp, r7
     a32:	bd80      	pop	{r7, pc}

00000a34 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(unsigned char reg, unsigned char mask)
{
     a34:	b580      	push	{r7, lr}
     a36:	b084      	sub	sp, #16
     a38:	af00      	add	r7, sp, #0
     a3a:	4602      	mov	r2, r0
     a3c:	460b      	mov	r3, r1
     a3e:	71fa      	strb	r2, [r7, #7]
     a40:	71bb      	strb	r3, [r7, #6]
    unsigned char tmp;
    tmp =  MFRC522_ReadRegister(reg);
     a42:	79fb      	ldrb	r3, [r7, #7]
     a44:	4618      	mov	r0, r3
     a46:	f7ff ffc9 	bl	9dc <MFRC522_ReadRegister>
     a4a:	4603      	mov	r3, r0
     a4c:	73fb      	strb	r3, [r7, #15]
     MFRC522_WriteRegister(reg, tmp | mask);  // set bit mask
     a4e:	7bfa      	ldrb	r2, [r7, #15]
     a50:	79bb      	ldrb	r3, [r7, #6]
     a52:	ea42 0303 	orr.w	r3, r2, r3
     a56:	b2db      	uxtb	r3, r3
     a58:	79fa      	ldrb	r2, [r7, #7]
     a5a:	4610      	mov	r0, r2
     a5c:	4619      	mov	r1, r3
     a5e:	f7ff ff91 	bl	984 <MFRC522_WriteRegister>
}
     a62:	f107 0710 	add.w	r7, r7, #16
     a66:	46bd      	mov	sp, r7
     a68:	bd80      	pop	{r7, pc}
     a6a:	bf00      	nop

00000a6c <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(unsigned char reg, unsigned char mask)
{
     a6c:	b580      	push	{r7, lr}
     a6e:	b084      	sub	sp, #16
     a70:	af00      	add	r7, sp, #0
     a72:	4602      	mov	r2, r0
     a74:	460b      	mov	r3, r1
     a76:	71fa      	strb	r2, [r7, #7]
     a78:	71bb      	strb	r3, [r7, #6]
    unsigned char tmp;
    tmp =  MFRC522_ReadRegister(reg);
     a7a:	79fb      	ldrb	r3, [r7, #7]
     a7c:	4618      	mov	r0, r3
     a7e:	f7ff ffad 	bl	9dc <MFRC522_ReadRegister>
     a82:	4603      	mov	r3, r0
     a84:	73fb      	strb	r3, [r7, #15]
     MFRC522_WriteRegister(reg, tmp & (~mask));  // clear bit mask
     a86:	79bb      	ldrb	r3, [r7, #6]
     a88:	ea6f 0303 	mvn.w	r3, r3
     a8c:	b2da      	uxtb	r2, r3
     a8e:	7bfb      	ldrb	r3, [r7, #15]
     a90:	ea02 0303 	and.w	r3, r2, r3
     a94:	b2db      	uxtb	r3, r3
     a96:	b2db      	uxtb	r3, r3
     a98:	79fa      	ldrb	r2, [r7, #7]
     a9a:	4610      	mov	r0, r2
     a9c:	4619      	mov	r1, r3
     a9e:	f7ff ff71 	bl	984 <MFRC522_WriteRegister>
}
     aa2:	f107 0710 	add.w	r7, r7, #16
     aa6:	46bd      	mov	sp, r7
     aa8:	bd80      	pop	{r7, pc}
     aaa:	bf00      	nop

00000aac <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
     aac:	b580      	push	{r7, lr}
     aae:	af00      	add	r7, sp, #0
  SetBitMask(TxControlReg, 0x03);
     ab0:	f04f 0028 	mov.w	r0, #40	; 0x28
     ab4:	f04f 0103 	mov.w	r1, #3
     ab8:	f7ff ffbc 	bl	a34 <SetBitMask>
}
     abc:	bd80      	pop	{r7, pc}
     abe:	bf00      	nop

00000ac0 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
     ac0:	b580      	push	{r7, lr}
     ac2:	af00      	add	r7, sp, #0
   MFRC522_WriteRegister(CommandReg, PCD_SoftReset);
     ac4:	f04f 0002 	mov.w	r0, #2
     ac8:	f04f 010f 	mov.w	r1, #15
     acc:	f7ff ff5a 	bl	984 <MFRC522_WriteRegister>
}
     ad0:	bd80      	pop	{r7, pc}
     ad2:	bf00      	nop

00000ad4 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
     ad4:	b580      	push	{r7, lr}
     ad6:	af00      	add	r7, sp, #0
    MSS_GPIO_set_output( MSS_GPIO_1, 1 );
     ad8:	f04f 0001 	mov.w	r0, #1
     adc:	f04f 0101 	mov.w	r1, #1
     ae0:	f001 fedc 	bl	289c <MSS_GPIO_set_output>
    MFRC522_Reset();
     ae4:	f7ff ffec 	bl	ac0 <MFRC522_Reset>


    MFRC522_WriteRegister(TModeReg, 0x8D);      // Tauto=1; f(Timer) = 6.78MHz/TPreScaler
     ae8:	f04f 0054 	mov.w	r0, #84	; 0x54
     aec:	f04f 018d 	mov.w	r1, #141	; 0x8d
     af0:	f7ff ff48 	bl	984 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TPrescalerReg, 0x3E); // TModeReg[3..0] + TPrescalerReg
     af4:	f04f 0056 	mov.w	r0, #86	; 0x56
     af8:	f04f 013e 	mov.w	r1, #62	; 0x3e
     afc:	f7ff ff42 	bl	984 <MFRC522_WriteRegister>
  	MFRC522_WriteRegister(TReloadRegL, 30);
     b00:	f04f 005a 	mov.w	r0, #90	; 0x5a
     b04:	f04f 011e 	mov.w	r1, #30
     b08:	f7ff ff3c 	bl	984 <MFRC522_WriteRegister>
  	MFRC522_WriteRegister(TReloadRegH, 0);
     b0c:	f04f 0058 	mov.w	r0, #88	; 0x58
     b10:	f04f 0100 	mov.w	r1, #0
     b14:	f7ff ff36 	bl	984 <MFRC522_WriteRegister>
  	MFRC522_WriteRegister(TxASKReg, 0x40);     // force 100% ASK modulation
     b18:	f04f 002a 	mov.w	r0, #42	; 0x2a
     b1c:	f04f 0140 	mov.w	r1, #64	; 0x40
     b20:	f7ff ff30 	bl	984 <MFRC522_WriteRegister>
  	MFRC522_WriteRegister(ModeReg, 0x3D);       // CRC Initial value 0x6363
     b24:	f04f 0022 	mov.w	r0, #34	; 0x22
     b28:	f04f 013d 	mov.w	r1, #61	; 0x3d
     b2c:	f7ff ff2a 	bl	984 <MFRC522_WriteRegister>

  	// interrupt enable'
  	MFRC522_WriteRegister(ComIEnReg, 0x84);
     b30:	f04f 0004 	mov.w	r0, #4
     b34:	f04f 0184 	mov.w	r1, #132	; 0x84
     b38:	f7ff ff24 	bl	984 <MFRC522_WriteRegister>
  	//MFRC522_WriteRegister(ComIEnReg, 0xA0);

  	// turn antenna on
  	AntennaOn();
     b3c:	f7ff ffb6 	bl	aac <AntennaOn>
}
     b40:	bd80      	pop	{r7, pc}
     b42:	bf00      	nop

00000b44 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
unsigned char MFRC522_Request(unsigned char reqMode, unsigned char *TagType)
{
     b44:	b580      	push	{r7, lr}
     b46:	b086      	sub	sp, #24
     b48:	af02      	add	r7, sp, #8
     b4a:	4603      	mov	r3, r0
     b4c:	6039      	str	r1, [r7, #0]
     b4e:	71fb      	strb	r3, [r7, #7]
  unsigned char status;
  unsigned int backBits; // The received data bits

   MFRC522_WriteRegister(BitFramingReg, 0x07);   // TxLastBists = BitFramingReg[2..0]
     b50:	f04f 001a 	mov.w	r0, #26
     b54:	f04f 0107 	mov.w	r1, #7
     b58:	f7ff ff14 	bl	984 <MFRC522_WriteRegister>

  TagType[0] = reqMode;
     b5c:	683b      	ldr	r3, [r7, #0]
     b5e:	79fa      	ldrb	r2, [r7, #7]
     b60:	701a      	strb	r2, [r3, #0]

  status = MFRC522_ToCard(PCD_Transceive, TagType, 1, TagType, &backBits);
     b62:	f107 0308 	add.w	r3, r7, #8
     b66:	9300      	str	r3, [sp, #0]
     b68:	f04f 000c 	mov.w	r0, #12
     b6c:	6839      	ldr	r1, [r7, #0]
     b6e:	f04f 0201 	mov.w	r2, #1
     b72:	683b      	ldr	r3, [r7, #0]
     b74:	f000 f812 	bl	b9c <MFRC522_ToCard>
     b78:	4603      	mov	r3, r0
     b7a:	73fb      	strb	r3, [r7, #15]
  if ((status != MI_OK) || (backBits != 0x10)) {
     b7c:	7bfb      	ldrb	r3, [r7, #15]
     b7e:	2b00      	cmp	r3, #0
     b80:	d102      	bne.n	b88 <MFRC522_Request+0x44>
     b82:	68bb      	ldr	r3, [r7, #8]
     b84:	2b10      	cmp	r3, #16
     b86:	d002      	beq.n	b8e <MFRC522_Request+0x4a>
    status = MI_ERR;
     b88:	f04f 0302 	mov.w	r3, #2
     b8c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
     b8e:	7bfb      	ldrb	r3, [r7, #15]
}
     b90:	4618      	mov	r0, r3
     b92:	f107 0710 	add.w	r7, r7, #16
     b96:	46bd      	mov	sp, r7
     b98:	bd80      	pop	{r7, pc}
     b9a:	bf00      	nop

00000b9c <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
unsigned char MFRC522_ToCard(unsigned char command, unsigned char *sendData, unsigned char sendLen, unsigned char *backData, unsigned int *backLen)
{
     b9c:	b590      	push	{r4, r7, lr}
     b9e:	b089      	sub	sp, #36	; 0x24
     ba0:	af00      	add	r7, sp, #0
     ba2:	60b9      	str	r1, [r7, #8]
     ba4:	603b      	str	r3, [r7, #0]
     ba6:	4603      	mov	r3, r0
     ba8:	73fb      	strb	r3, [r7, #15]
     baa:	4613      	mov	r3, r2
     bac:	71fb      	strb	r3, [r7, #7]
  unsigned char status = MI_ERR;
     bae:	f04f 0302 	mov.w	r3, #2
     bb2:	75fb      	strb	r3, [r7, #23]
  unsigned char irqEn = 0x00;
     bb4:	f04f 0300 	mov.w	r3, #0
     bb8:	763b      	strb	r3, [r7, #24]
  unsigned char waitIRq = 0x00;
     bba:	f04f 0300 	mov.w	r3, #0
     bbe:	767b      	strb	r3, [r7, #25]
  unsigned char lastBits;
  unsigned char n;
  unsigned int i;

  switch (command)
     bc0:	7bfb      	ldrb	r3, [r7, #15]
     bc2:	2b0c      	cmp	r3, #12
     bc4:	d008      	beq.n	bd8 <MFRC522_ToCard+0x3c>
     bc6:	2b0e      	cmp	r3, #14
     bc8:	d10c      	bne.n	be4 <MFRC522_ToCard+0x48>
  {
    case PCD_MFAuthent:     // Certification cards close
      {
        irqEn = 0x12;
     bca:	f04f 0312 	mov.w	r3, #18
     bce:	763b      	strb	r3, [r7, #24]
        waitIRq = 0x10;
     bd0:	f04f 0310 	mov.w	r3, #16
     bd4:	767b      	strb	r3, [r7, #25]
        break;
     bd6:	e005      	b.n	be4 <MFRC522_ToCard+0x48>
      }
    case PCD_Transceive:  // Transmit FIFO data
      {
        irqEn = 0x77;
     bd8:	f04f 0377 	mov.w	r3, #119	; 0x77
     bdc:	763b      	strb	r3, [r7, #24]
        waitIRq = 0x30;
     bde:	f04f 0330 	mov.w	r3, #48	; 0x30
     be2:	767b      	strb	r3, [r7, #25]
      }
    default:
      break;
  }

   MFRC522_WriteRegister(ComIEnReg, irqEn|0x80);  // Interrupt request
     be4:	7e3b      	ldrb	r3, [r7, #24]
     be6:	ea6f 6343 	mvn.w	r3, r3, lsl #25
     bea:	ea6f 6353 	mvn.w	r3, r3, lsr #25
     bee:	b2db      	uxtb	r3, r3
     bf0:	f04f 0004 	mov.w	r0, #4
     bf4:	4619      	mov	r1, r3
     bf6:	f7ff fec5 	bl	984 <MFRC522_WriteRegister>
  ClearBitMask(ComIrqReg, 0x80);         // Clear all interrupt request bit
     bfa:	f04f 0008 	mov.w	r0, #8
     bfe:	f04f 0180 	mov.w	r1, #128	; 0x80
     c02:	f7ff ff33 	bl	a6c <ClearBitMask>
  SetBitMask(FIFOLevelReg, 0x80);         // FlushBuffer=1, FIFO Initialization
     c06:	f04f 0014 	mov.w	r0, #20
     c0a:	f04f 0180 	mov.w	r1, #128	; 0x80
     c0e:	f7ff ff11 	bl	a34 <SetBitMask>

   MFRC522_WriteRegister(CommandReg, PCD_Idle);    // NO action; Cancel the current command
     c12:	f04f 0002 	mov.w	r0, #2
     c16:	f04f 0100 	mov.w	r1, #0
     c1a:	f7ff feb3 	bl	984 <MFRC522_WriteRegister>

  // Writing data to the FIFO
  for (i=0; i<sendLen; i++)
     c1e:	f04f 0300 	mov.w	r3, #0
     c22:	61fb      	str	r3, [r7, #28]
     c24:	e00c      	b.n	c40 <MFRC522_ToCard+0xa4>
  {
     MFRC522_WriteRegister(FIFODataReg, sendData[i]);
     c26:	68ba      	ldr	r2, [r7, #8]
     c28:	69fb      	ldr	r3, [r7, #28]
     c2a:	4413      	add	r3, r2
     c2c:	781b      	ldrb	r3, [r3, #0]
     c2e:	f04f 0012 	mov.w	r0, #18
     c32:	4619      	mov	r1, r3
     c34:	f7ff fea6 	bl	984 <MFRC522_WriteRegister>
  SetBitMask(FIFOLevelReg, 0x80);         // FlushBuffer=1, FIFO Initialization

   MFRC522_WriteRegister(CommandReg, PCD_Idle);    // NO action; Cancel the current command

  // Writing data to the FIFO
  for (i=0; i<sendLen; i++)
     c38:	69fb      	ldr	r3, [r7, #28]
     c3a:	f103 0301 	add.w	r3, r3, #1
     c3e:	61fb      	str	r3, [r7, #28]
     c40:	79fa      	ldrb	r2, [r7, #7]
     c42:	69fb      	ldr	r3, [r7, #28]
     c44:	429a      	cmp	r2, r3
     c46:	d8ee      	bhi.n	c26 <MFRC522_ToCard+0x8a>
  {
     MFRC522_WriteRegister(FIFODataReg, sendData[i]);
  }

  // Execute the command
   MFRC522_WriteRegister(CommandReg, command);
     c48:	7bfb      	ldrb	r3, [r7, #15]
     c4a:	f04f 0002 	mov.w	r0, #2
     c4e:	4619      	mov	r1, r3
     c50:	f7ff fe98 	bl	984 <MFRC522_WriteRegister>
  if (command == PCD_Transceive)
     c54:	7bfb      	ldrb	r3, [r7, #15]
     c56:	2b0c      	cmp	r3, #12
     c58:	d105      	bne.n	c66 <MFRC522_ToCard+0xca>
  {
    SetBitMask(BitFramingReg, 0x80);      // StartSend=1,transmission of data starts
     c5a:	f04f 001a 	mov.w	r0, #26
     c5e:	f04f 0180 	mov.w	r1, #128	; 0x80
     c62:	f7ff fee7 	bl	a34 <SetBitMask>
  }

  // Waiting to receive data to complete
  i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
     c66:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
     c6a:	61fb      	str	r3, [r7, #28]
  do
  {
    // CommIrqReg[7..0]
    // Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
    n =  MFRC522_ReadRegister(ComIrqReg);
     c6c:	f04f 0008 	mov.w	r0, #8
     c70:	f7ff feb4 	bl	9dc <MFRC522_ReadRegister>
     c74:	4603      	mov	r3, r0
     c76:	76fb      	strb	r3, [r7, #27]
    i--;
     c78:	69fb      	ldr	r3, [r7, #28]
     c7a:	f103 33ff 	add.w	r3, r3, #4294967295
     c7e:	61fb      	str	r3, [r7, #28]
  }
  while ((i!=0) && !(n&0x01) && !(n&waitIRq));
     c80:	69fb      	ldr	r3, [r7, #28]
     c82:	2b00      	cmp	r3, #0
     c84:	d00b      	beq.n	c9e <MFRC522_ToCard+0x102>
     c86:	7efb      	ldrb	r3, [r7, #27]
     c88:	f003 0301 	and.w	r3, r3, #1
     c8c:	2b00      	cmp	r3, #0
     c8e:	d106      	bne.n	c9e <MFRC522_ToCard+0x102>
     c90:	7efa      	ldrb	r2, [r7, #27]
     c92:	7e7b      	ldrb	r3, [r7, #25]
     c94:	ea02 0303 	and.w	r3, r2, r3
     c98:	b2db      	uxtb	r3, r3
     c9a:	2b00      	cmp	r3, #0
     c9c:	d0e6      	beq.n	c6c <MFRC522_ToCard+0xd0>

  ClearBitMask(BitFramingReg, 0x80);      // StartSend=0
     c9e:	f04f 001a 	mov.w	r0, #26
     ca2:	f04f 0180 	mov.w	r1, #128	; 0x80
     ca6:	f7ff fee1 	bl	a6c <ClearBitMask>

  if (i != 0)
     caa:	69fb      	ldr	r3, [r7, #28]
     cac:	2b00      	cmp	r3, #0
     cae:	d064      	beq.n	d7a <MFRC522_ToCard+0x1de>
  {
    if(!( MFRC522_ReadRegister(ErrorReg) & 0x1B))  // BufferOvfl Collerr CRCErr ProtecolErr
     cb0:	f04f 000c 	mov.w	r0, #12
     cb4:	f7ff fe92 	bl	9dc <MFRC522_ReadRegister>
     cb8:	4603      	mov	r3, r0
     cba:	f003 031b 	and.w	r3, r3, #27
     cbe:	2b00      	cmp	r3, #0
     cc0:	d157      	bne.n	d72 <MFRC522_ToCard+0x1d6>
    {
      status = MI_OK;
     cc2:	f04f 0300 	mov.w	r3, #0
     cc6:	75fb      	strb	r3, [r7, #23]
      if (n & irqEn & 0x01)
     cc8:	7efa      	ldrb	r2, [r7, #27]
     cca:	7e3b      	ldrb	r3, [r7, #24]
     ccc:	ea02 0303 	and.w	r3, r2, r3
     cd0:	b2db      	uxtb	r3, r3
     cd2:	f003 0301 	and.w	r3, r3, #1
     cd6:	b2db      	uxtb	r3, r3
     cd8:	2b00      	cmp	r3, #0
     cda:	d002      	beq.n	ce2 <MFRC522_ToCard+0x146>
      {
        status = MI_NOTAGERR;             // ??
     cdc:	f04f 0301 	mov.w	r3, #1
     ce0:	75fb      	strb	r3, [r7, #23]
      }

      if (command == PCD_Transceive)
     ce2:	7bfb      	ldrb	r3, [r7, #15]
     ce4:	2b0c      	cmp	r3, #12
     ce6:	d14f      	bne.n	d88 <MFRC522_ToCard+0x1ec>
      {
        n =  MFRC522_ReadRegister(FIFOLevelReg);
     ce8:	f04f 0014 	mov.w	r0, #20
     cec:	f7ff fe76 	bl	9dc <MFRC522_ReadRegister>
     cf0:	4603      	mov	r3, r0
     cf2:	76fb      	strb	r3, [r7, #27]
        lastBits =  MFRC522_ReadRegister(ControlReg) & 0x07;
     cf4:	f04f 0018 	mov.w	r0, #24
     cf8:	f7ff fe70 	bl	9dc <MFRC522_ReadRegister>
     cfc:	4603      	mov	r3, r0
     cfe:	f003 0307 	and.w	r3, r3, #7
     d02:	76bb      	strb	r3, [r7, #26]
        if (lastBits)
     d04:	7ebb      	ldrb	r3, [r7, #26]
     d06:	2b00      	cmp	r3, #0
     d08:	d00a      	beq.n	d20 <MFRC522_ToCard+0x184>
        {
          *backLen = (n-1)*8 + lastBits;
     d0a:	7efb      	ldrb	r3, [r7, #27]
     d0c:	f103 33ff 	add.w	r3, r3, #4294967295
     d10:	ea4f 02c3 	mov.w	r2, r3, lsl #3
     d14:	7ebb      	ldrb	r3, [r7, #26]
     d16:	4413      	add	r3, r2
     d18:	461a      	mov	r2, r3
     d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     d1c:	601a      	str	r2, [r3, #0]
     d1e:	e005      	b.n	d2c <MFRC522_ToCard+0x190>
        }
        else
        {
          *backLen = n*8;
     d20:	7efb      	ldrb	r3, [r7, #27]
     d22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     d26:	461a      	mov	r2, r3
     d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     d2a:	601a      	str	r2, [r3, #0]
        }

        if (n == 0)
     d2c:	7efb      	ldrb	r3, [r7, #27]
     d2e:	2b00      	cmp	r3, #0
     d30:	d102      	bne.n	d38 <MFRC522_ToCard+0x19c>
        {
          n = 1;
     d32:	f04f 0301 	mov.w	r3, #1
     d36:	76fb      	strb	r3, [r7, #27]
        }
        if (n > BUFFER_SIZE)
     d38:	7efb      	ldrb	r3, [r7, #27]
     d3a:	2b10      	cmp	r3, #16
     d3c:	d902      	bls.n	d44 <MFRC522_ToCard+0x1a8>
        {
          n = BUFFER_SIZE;
     d3e:	f04f 0310 	mov.w	r3, #16
     d42:	76fb      	strb	r3, [r7, #27]
        }

        // Reading the received data in FIFO
        for (i=0; i<n; i++)
     d44:	f04f 0300 	mov.w	r3, #0
     d48:	61fb      	str	r3, [r7, #28]
     d4a:	e00d      	b.n	d68 <MFRC522_ToCard+0x1cc>
        {
          backData[i] =  MFRC522_ReadRegister(FIFODataReg);
     d4c:	683a      	ldr	r2, [r7, #0]
     d4e:	69fb      	ldr	r3, [r7, #28]
     d50:	eb02 0403 	add.w	r4, r2, r3
     d54:	f04f 0012 	mov.w	r0, #18
     d58:	f7ff fe40 	bl	9dc <MFRC522_ReadRegister>
     d5c:	4603      	mov	r3, r0
     d5e:	7023      	strb	r3, [r4, #0]
        {
          n = BUFFER_SIZE;
        }

        // Reading the received data in FIFO
        for (i=0; i<n; i++)
     d60:	69fb      	ldr	r3, [r7, #28]
     d62:	f103 0301 	add.w	r3, r3, #1
     d66:	61fb      	str	r3, [r7, #28]
     d68:	7efa      	ldrb	r2, [r7, #27]
     d6a:	69fb      	ldr	r3, [r7, #28]
     d6c:	429a      	cmp	r2, r3
     d6e:	d8ed      	bhi.n	d4c <MFRC522_ToCard+0x1b0>
        }
      }
    }
    else {
      //printf("buffer overflow, collerr, crcerr, or protecolerr\r\n");
      status = MI_ERR;
     d70:	e00b      	b.n	d8a <MFRC522_ToCard+0x1ee>
     d72:	f04f 0302 	mov.w	r3, #2
     d76:	75fb      	strb	r3, [r7, #23]
     d78:	e007      	b.n	d8a <MFRC522_ToCard+0x1ee>
    }
  }
  else {
    printf("timed out\r\n");
     d7a:	f64d 30c0 	movw	r0, #56256	; 0xdbc0
     d7e:	f2c0 0000 	movt	r0, #0
     d82:	f002 fb0d 	bl	33a0 <puts>
     d86:	e000      	b.n	d8a <MFRC522_ToCard+0x1ee>
        }
      }
    }
    else {
      //printf("buffer overflow, collerr, crcerr, or protecolerr\r\n");
      status = MI_ERR;
     d88:	bf00      	nop
  }
  else {
    printf("timed out\r\n");
  }

  return status;
     d8a:	7dfb      	ldrb	r3, [r7, #23]
}
     d8c:	4618      	mov	r0, r3
     d8e:	f107 0724 	add.w	r7, r7, #36	; 0x24
     d92:	46bd      	mov	sp, r7
     d94:	bd90      	pop	{r4, r7, pc}
     d96:	bf00      	nop

00000d98 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
unsigned char MFRC522_Anticoll(unsigned char *serNum)
{
     d98:	b580      	push	{r7, lr}
     d9a:	b086      	sub	sp, #24
     d9c:	af02      	add	r7, sp, #8
     d9e:	6078      	str	r0, [r7, #4]
  unsigned char status;
  unsigned char i;
  unsigned char serNumCheck=0;
     da0:	f04f 0300 	mov.w	r3, #0
     da4:	73fb      	strb	r3, [r7, #15]
  unsigned int unLen;


  //ClearBitMask(Status2Reg, 0x08);		//TempSensclear
  //ClearBitMask(CollReg,0x80);			//ValuesAfterColl
   MFRC522_WriteRegister(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
     da6:	f04f 001a 	mov.w	r0, #26
     daa:	f04f 0100 	mov.w	r1, #0
     dae:	f7ff fde9 	bl	984 <MFRC522_WriteRegister>

  serNum[0] = PICC_ANTICOLL;
     db2:	687b      	ldr	r3, [r7, #4]
     db4:	f06f 026c 	mvn.w	r2, #108	; 0x6c
     db8:	701a      	strb	r2, [r3, #0]
  serNum[1] = 0x20;
     dba:	687b      	ldr	r3, [r7, #4]
     dbc:	f103 0301 	add.w	r3, r3, #1
     dc0:	f04f 0220 	mov.w	r2, #32
     dc4:	701a      	strb	r2, [r3, #0]
  status = MFRC522_ToCard(PCD_Transceive, serNum, 2, serNum, &unLen);
     dc6:	f107 0308 	add.w	r3, r7, #8
     dca:	9300      	str	r3, [sp, #0]
     dcc:	f04f 000c 	mov.w	r0, #12
     dd0:	6879      	ldr	r1, [r7, #4]
     dd2:	f04f 0202 	mov.w	r2, #2
     dd6:	687b      	ldr	r3, [r7, #4]
     dd8:	f7ff fee0 	bl	b9c <MFRC522_ToCard>
     ddc:	4603      	mov	r3, r0
     dde:	737b      	strb	r3, [r7, #13]

  if (status == MI_OK)
     de0:	7b7b      	ldrb	r3, [r7, #13]
     de2:	2b00      	cmp	r3, #0
     de4:	d11c      	bne.n	e20 <MFRC522_Anticoll+0x88>
  {
    //Check card serial number
    for (i=0; i<4; i++)
     de6:	f04f 0300 	mov.w	r3, #0
     dea:	73bb      	strb	r3, [r7, #14]
     dec:	e00b      	b.n	e06 <MFRC522_Anticoll+0x6e>
    {
      serNumCheck ^= serNum[i];
     dee:	7bba      	ldrb	r2, [r7, #14]
     df0:	687b      	ldr	r3, [r7, #4]
     df2:	4413      	add	r3, r2
     df4:	781a      	ldrb	r2, [r3, #0]
     df6:	7bfb      	ldrb	r3, [r7, #15]
     df8:	ea82 0303 	eor.w	r3, r2, r3
     dfc:	73fb      	strb	r3, [r7, #15]
  status = MFRC522_ToCard(PCD_Transceive, serNum, 2, serNum, &unLen);

  if (status == MI_OK)
  {
    //Check card serial number
    for (i=0; i<4; i++)
     dfe:	7bbb      	ldrb	r3, [r7, #14]
     e00:	f103 0301 	add.w	r3, r3, #1
     e04:	73bb      	strb	r3, [r7, #14]
     e06:	7bbb      	ldrb	r3, [r7, #14]
     e08:	2b03      	cmp	r3, #3
     e0a:	d9f0      	bls.n	dee <MFRC522_Anticoll+0x56>
    {
      serNumCheck ^= serNum[i];
    }
    if (serNumCheck != serNum[i])
     e0c:	7bba      	ldrb	r2, [r7, #14]
     e0e:	687b      	ldr	r3, [r7, #4]
     e10:	4413      	add	r3, r2
     e12:	781b      	ldrb	r3, [r3, #0]
     e14:	7bfa      	ldrb	r2, [r7, #15]
     e16:	429a      	cmp	r2, r3
     e18:	d002      	beq.n	e20 <MFRC522_Anticoll+0x88>
    {
      status = MI_ERR;
     e1a:	f04f 0302 	mov.w	r3, #2
     e1e:	737b      	strb	r3, [r7, #13]
    }
  }

  //SetBitMask(CollReg, 0x80);		//ValuesAfterColl=1

  return status;
     e20:	7b7b      	ldrb	r3, [r7, #13]
}
     e22:	4618      	mov	r0, r3
     e24:	f107 0710 	add.w	r7, r7, #16
     e28:	46bd      	mov	sp, r7
     e2a:	bd80      	pop	{r7, pc}

00000e2c <main>:
#include "xbee.h"
#include "MFRC522.h"

void loop();

int main() {
     e2c:	b580      	push	{r7, lr}
     e2e:	af00      	add	r7, sp, #0
	XBEE_init();
     e30:	f000 f914 	bl	105c <XBEE_init>
	CarControl_init();
     e34:	f7ff fc0a 	bl	64c <CarControl_init>
	PCD_init();
     e38:	f7ff fd68 	bl	90c <PCD_init>

	while(1){
		loop();
     e3c:	f000 f802 	bl	e44 <loop>
	}
     e40:	e7fc      	b.n	e3c <main+0x10>
     e42:	bf00      	nop

00000e44 <loop>:
}

void loop() {
     e44:	b580      	push	{r7, lr}
     e46:	b086      	sub	sp, #24
     e48:	af00      	add	r7, sp, #0
	unsigned char status, check, str[BUFFER_SIZE];
	char * tx_msg;
	// Anti-collision, return card serial number == 4 bytes
	status = MFRC522_Request(PICC_REQIDL, str);
     e4a:	463b      	mov	r3, r7
     e4c:	f04f 0026 	mov.w	r0, #38	; 0x26
     e50:	4619      	mov	r1, r3
     e52:	f7ff fe77 	bl	b44 <MFRC522_Request>
     e56:	4603      	mov	r3, r0
     e58:	74bb      	strb	r3, [r7, #18]
	status = MFRC522_Anticoll(str);
     e5a:	463b      	mov	r3, r7
     e5c:	4618      	mov	r0, r3
     e5e:	f7ff ff9b 	bl	d98 <MFRC522_Anticoll>
     e62:	4603      	mov	r3, r0
     e64:	74bb      	strb	r3, [r7, #18]
	if (status == MI_OK) {
     e66:	7cbb      	ldrb	r3, [r7, #18]
     e68:	2b00      	cmp	r3, #0
     e6a:	d12d      	bne.n	ec8 <loop+0x84>

		//send new lap packet
		if ((str[0]-'0')%16 == 12){
     e6c:	783b      	ldrb	r3, [r7, #0]
     e6e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
     e72:	ea4f 73e2 	mov.w	r3, r2, asr #31
     e76:	ea4f 7313 	mov.w	r3, r3, lsr #28
     e7a:	441a      	add	r2, r3
     e7c:	f002 020f 	and.w	r2, r2, #15
     e80:	ebc3 0302 	rsb	r3, r3, r2
     e84:	2b0c      	cmp	r3, #12
     e86:	d105      	bne.n	e94 <loop+0x50>
			tx_msg = "1,1,0\r\n";
     e88:	f64d 33cc 	movw	r3, #56268	; 0xdbcc
     e8c:	f2c0 0300 	movt	r3, #0
     e90:	617b      	str	r3, [r7, #20]
     e92:	e012      	b.n	eba <loop+0x76>
		}

		//send power up packet
		else if ((str[0]-'0')%16 == 14){
     e94:	783b      	ldrb	r3, [r7, #0]
     e96:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
     e9a:	ea4f 73e2 	mov.w	r3, r2, asr #31
     e9e:	ea4f 7313 	mov.w	r3, r3, lsr #28
     ea2:	441a      	add	r2, r3
     ea4:	f002 020f 	and.w	r2, r2, #15
     ea8:	ebc3 0302 	rsb	r3, r3, r2
     eac:	2b0e      	cmp	r3, #14
     eae:	d104      	bne.n	eba <loop+0x76>
			tx_msg = "1,1,1\r\n";
     eb0:	f64d 33d4 	movw	r3, #56276	; 0xdbd4
     eb4:	f2c0 0300 	movt	r3, #0
     eb8:	617b      	str	r3, [r7, #20]
		}
		XBEE_send(tx_msg);
     eba:	6978      	ldr	r0, [r7, #20]
     ebc:	f000 f8e8 	bl	1090 <XBEE_send>

		delay(1000);
     ec0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     ec4:	f000 f8ac 	bl	1020 <delay>
  }
}
     ec8:	f107 0718 	add.w	r7, r7, #24
     ecc:	46bd      	mov	sp, r7
     ece:	bd80      	pop	{r7, pc}

00000ed0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     ed0:	b480      	push	{r7}
     ed2:	b083      	sub	sp, #12
     ed4:	af00      	add	r7, sp, #0
     ed6:	4603      	mov	r3, r0
     ed8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     eda:	f24e 1300 	movw	r3, #57600	; 0xe100
     ede:	f2ce 0300 	movt	r3, #57344	; 0xe000
     ee2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     ee6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     eea:	88f9      	ldrh	r1, [r7, #6]
     eec:	f001 011f 	and.w	r1, r1, #31
     ef0:	f04f 0001 	mov.w	r0, #1
     ef4:	fa00 f101 	lsl.w	r1, r0, r1
     ef8:	f102 0220 	add.w	r2, r2, #32
     efc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     f00:	f107 070c 	add.w	r7, r7, #12
     f04:	46bd      	mov	sp, r7
     f06:	bc80      	pop	{r7}
     f08:	4770      	bx	lr
     f0a:	bf00      	nop

00000f0c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     f0c:	b480      	push	{r7}
     f0e:	b083      	sub	sp, #12
     f10:	af00      	add	r7, sp, #0
     f12:	4603      	mov	r3, r0
     f14:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     f16:	f24e 1300 	movw	r3, #57600	; 0xe100
     f1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
     f1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     f22:	ea4f 1252 	mov.w	r2, r2, lsr #5
     f26:	88f9      	ldrh	r1, [r7, #6]
     f28:	f001 011f 	and.w	r1, r1, #31
     f2c:	f04f 0001 	mov.w	r0, #1
     f30:	fa00 f101 	lsl.w	r1, r0, r1
     f34:	f102 0260 	add.w	r2, r2, #96	; 0x60
     f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     f3c:	f107 070c 	add.w	r7, r7, #12
     f40:	46bd      	mov	sp, r7
     f42:	bc80      	pop	{r7}
     f44:	4770      	bx	lr
     f46:	bf00      	nop

00000f48 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
     f48:	b580      	push	{r7, lr}
     f4a:	b082      	sub	sp, #8
     f4c:	af00      	add	r7, sp, #0
     f4e:	4603      	mov	r3, r0
     f50:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
     f52:	f04f 0015 	mov.w	r0, #21
     f56:	f7ff ffbb 	bl	ed0 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     f5a:	f242 0300 	movw	r3, #8192	; 0x2000
     f5e:	f2ce 0304 	movt	r3, #57348	; 0xe004
     f62:	f242 0200 	movw	r2, #8192	; 0x2000
     f66:	f2ce 0204 	movt	r2, #57348	; 0xe004
     f6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
     f6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     f70:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     f72:	f245 0300 	movw	r3, #20480	; 0x5000
     f76:	f2c4 0300 	movt	r3, #16384	; 0x4000
     f7a:	f04f 0200 	mov.w	r2, #0
     f7e:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
     f80:	f240 0300 	movw	r3, #0
     f84:	f2c4 230a 	movt	r3, #16906	; 0x420a
     f88:	f04f 0200 	mov.w	r2, #0
     f8c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
     f90:	f240 0300 	movw	r3, #0
     f94:	f2c4 230a 	movt	r3, #16906	; 0x420a
     f98:	f04f 0200 	mov.w	r2, #0
     f9c:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     fa0:	f240 0300 	movw	r3, #0
     fa4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     fa8:	79fa      	ldrb	r2, [r7, #7]
     faa:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
     fae:	f245 0300 	movw	r3, #20480	; 0x5000
     fb2:	f2c4 0300 	movt	r3, #16384	; 0x4000
     fb6:	f04f 0201 	mov.w	r2, #1
     fba:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
     fbc:	f04f 0015 	mov.w	r0, #21
     fc0:	f7ff ffa4 	bl	f0c <NVIC_ClearPendingIRQ>
}
     fc4:	f107 0708 	add.w	r7, r7, #8
     fc8:	46bd      	mov	sp, r7
     fca:	bd80      	pop	{r7, pc}

00000fcc <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
     fcc:	b480      	push	{r7}
     fce:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
     fd0:	f240 0300 	movw	r3, #0
     fd4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     fd8:	f04f 0201 	mov.w	r2, #1
     fdc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     fe0:	46bd      	mov	sp, r7
     fe2:	bc80      	pop	{r7}
     fe4:	4770      	bx	lr
     fe6:	bf00      	nop

00000fe8 <MSS_TIM2_get_current_value>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_get_current_value() returns the current value of the Timer 2
  down-counter.
 */
static __INLINE uint32_t MSS_TIM2_get_current_value( void )
{
     fe8:	b480      	push	{r7}
     fea:	af00      	add	r7, sp, #0
    return TIMER->TIM2_VAL;
     fec:	f245 0300 	movw	r3, #20480	; 0x5000
     ff0:	f2c4 0300 	movt	r3, #16384	; 0x4000
     ff4:	699b      	ldr	r3, [r3, #24]
}
     ff6:	4618      	mov	r0, r3
     ff8:	46bd      	mov	sp, r7
     ffa:	bc80      	pop	{r7}
     ffc:	4770      	bx	lr
     ffe:	bf00      	nop

00001000 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
    1000:	b480      	push	{r7}
    1002:	b083      	sub	sp, #12
    1004:	af00      	add	r7, sp, #0
    1006:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
    1008:	f245 0300 	movw	r3, #20480	; 0x5000
    100c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1010:	687a      	ldr	r2, [r7, #4]
    1012:	61da      	str	r2, [r3, #28]
}
    1014:	f107 070c 	add.w	r7, r7, #12
    1018:	46bd      	mov	sp, r7
    101a:	bc80      	pop	{r7}
    101c:	4770      	bx	lr
    101e:	bf00      	nop

00001020 <delay>:
#include <stdlib.h>
#include "utility.h"
#include "drivers/mss_timer/mss_timer.h"

void delay(int ms) {
    1020:	b580      	push	{r7, lr}
    1022:	b082      	sub	sp, #8
    1024:	af00      	add	r7, sp, #0
    1026:	6078      	str	r0, [r7, #4]
	MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
    1028:	f04f 0001 	mov.w	r0, #1
    102c:	f7ff ff8c 	bl	f48 <MSS_TIM2_init>
	MSS_TIM2_load_immediate(ms * 100000);
    1030:	687a      	ldr	r2, [r7, #4]
    1032:	f248 63a0 	movw	r3, #34464	; 0x86a0
    1036:	f2c0 0301 	movt	r3, #1
    103a:	fb03 f302 	mul.w	r3, r3, r2
    103e:	4618      	mov	r0, r3
    1040:	f7ff ffde 	bl	1000 <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
    1044:	f7ff ffc2 	bl	fcc <MSS_TIM2_start>
	while (MSS_TIM2_get_current_value() > 0);
    1048:	f7ff ffce 	bl	fe8 <MSS_TIM2_get_current_value>
    104c:	4603      	mov	r3, r0
    104e:	2b00      	cmp	r3, #0
    1050:	d1fa      	bne.n	1048 <delay+0x28>
}
    1052:	f107 0708 	add.w	r7, r7, #8
    1056:	46bd      	mov	sp, r7
    1058:	bd80      	pop	{r7, pc}
    105a:	bf00      	nop

0000105c <XBEE_init>:
#include <stdio.h>
#include <string.h>

int curr_button_state=0;

void XBEE_init(void) {
    105c:	b580      	push	{r7, lr}
    105e:	af00      	add	r7, sp, #0
	MSS_UART_init(&g_mss_uart1, MSS_UART_115200_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
    1060:	f240 50b0 	movw	r0, #1456	; 0x5b0
    1064:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1068:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    106c:	f04f 0203 	mov.w	r2, #3
    1070:	f000 fa5e 	bl	1530 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_SINGLE_BYTE);
    1074:	f240 50b0 	movw	r0, #1456	; 0x5b0
    1078:	f2c2 0000 	movt	r0, #8192	; 0x2000
    107c:	f241 01b1 	movw	r1, #4273	; 0x10b1
    1080:	f2c0 0100 	movt	r1, #0
    1084:	f04f 0200 	mov.w	r2, #0
    1088:	f000 fd3c 	bl	1b04 <MSS_UART_set_rx_handler>
}
    108c:	bd80      	pop	{r7, pc}
    108e:	bf00      	nop

00001090 <XBEE_send>:

void XBEE_send(char* string) {
    1090:	b580      	push	{r7, lr}
    1092:	b082      	sub	sp, #8
    1094:	af00      	add	r7, sp, #0
    1096:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t*)string);
    1098:	f240 50b0 	movw	r0, #1456	; 0x5b0
    109c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10a0:	6879      	ldr	r1, [r7, #4]
    10a2:	f000 fb47 	bl	1734 <MSS_UART_polled_tx_string>
}
    10a6:	f107 0708 	add.w	r7, r7, #8
    10aa:	46bd      	mov	sp, r7
    10ac:	bd80      	pop	{r7, pc}
    10ae:	bf00      	nop

000010b0 <uart1_rx_handler>:

void uart1_rx_handler( mss_uart_instance_t * this_uart ) {
    10b0:	b580      	push	{r7, lr}
    10b2:	b098      	sub	sp, #96	; 0x60
    10b4:	af00      	add	r7, sp, #0
    10b6:	6078      	str	r0, [r7, #4]
	char rx_buff[1];
	char received_data[50];
	int accel=0;
    10b8:	f04f 0300 	mov.w	r3, #0
    10bc:	60fb      	str	r3, [r7, #12]
	int i = 0;
    10be:	f04f 0300 	mov.w	r3, #0
    10c2:	64bb      	str	r3, [r7, #72]	; 0x48
	int no_rcv = 0;
    10c4:	f04f 0300 	mov.w	r3, #0
    10c8:	64fb      	str	r3, [r7, #76]	; 0x4c
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
    10ca:	f107 0344 	add.w	r3, r7, #68	; 0x44
    10ce:	6878      	ldr	r0, [r7, #4]
    10d0:	4619      	mov	r1, r3
    10d2:	f04f 0201 	mov.w	r2, #1
    10d6:	f000 fb95 	bl	1804 <MSS_UART_get_rx>
    10da:	4603      	mov	r3, r0
    10dc:	653b      	str	r3, [r7, #80]	; 0x50

	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
    10de:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    10e2:	2b0d      	cmp	r3, #13
    10e4:	d003      	beq.n	10ee <uart1_rx_handler+0x3e>
    10e6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    10ea:	2b0a      	cmp	r3, #10
    10ec:	d109      	bne.n	1102 <uart1_rx_handler+0x52>
    10ee:	f107 0344 	add.w	r3, r7, #68	; 0x44
    10f2:	6878      	ldr	r0, [r7, #4]
    10f4:	4619      	mov	r1, r3
    10f6:	f04f 0201 	mov.w	r2, #1
    10fa:	f000 fb83 	bl	1804 <MSS_UART_get_rx>
    10fe:	4603      	mov	r3, r0
    1100:	653b      	str	r3, [r7, #80]	; 0x50
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
    1102:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    1106:	2b0d      	cmp	r3, #13
    1108:	d003      	beq.n	1112 <uart1_rx_handler+0x62>
    110a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    110e:	2b0a      	cmp	r3, #10
    1110:	d12b      	bne.n	116a <uart1_rx_handler+0xba>
    1112:	f107 0344 	add.w	r3, r7, #68	; 0x44
    1116:	6878      	ldr	r0, [r7, #4]
    1118:	4619      	mov	r1, r3
    111a:	f04f 0201 	mov.w	r2, #1
    111e:	f000 fb71 	bl	1804 <MSS_UART_get_rx>
    1122:	4603      	mov	r3, r0
    1124:	653b      	str	r3, [r7, #80]	; 0x50

	while (!(*rx_buff == '\r' ||  *rx_buff == '\n') && i < 50 && no_rcv < 500) {
    1126:	e020      	b.n	116a <uart1_rx_handler+0xba>
		if (rx_size > 0 ) {
    1128:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    112a:	2b00      	cmp	r3, #0
    112c:	dd0f      	ble.n	114e <uart1_rx_handler+0x9e>
			received_data[i++] = *rx_buff;
    112e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    1130:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
    1134:	f107 0160 	add.w	r1, r7, #96	; 0x60
    1138:	440b      	add	r3, r1
    113a:	f803 2c50 	strb.w	r2, [r3, #-80]
    113e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    1140:	f103 0301 	add.w	r3, r3, #1
    1144:	64bb      	str	r3, [r7, #72]	; 0x48
			no_rcv = 0;
    1146:	f04f 0300 	mov.w	r3, #0
    114a:	64fb      	str	r3, [r7, #76]	; 0x4c
    114c:	e003      	b.n	1156 <uart1_rx_handler+0xa6>
		}
		else no_rcv++;
    114e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    1150:	f103 0301 	add.w	r3, r3, #1
    1154:	64fb      	str	r3, [r7, #76]	; 0x4c
		rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
    1156:	f107 0344 	add.w	r3, r7, #68	; 0x44
    115a:	6878      	ldr	r0, [r7, #4]
    115c:	4619      	mov	r1, r3
    115e:	f04f 0201 	mov.w	r2, #1
    1162:	f000 fb4f 	bl	1804 <MSS_UART_get_rx>
    1166:	4603      	mov	r3, r0
    1168:	653b      	str	r3, [r7, #80]	; 0x50
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );

	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );

	while (!(*rx_buff == '\r' ||  *rx_buff == '\n') && i < 50 && no_rcv < 500) {
    116a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    116e:	2b0d      	cmp	r3, #13
    1170:	d00b      	beq.n	118a <uart1_rx_handler+0xda>
    1172:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    1176:	2b0a      	cmp	r3, #10
    1178:	d007      	beq.n	118a <uart1_rx_handler+0xda>
    117a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    117c:	2b31      	cmp	r3, #49	; 0x31
    117e:	dc04      	bgt.n	118a <uart1_rx_handler+0xda>
    1180:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    1182:	f240 13f3 	movw	r3, #499	; 0x1f3
    1186:	429a      	cmp	r2, r3
    1188:	ddce      	ble.n	1128 <uart1_rx_handler+0x78>
			no_rcv = 0;
		}
		else no_rcv++;
		rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	}
	received_data[i] = '\0';
    118a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    118c:	f107 0260 	add.w	r2, r7, #96	; 0x60
    1190:	4413      	add	r3, r2
    1192:	f04f 0200 	mov.w	r2, #0
    1196:	f803 2c50 	strb.w	r2, [r3, #-80]

	// Process the packet string received data, i is the length of the received data

	// Process accelerometer data and translate it to motor output
	if(received_data[0]=='2' && strlen(received_data) == 7 && game_status == 1){
    119a:	7c3b      	ldrb	r3, [r7, #16]
    119c:	2b32      	cmp	r3, #50	; 0x32
    119e:	f040 80ae 	bne.w	12fe <uart1_rx_handler+0x24e>
    11a2:	f107 0310 	add.w	r3, r7, #16
    11a6:	4618      	mov	r0, r3
    11a8:	f002 f9f6 	bl	3598 <strlen>
    11ac:	4603      	mov	r3, r0
    11ae:	2b07      	cmp	r3, #7
    11b0:	f040 80a5 	bne.w	12fe <uart1_rx_handler+0x24e>
    11b4:	f240 53ac 	movw	r3, #1452	; 0x5ac
    11b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11bc:	681b      	ldr	r3, [r3, #0]
    11be:	2b01      	cmp	r3, #1
    11c0:	f040 809d 	bne.w	12fe <uart1_rx_handler+0x24e>
		int new_button_state;

		//Packet structure  = packet_header("2"),button_state,accel_data
		new_button_state = received_data[2] - '0';
    11c4:	7cbb      	ldrb	r3, [r7, #18]
    11c6:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
    11ca:	657b      	str	r3, [r7, #84]	; 0x54

		sscanf(received_data+4, "%d", &accel);
    11cc:	f107 0310 	add.w	r3, r7, #16
    11d0:	f103 0204 	add.w	r2, r3, #4
    11d4:	f107 030c 	add.w	r3, r7, #12
    11d8:	4610      	mov	r0, r2
    11da:	f64d 31dc 	movw	r1, #56284	; 0xdbdc
    11de:	f2c0 0100 	movt	r1, #0
    11e2:	461a      	mov	r2, r3
    11e4:	f002 f9aa 	bl	353c <sscanf>

		// Calculate individual side speeds
		int left_speed = max_speed - (ACCEL_CENTER - accel) - OFFSET;
    11e8:	68fb      	ldr	r3, [r7, #12]
    11ea:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
    11ee:	f1a3 0303 	sub.w	r3, r3, #3
    11f2:	f240 52a8 	movw	r2, #1448	; 0x5a8
    11f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    11fa:	6812      	ldr	r2, [r2, #0]
    11fc:	4413      	add	r3, r2
    11fe:	f1a3 0314 	sub.w	r3, r3, #20
    1202:	65bb      	str	r3, [r7, #88]	; 0x58
		int right_speed = max_speed + (ACCEL_CENTER - accel) + OFFSET;
    1204:	68fb      	ldr	r3, [r7, #12]
    1206:	f5c3 73a6 	rsb	r3, r3, #332	; 0x14c
    120a:	f103 0303 	add.w	r3, r3, #3
    120e:	f240 52a8 	movw	r2, #1448	; 0x5a8
    1212:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1216:	6812      	ldr	r2, [r2, #0]
    1218:	4413      	add	r3, r2
    121a:	f103 0314 	add.w	r3, r3, #20
    121e:	65fb      	str	r3, [r7, #92]	; 0x5c
		if (left_speed > 255) left_speed = 255;
    1220:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    1222:	2bff      	cmp	r3, #255	; 0xff
    1224:	dd03      	ble.n	122e <uart1_rx_handler+0x17e>
    1226:	f04f 03ff 	mov.w	r3, #255	; 0xff
    122a:	65bb      	str	r3, [r7, #88]	; 0x58
    122c:	e005      	b.n	123a <uart1_rx_handler+0x18a>
		else if (left_speed < 0) left_speed = 0;
    122e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    1230:	2b00      	cmp	r3, #0
    1232:	da02      	bge.n	123a <uart1_rx_handler+0x18a>
    1234:	f04f 0300 	mov.w	r3, #0
    1238:	65bb      	str	r3, [r7, #88]	; 0x58
		if (right_speed > 255) right_speed = 255;
    123a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    123c:	2bff      	cmp	r3, #255	; 0xff
    123e:	dd03      	ble.n	1248 <uart1_rx_handler+0x198>
    1240:	f04f 03ff 	mov.w	r3, #255	; 0xff
    1244:	65fb      	str	r3, [r7, #92]	; 0x5c
    1246:	e005      	b.n	1254 <uart1_rx_handler+0x1a4>
		else if (right_speed < 0) right_speed = 0;
    1248:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    124a:	2b00      	cmp	r3, #0
    124c:	da02      	bge.n	1254 <uart1_rx_handler+0x1a4>
    124e:	f04f 0300 	mov.w	r3, #0
    1252:	65fb      	str	r3, [r7, #92]	; 0x5c

		if(new_button_state == 1 && curr_button_state != 1){
    1254:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    1256:	2b01      	cmp	r3, #1
    1258:	d113      	bne.n	1282 <uart1_rx_handler+0x1d2>
    125a:	f240 536c 	movw	r3, #1388	; 0x56c
    125e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1262:	681b      	ldr	r3, [r3, #0]
    1264:	2b01      	cmp	r3, #1
    1266:	d00c      	beq.n	1282 <uart1_rx_handler+0x1d2>
			setLeftSideForward();
    1268:	f7ff fa02 	bl	670 <setLeftSideForward>
			setRightSideForward();
    126c:	f7ff fa18 	bl	6a0 <setRightSideForward>
			setLeftSideSpeed(left_speed);
    1270:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    1272:	4618      	mov	r0, r3
    1274:	f7ff fa2c 	bl	6d0 <setLeftSideSpeed>
			setRightSideSpeed(right_speed);
    1278:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    127a:	4618      	mov	r0, r3
    127c:	f7ff fa38 	bl	6f0 <setRightSideSpeed>
		if (left_speed > 255) left_speed = 255;
		else if (left_speed < 0) left_speed = 0;
		if (right_speed > 255) right_speed = 255;
		else if (right_speed < 0) right_speed = 0;

		if(new_button_state == 1 && curr_button_state != 1){
    1280:	e036      	b.n	12f0 <uart1_rx_handler+0x240>
			setLeftSideForward();
			setRightSideForward();
			setLeftSideSpeed(left_speed);
			setRightSideSpeed(right_speed);
		}
		else if(new_button_state == 1){
    1282:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    1284:	2b01      	cmp	r3, #1
    1286:	d108      	bne.n	129a <uart1_rx_handler+0x1ea>
			setLeftSideSpeed(left_speed);
    1288:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    128a:	4618      	mov	r0, r3
    128c:	f7ff fa20 	bl	6d0 <setLeftSideSpeed>
			setRightSideSpeed(right_speed);
    1290:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    1292:	4618      	mov	r0, r3
    1294:	f7ff fa2c 	bl	6f0 <setRightSideSpeed>
    1298:	e02a      	b.n	12f0 <uart1_rx_handler+0x240>
		}
		else if(new_button_state == 2 && curr_button_state != 2) {
    129a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    129c:	2b02      	cmp	r3, #2
    129e:	d113      	bne.n	12c8 <uart1_rx_handler+0x218>
    12a0:	f240 536c 	movw	r3, #1388	; 0x56c
    12a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12a8:	681b      	ldr	r3, [r3, #0]
    12aa:	2b02      	cmp	r3, #2
    12ac:	d00c      	beq.n	12c8 <uart1_rx_handler+0x218>
			setLeftSideReverse();
    12ae:	f7ff f9eb 	bl	688 <setLeftSideReverse>
			setRightSideReverse();
    12b2:	f7ff fa01 	bl	6b8 <setRightSideReverse>
			setLeftSideSpeed(left_speed);
    12b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    12b8:	4618      	mov	r0, r3
    12ba:	f7ff fa09 	bl	6d0 <setLeftSideSpeed>
			setRightSideSpeed(right_speed);
    12be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    12c0:	4618      	mov	r0, r3
    12c2:	f7ff fa15 	bl	6f0 <setRightSideSpeed>
		}
		else if(new_button_state == 1){
			setLeftSideSpeed(left_speed);
			setRightSideSpeed(right_speed);
		}
		else if(new_button_state == 2 && curr_button_state != 2) {
    12c6:	e013      	b.n	12f0 <uart1_rx_handler+0x240>
			setLeftSideReverse();
			setRightSideReverse();
			setLeftSideSpeed(left_speed);
			setRightSideSpeed(right_speed);
		}
		else if(new_button_state == 2){
    12c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    12ca:	2b02      	cmp	r3, #2
    12cc:	d108      	bne.n	12e0 <uart1_rx_handler+0x230>
			setLeftSideSpeed(left_speed);
    12ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    12d0:	4618      	mov	r0, r3
    12d2:	f7ff f9fd 	bl	6d0 <setLeftSideSpeed>
			setRightSideSpeed(right_speed);
    12d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    12d8:	4618      	mov	r0, r3
    12da:	f7ff fa09 	bl	6f0 <setRightSideSpeed>
    12de:	e007      	b.n	12f0 <uart1_rx_handler+0x240>
		}
		else{
			setLeftSideSpeed(0);
    12e0:	f04f 0000 	mov.w	r0, #0
    12e4:	f7ff f9f4 	bl	6d0 <setLeftSideSpeed>
			setRightSideSpeed(0);
    12e8:	f04f 0000 	mov.w	r0, #0
    12ec:	f7ff fa00 	bl	6f0 <setRightSideSpeed>
		}
		curr_button_state = new_button_state;
    12f0:	f240 536c 	movw	r3, #1388	; 0x56c
    12f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    12fa:	601a      	str	r2, [r3, #0]
	received_data[i] = '\0';

	// Process the packet string received data, i is the length of the received data

	// Process accelerometer data and translate it to motor output
	if(received_data[0]=='2' && strlen(received_data) == 7 && game_status == 1){
    12fc:	e02b      	b.n	1356 <uart1_rx_handler+0x2a6>
		}
		curr_button_state = new_button_state;
	}

	// Receive the game status packet
	else if (received_data[0] == '0' && strlen(received_data) == 3) {
    12fe:	7c3b      	ldrb	r3, [r7, #16]
    1300:	2b30      	cmp	r3, #48	; 0x30
    1302:	d112      	bne.n	132a <uart1_rx_handler+0x27a>
    1304:	f107 0310 	add.w	r3, r7, #16
    1308:	4618      	mov	r0, r3
    130a:	f002 f945 	bl	3598 <strlen>
    130e:	4603      	mov	r3, r0
    1310:	2b03      	cmp	r3, #3
    1312:	d10a      	bne.n	132a <uart1_rx_handler+0x27a>
		game_status = (received_data[2] == '0') ? 0 : 1;
    1314:	7cbb      	ldrb	r3, [r7, #18]
    1316:	2b30      	cmp	r3, #48	; 0x30
    1318:	bf0c      	ite	eq
    131a:	2200      	moveq	r2, #0
    131c:	2201      	movne	r2, #1
    131e:	f240 53ac 	movw	r3, #1452	; 0x5ac
    1322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1326:	601a      	str	r2, [r3, #0]
		}
		curr_button_state = new_button_state;
	}

	// Receive the game status packet
	else if (received_data[0] == '0' && strlen(received_data) == 3) {
    1328:	e015      	b.n	1356 <uart1_rx_handler+0x2a6>
		game_status = (received_data[2] == '0') ? 0 : 1;
	}

	// Receive powerups
	else if (received_data[0] == '4' && strlen(received_data) == 3) {
    132a:	7c3b      	ldrb	r3, [r7, #16]
    132c:	2b34      	cmp	r3, #52	; 0x34
    132e:	d112      	bne.n	1356 <uart1_rx_handler+0x2a6>
    1330:	f107 0310 	add.w	r3, r7, #16
    1334:	4618      	mov	r0, r3
    1336:	f002 f92f 	bl	3598 <strlen>
    133a:	4603      	mov	r3, r0
    133c:	2b03      	cmp	r3, #3
    133e:	d10a      	bne.n	1356 <uart1_rx_handler+0x2a6>
		if (received_data[2] == '0') CarControl_boost();
    1340:	7cbb      	ldrb	r3, [r7, #18]
    1342:	2b30      	cmp	r3, #48	; 0x30
    1344:	d102      	bne.n	134c <uart1_rx_handler+0x29c>
    1346:	f7ff f9e3 	bl	710 <CarControl_boost>
    134a:	e004      	b.n	1356 <uart1_rx_handler+0x2a6>
		else if (received_data[2] == '1') CarControl_spinout();
    134c:	7cbb      	ldrb	r3, [r7, #18]
    134e:	2b31      	cmp	r3, #49	; 0x31
    1350:	d101      	bne.n	1356 <uart1_rx_handler+0x2a6>
    1352:	f7ff f9f5 	bl	740 <CarControl_spinout>
	}



}
    1356:	f107 0760 	add.w	r7, r7, #96	; 0x60
    135a:	46bd      	mov	sp, r7
    135c:	bd80      	pop	{r7, pc}
    135e:	bf00      	nop

00001360 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    1360:	b480      	push	{r7}
    1362:	b083      	sub	sp, #12
    1364:	af00      	add	r7, sp, #0
    1366:	6078      	str	r0, [r7, #4]
    return -1;
    1368:	f04f 33ff 	mov.w	r3, #4294967295
}
    136c:	4618      	mov	r0, r3
    136e:	f107 070c 	add.w	r7, r7, #12
    1372:	46bd      	mov	sp, r7
    1374:	bc80      	pop	{r7}
    1376:	4770      	bx	lr

00001378 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    1378:	b480      	push	{r7}
    137a:	b083      	sub	sp, #12
    137c:	af00      	add	r7, sp, #0
    137e:	6078      	str	r0, [r7, #4]
    1380:	e7fe      	b.n	1380 <_exit+0x8>
    1382:	bf00      	nop

00001384 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1384:	b480      	push	{r7}
    1386:	b083      	sub	sp, #12
    1388:	af00      	add	r7, sp, #0
    138a:	6078      	str	r0, [r7, #4]
    138c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    138e:	683b      	ldr	r3, [r7, #0]
    1390:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1394:	605a      	str	r2, [r3, #4]
    return 0;
    1396:	f04f 0300 	mov.w	r3, #0
}
    139a:	4618      	mov	r0, r3
    139c:	f107 070c 	add.w	r7, r7, #12
    13a0:	46bd      	mov	sp, r7
    13a2:	bc80      	pop	{r7}
    13a4:	4770      	bx	lr
    13a6:	bf00      	nop

000013a8 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    13a8:	b480      	push	{r7}
    13aa:	b083      	sub	sp, #12
    13ac:	af00      	add	r7, sp, #0
    13ae:	6078      	str	r0, [r7, #4]
    return 1;
    13b0:	f04f 0301 	mov.w	r3, #1
}
    13b4:	4618      	mov	r0, r3
    13b6:	f107 070c 	add.w	r7, r7, #12
    13ba:	46bd      	mov	sp, r7
    13bc:	bc80      	pop	{r7}
    13be:	4770      	bx	lr

000013c0 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    13c0:	b480      	push	{r7}
    13c2:	b085      	sub	sp, #20
    13c4:	af00      	add	r7, sp, #0
    13c6:	60f8      	str	r0, [r7, #12]
    13c8:	60b9      	str	r1, [r7, #8]
    13ca:	607a      	str	r2, [r7, #4]
    return 0;
    13cc:	f04f 0300 	mov.w	r3, #0
}
    13d0:	4618      	mov	r0, r3
    13d2:	f107 0714 	add.w	r7, r7, #20
    13d6:	46bd      	mov	sp, r7
    13d8:	bc80      	pop	{r7}
    13da:	4770      	bx	lr

000013dc <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    13dc:	b480      	push	{r7}
    13de:	b085      	sub	sp, #20
    13e0:	af00      	add	r7, sp, #0
    13e2:	60f8      	str	r0, [r7, #12]
    13e4:	60b9      	str	r1, [r7, #8]
    13e6:	607a      	str	r2, [r7, #4]
    return 0;
    13e8:	f04f 0300 	mov.w	r3, #0
}
    13ec:	4618      	mov	r0, r3
    13ee:	f107 0714 	add.w	r7, r7, #20
    13f2:	46bd      	mov	sp, r7
    13f4:	bc80      	pop	{r7}
    13f6:	4770      	bx	lr

000013f8 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    13f8:	b480      	push	{r7}
    13fa:	b085      	sub	sp, #20
    13fc:	af00      	add	r7, sp, #0
    13fe:	60f8      	str	r0, [r7, #12]
    1400:	60b9      	str	r1, [r7, #8]
    1402:	607a      	str	r2, [r7, #4]
    1404:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
    1406:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
    140a:	4618      	mov	r0, r3
    140c:	f107 0714 	add.w	r7, r7, #20
    1410:	46bd      	mov	sp, r7
    1412:	bc80      	pop	{r7}
    1414:	4770      	bx	lr
    1416:	bf00      	nop

00001418 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    1418:	b580      	push	{r7, lr}
    141a:	b084      	sub	sp, #16
    141c:	af00      	add	r7, sp, #0
    141e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1420:	f240 5370 	movw	r3, #1392	; 0x570
    1424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1428:	681b      	ldr	r3, [r3, #0]
    142a:	2b00      	cmp	r3, #0
    142c:	d108      	bne.n	1440 <_sbrk+0x28>
    {
      heap_end = &_end;
    142e:	f240 5370 	movw	r3, #1392	; 0x570
    1432:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1436:	f640 0210 	movw	r2, #2064	; 0x810
    143a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    143e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    1440:	f240 5370 	movw	r3, #1392	; 0x570
    1444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1448:	681b      	ldr	r3, [r3, #0]
    144a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    144c:	f3ef 8308 	mrs	r3, MSP
    1450:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    1452:	f240 5370 	movw	r3, #1392	; 0x570
    1456:	f2c2 0300 	movt	r3, #8192	; 0x2000
    145a:	681a      	ldr	r2, [r3, #0]
    145c:	687b      	ldr	r3, [r7, #4]
    145e:	441a      	add	r2, r3
    1460:	68fb      	ldr	r3, [r7, #12]
    1462:	429a      	cmp	r2, r3
    1464:	d90f      	bls.n	1486 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1466:	f04f 0000 	mov.w	r0, #0
    146a:	f04f 0101 	mov.w	r1, #1
    146e:	f64d 32e0 	movw	r2, #56288	; 0xdbe0
    1472:	f2c0 0200 	movt	r2, #0
    1476:	f04f 0319 	mov.w	r3, #25
    147a:	f7ff ffbd 	bl	13f8 <_write_r>
      _exit (1);
    147e:	f04f 0001 	mov.w	r0, #1
    1482:	f7ff ff79 	bl	1378 <_exit>
    }
  
    heap_end += incr;
    1486:	f240 5370 	movw	r3, #1392	; 0x570
    148a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    148e:	681a      	ldr	r2, [r3, #0]
    1490:	687b      	ldr	r3, [r7, #4]
    1492:	441a      	add	r2, r3
    1494:	f240 5370 	movw	r3, #1392	; 0x570
    1498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    149c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    149e:	68bb      	ldr	r3, [r7, #8]
}
    14a0:	4618      	mov	r0, r3
    14a2:	f107 0710 	add.w	r7, r7, #16
    14a6:	46bd      	mov	sp, r7
    14a8:	bd80      	pop	{r7, pc}
    14aa:	bf00      	nop

000014ac <HAL_disable_interrupts>:
    14ac:	f3ef 8010 	mrs	r0, PRIMASK
    14b0:	b672      	cpsid	i
    14b2:	4770      	bx	lr

000014b4 <HAL_restore_interrupts>:
    14b4:	f380 8810 	msr	PRIMASK, r0
    14b8:	4770      	bx	lr
	...

000014bc <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    14bc:	b480      	push	{r7}
    14be:	b083      	sub	sp, #12
    14c0:	af00      	add	r7, sp, #0
    14c2:	4603      	mov	r3, r0
    14c4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    14c6:	f24e 1300 	movw	r3, #57600	; 0xe100
    14ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    14ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    14d2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    14d6:	88f9      	ldrh	r1, [r7, #6]
    14d8:	f001 011f 	and.w	r1, r1, #31
    14dc:	f04f 0001 	mov.w	r0, #1
    14e0:	fa00 f101 	lsl.w	r1, r0, r1
    14e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    14e8:	f107 070c 	add.w	r7, r7, #12
    14ec:	46bd      	mov	sp, r7
    14ee:	bc80      	pop	{r7}
    14f0:	4770      	bx	lr
    14f2:	bf00      	nop

000014f4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    14f4:	b480      	push	{r7}
    14f6:	b083      	sub	sp, #12
    14f8:	af00      	add	r7, sp, #0
    14fa:	4603      	mov	r3, r0
    14fc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    14fe:	f24e 1300 	movw	r3, #57600	; 0xe100
    1502:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1506:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    150a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    150e:	88f9      	ldrh	r1, [r7, #6]
    1510:	f001 011f 	and.w	r1, r1, #31
    1514:	f04f 0001 	mov.w	r0, #1
    1518:	fa00 f101 	lsl.w	r1, r0, r1
    151c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1524:	f107 070c 	add.w	r7, r7, #12
    1528:	46bd      	mov	sp, r7
    152a:	bc80      	pop	{r7}
    152c:	4770      	bx	lr
    152e:	bf00      	nop

00001530 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1530:	b580      	push	{r7, lr}
    1532:	b088      	sub	sp, #32
    1534:	af00      	add	r7, sp, #0
    1536:	60f8      	str	r0, [r7, #12]
    1538:	60b9      	str	r1, [r7, #8]
    153a:	4613      	mov	r3, r2
    153c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    153e:	f04f 0301 	mov.w	r3, #1
    1542:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1544:	f04f 0300 	mov.w	r3, #0
    1548:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    154a:	68fa      	ldr	r2, [r7, #12]
    154c:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1550:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1554:	429a      	cmp	r2, r3
    1556:	d007      	beq.n	1568 <MSS_UART_init+0x38>
    1558:	68fa      	ldr	r2, [r7, #12]
    155a:	f240 53b0 	movw	r3, #1456	; 0x5b0
    155e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1562:	429a      	cmp	r2, r3
    1564:	d000      	beq.n	1568 <MSS_UART_init+0x38>
    1566:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1568:	68bb      	ldr	r3, [r7, #8]
    156a:	2b00      	cmp	r3, #0
    156c:	d100      	bne.n	1570 <MSS_UART_init+0x40>
    156e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1570:	f001 fa14 	bl	299c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1574:	68fa      	ldr	r2, [r7, #12]
    1576:	f240 53d8 	movw	r3, #1496	; 0x5d8
    157a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    157e:	429a      	cmp	r2, r3
    1580:	d12e      	bne.n	15e0 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1582:	68fb      	ldr	r3, [r7, #12]
    1584:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1588:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    158a:	68fb      	ldr	r3, [r7, #12]
    158c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1590:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1592:	68fb      	ldr	r3, [r7, #12]
    1594:	f04f 020a 	mov.w	r2, #10
    1598:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    159a:	f240 0314 	movw	r3, #20
    159e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15a2:	681b      	ldr	r3, [r3, #0]
    15a4:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    15a6:	f242 0300 	movw	r3, #8192	; 0x2000
    15aa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    15ae:	f242 0200 	movw	r2, #8192	; 0x2000
    15b2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    15b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    15b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    15bc:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    15be:	f04f 000a 	mov.w	r0, #10
    15c2:	f7ff ff97 	bl	14f4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    15c6:	f242 0300 	movw	r3, #8192	; 0x2000
    15ca:	f2ce 0304 	movt	r3, #57348	; 0xe004
    15ce:	f242 0200 	movw	r2, #8192	; 0x2000
    15d2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    15d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    15d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    15dc:	631a      	str	r2, [r3, #48]	; 0x30
    15de:	e031      	b.n	1644 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    15e0:	68fa      	ldr	r2, [r7, #12]
    15e2:	f240 0300 	movw	r3, #0
    15e6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    15ea:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    15ec:	68fa      	ldr	r2, [r7, #12]
    15ee:	f240 0300 	movw	r3, #0
    15f2:	f2c4 2320 	movt	r3, #16928	; 0x4220
    15f6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    15f8:	68fb      	ldr	r3, [r7, #12]
    15fa:	f04f 020b 	mov.w	r2, #11
    15fe:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1600:	f240 0318 	movw	r3, #24
    1604:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1608:	681b      	ldr	r3, [r3, #0]
    160a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    160c:	f242 0300 	movw	r3, #8192	; 0x2000
    1610:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1614:	f242 0200 	movw	r2, #8192	; 0x2000
    1618:	f2ce 0204 	movt	r2, #57348	; 0xe004
    161c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    161e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1622:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1624:	f04f 000b 	mov.w	r0, #11
    1628:	f7ff ff64 	bl	14f4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    162c:	f242 0300 	movw	r3, #8192	; 0x2000
    1630:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1634:	f242 0200 	movw	r2, #8192	; 0x2000
    1638:	f2ce 0204 	movt	r2, #57348	; 0xe004
    163c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    163e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1642:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1644:	68fb      	ldr	r3, [r7, #12]
    1646:	681b      	ldr	r3, [r3, #0]
    1648:	f04f 0200 	mov.w	r2, #0
    164c:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    164e:	68bb      	ldr	r3, [r7, #8]
    1650:	2b00      	cmp	r3, #0
    1652:	d021      	beq.n	1698 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1654:	69ba      	ldr	r2, [r7, #24]
    1656:	68bb      	ldr	r3, [r7, #8]
    1658:	fbb2 f3f3 	udiv	r3, r2, r3
    165c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    165e:	69fb      	ldr	r3, [r7, #28]
    1660:	f003 0308 	and.w	r3, r3, #8
    1664:	2b00      	cmp	r3, #0
    1666:	d006      	beq.n	1676 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1668:	69fb      	ldr	r3, [r7, #28]
    166a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    166e:	f103 0301 	add.w	r3, r3, #1
    1672:	61fb      	str	r3, [r7, #28]
    1674:	e003      	b.n	167e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1676:	69fb      	ldr	r3, [r7, #28]
    1678:	ea4f 1313 	mov.w	r3, r3, lsr #4
    167c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    167e:	69fa      	ldr	r2, [r7, #28]
    1680:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1684:	429a      	cmp	r2, r3
    1686:	d900      	bls.n	168a <MSS_UART_init+0x15a>
    1688:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    168a:	69fa      	ldr	r2, [r7, #28]
    168c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1690:	429a      	cmp	r2, r3
    1692:	d801      	bhi.n	1698 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1694:	69fb      	ldr	r3, [r7, #28]
    1696:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1698:	68fb      	ldr	r3, [r7, #12]
    169a:	685b      	ldr	r3, [r3, #4]
    169c:	f04f 0201 	mov.w	r2, #1
    16a0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    16a4:	68fb      	ldr	r3, [r7, #12]
    16a6:	681b      	ldr	r3, [r3, #0]
    16a8:	8afa      	ldrh	r2, [r7, #22]
    16aa:	ea4f 2212 	mov.w	r2, r2, lsr #8
    16ae:	b292      	uxth	r2, r2
    16b0:	b2d2      	uxtb	r2, r2
    16b2:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    16b4:	68fb      	ldr	r3, [r7, #12]
    16b6:	681b      	ldr	r3, [r3, #0]
    16b8:	8afa      	ldrh	r2, [r7, #22]
    16ba:	b2d2      	uxtb	r2, r2
    16bc:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    16be:	68fb      	ldr	r3, [r7, #12]
    16c0:	685b      	ldr	r3, [r3, #4]
    16c2:	f04f 0200 	mov.w	r2, #0
    16c6:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    16ca:	68fb      	ldr	r3, [r7, #12]
    16cc:	681b      	ldr	r3, [r3, #0]
    16ce:	79fa      	ldrb	r2, [r7, #7]
    16d0:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    16d2:	68fb      	ldr	r3, [r7, #12]
    16d4:	681b      	ldr	r3, [r3, #0]
    16d6:	f04f 020e 	mov.w	r2, #14
    16da:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    16dc:	68fb      	ldr	r3, [r7, #12]
    16de:	685b      	ldr	r3, [r3, #4]
    16e0:	f04f 0200 	mov.w	r2, #0
    16e4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    16e8:	68fb      	ldr	r3, [r7, #12]
    16ea:	f04f 0200 	mov.w	r2, #0
    16ee:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    16f0:	68fb      	ldr	r3, [r7, #12]
    16f2:	f04f 0200 	mov.w	r2, #0
    16f6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    16f8:	68fb      	ldr	r3, [r7, #12]
    16fa:	f04f 0200 	mov.w	r2, #0
    16fe:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1700:	68fb      	ldr	r3, [r7, #12]
    1702:	f04f 0200 	mov.w	r2, #0
    1706:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1708:	68fa      	ldr	r2, [r7, #12]
    170a:	f641 13fd 	movw	r3, #6653	; 0x19fd
    170e:	f2c0 0300 	movt	r3, #0
    1712:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1714:	68fb      	ldr	r3, [r7, #12]
    1716:	f04f 0200 	mov.w	r2, #0
    171a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    171c:	68fb      	ldr	r3, [r7, #12]
    171e:	f04f 0200 	mov.w	r2, #0
    1722:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1724:	68fb      	ldr	r3, [r7, #12]
    1726:	f04f 0200 	mov.w	r2, #0
    172a:	729a      	strb	r2, [r3, #10]
}
    172c:	f107 0720 	add.w	r7, r7, #32
    1730:	46bd      	mov	sp, r7
    1732:	bd80      	pop	{r7, pc}

00001734 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1734:	b480      	push	{r7}
    1736:	b087      	sub	sp, #28
    1738:	af00      	add	r7, sp, #0
    173a:	6078      	str	r0, [r7, #4]
    173c:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    173e:	f04f 0300 	mov.w	r3, #0
    1742:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1744:	687a      	ldr	r2, [r7, #4]
    1746:	f240 53d8 	movw	r3, #1496	; 0x5d8
    174a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    174e:	429a      	cmp	r2, r3
    1750:	d007      	beq.n	1762 <MSS_UART_polled_tx_string+0x2e>
    1752:	687a      	ldr	r2, [r7, #4]
    1754:	f240 53b0 	movw	r3, #1456	; 0x5b0
    1758:	f2c2 0300 	movt	r3, #8192	; 0x2000
    175c:	429a      	cmp	r2, r3
    175e:	d000      	beq.n	1762 <MSS_UART_polled_tx_string+0x2e>
    1760:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1762:	683b      	ldr	r3, [r7, #0]
    1764:	2b00      	cmp	r3, #0
    1766:	d100      	bne.n	176a <MSS_UART_polled_tx_string+0x36>
    1768:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    176a:	687a      	ldr	r2, [r7, #4]
    176c:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1770:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1774:	429a      	cmp	r2, r3
    1776:	d006      	beq.n	1786 <MSS_UART_polled_tx_string+0x52>
    1778:	687a      	ldr	r2, [r7, #4]
    177a:	f240 53b0 	movw	r3, #1456	; 0x5b0
    177e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1782:	429a      	cmp	r2, r3
    1784:	d138      	bne.n	17f8 <MSS_UART_polled_tx_string+0xc4>
    1786:	683b      	ldr	r3, [r7, #0]
    1788:	2b00      	cmp	r3, #0
    178a:	d035      	beq.n	17f8 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    178c:	683a      	ldr	r2, [r7, #0]
    178e:	68bb      	ldr	r3, [r7, #8]
    1790:	4413      	add	r3, r2
    1792:	781b      	ldrb	r3, [r3, #0]
    1794:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1796:	e02c      	b.n	17f2 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1798:	687b      	ldr	r3, [r7, #4]
    179a:	681b      	ldr	r3, [r3, #0]
    179c:	7d1b      	ldrb	r3, [r3, #20]
    179e:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    17a0:	687b      	ldr	r3, [r7, #4]
    17a2:	7a9a      	ldrb	r2, [r3, #10]
    17a4:	7dfb      	ldrb	r3, [r7, #23]
    17a6:	ea42 0303 	orr.w	r3, r2, r3
    17aa:	b2da      	uxtb	r2, r3
    17ac:	687b      	ldr	r3, [r7, #4]
    17ae:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    17b0:	7dfb      	ldrb	r3, [r7, #23]
    17b2:	f003 0320 	and.w	r3, r3, #32
    17b6:	2b00      	cmp	r3, #0
    17b8:	d0ee      	beq.n	1798 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    17ba:	f04f 0300 	mov.w	r3, #0
    17be:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    17c0:	e011      	b.n	17e6 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    17c2:	687b      	ldr	r3, [r7, #4]
    17c4:	681b      	ldr	r3, [r3, #0]
    17c6:	693a      	ldr	r2, [r7, #16]
    17c8:	b2d2      	uxtb	r2, r2
    17ca:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    17cc:	68fb      	ldr	r3, [r7, #12]
    17ce:	f103 0301 	add.w	r3, r3, #1
    17d2:	60fb      	str	r3, [r7, #12]
                char_idx++;
    17d4:	68bb      	ldr	r3, [r7, #8]
    17d6:	f103 0301 	add.w	r3, r3, #1
    17da:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    17dc:	683a      	ldr	r2, [r7, #0]
    17de:	68bb      	ldr	r3, [r7, #8]
    17e0:	4413      	add	r3, r2
    17e2:	781b      	ldrb	r3, [r3, #0]
    17e4:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    17e6:	693b      	ldr	r3, [r7, #16]
    17e8:	2b00      	cmp	r3, #0
    17ea:	d002      	beq.n	17f2 <MSS_UART_polled_tx_string+0xbe>
    17ec:	68fb      	ldr	r3, [r7, #12]
    17ee:	2b0f      	cmp	r3, #15
    17f0:	d9e7      	bls.n	17c2 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    17f2:	693b      	ldr	r3, [r7, #16]
    17f4:	2b00      	cmp	r3, #0
    17f6:	d1cf      	bne.n	1798 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    17f8:	f107 071c 	add.w	r7, r7, #28
    17fc:	46bd      	mov	sp, r7
    17fe:	bc80      	pop	{r7}
    1800:	4770      	bx	lr
    1802:	bf00      	nop

00001804 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1804:	b480      	push	{r7}
    1806:	b087      	sub	sp, #28
    1808:	af00      	add	r7, sp, #0
    180a:	60f8      	str	r0, [r7, #12]
    180c:	60b9      	str	r1, [r7, #8]
    180e:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    1810:	f04f 0300 	mov.w	r3, #0
    1814:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    1816:	f04f 0300 	mov.w	r3, #0
    181a:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    181c:	68fa      	ldr	r2, [r7, #12]
    181e:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1822:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1826:	429a      	cmp	r2, r3
    1828:	d007      	beq.n	183a <MSS_UART_get_rx+0x36>
    182a:	68fa      	ldr	r2, [r7, #12]
    182c:	f240 53b0 	movw	r3, #1456	; 0x5b0
    1830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1834:	429a      	cmp	r2, r3
    1836:	d000      	beq.n	183a <MSS_UART_get_rx+0x36>
    1838:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    183a:	68bb      	ldr	r3, [r7, #8]
    183c:	2b00      	cmp	r3, #0
    183e:	d100      	bne.n	1842 <MSS_UART_get_rx+0x3e>
    1840:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    1842:	687b      	ldr	r3, [r7, #4]
    1844:	2b00      	cmp	r3, #0
    1846:	d100      	bne.n	184a <MSS_UART_get_rx+0x46>
    1848:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    184a:	68fa      	ldr	r2, [r7, #12]
    184c:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1854:	429a      	cmp	r2, r3
    1856:	d006      	beq.n	1866 <MSS_UART_get_rx+0x62>
    1858:	68fa      	ldr	r2, [r7, #12]
    185a:	f240 53b0 	movw	r3, #1456	; 0x5b0
    185e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1862:	429a      	cmp	r2, r3
    1864:	d134      	bne.n	18d0 <MSS_UART_get_rx+0xcc>
    1866:	68bb      	ldr	r3, [r7, #8]
    1868:	2b00      	cmp	r3, #0
    186a:	d031      	beq.n	18d0 <MSS_UART_get_rx+0xcc>
    186c:	687b      	ldr	r3, [r7, #4]
    186e:	2b00      	cmp	r3, #0
    1870:	d02e      	beq.n	18d0 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1872:	68fb      	ldr	r3, [r7, #12]
    1874:	681b      	ldr	r3, [r3, #0]
    1876:	7d1b      	ldrb	r3, [r3, #20]
    1878:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    187a:	68fb      	ldr	r3, [r7, #12]
    187c:	7a9a      	ldrb	r2, [r3, #10]
    187e:	7dfb      	ldrb	r3, [r7, #23]
    1880:	ea42 0303 	orr.w	r3, r2, r3
    1884:	b2da      	uxtb	r2, r3
    1886:	68fb      	ldr	r3, [r7, #12]
    1888:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    188a:	e017      	b.n	18bc <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    188c:	68ba      	ldr	r2, [r7, #8]
    188e:	693b      	ldr	r3, [r7, #16]
    1890:	4413      	add	r3, r2
    1892:	68fa      	ldr	r2, [r7, #12]
    1894:	6812      	ldr	r2, [r2, #0]
    1896:	7812      	ldrb	r2, [r2, #0]
    1898:	b2d2      	uxtb	r2, r2
    189a:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    189c:	693b      	ldr	r3, [r7, #16]
    189e:	f103 0301 	add.w	r3, r3, #1
    18a2:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    18a4:	68fb      	ldr	r3, [r7, #12]
    18a6:	681b      	ldr	r3, [r3, #0]
    18a8:	7d1b      	ldrb	r3, [r3, #20]
    18aa:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    18ac:	68fb      	ldr	r3, [r7, #12]
    18ae:	7a9a      	ldrb	r2, [r3, #10]
    18b0:	7dfb      	ldrb	r3, [r7, #23]
    18b2:	ea42 0303 	orr.w	r3, r2, r3
    18b6:	b2da      	uxtb	r2, r3
    18b8:	68fb      	ldr	r3, [r7, #12]
    18ba:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    18bc:	7dfb      	ldrb	r3, [r7, #23]
    18be:	f003 0301 	and.w	r3, r3, #1
    18c2:	b2db      	uxtb	r3, r3
    18c4:	2b00      	cmp	r3, #0
    18c6:	d003      	beq.n	18d0 <MSS_UART_get_rx+0xcc>
    18c8:	693a      	ldr	r2, [r7, #16]
    18ca:	687b      	ldr	r3, [r7, #4]
    18cc:	429a      	cmp	r2, r3
    18ce:	d3dd      	bcc.n	188c <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    18d0:	693b      	ldr	r3, [r7, #16]
}
    18d2:	4618      	mov	r0, r3
    18d4:	f107 071c 	add.w	r7, r7, #28
    18d8:	46bd      	mov	sp, r7
    18da:	bc80      	pop	{r7}
    18dc:	4770      	bx	lr
    18de:	bf00      	nop

000018e0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    18e0:	b580      	push	{r7, lr}
    18e2:	b084      	sub	sp, #16
    18e4:	af00      	add	r7, sp, #0
    18e6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    18e8:	687a      	ldr	r2, [r7, #4]
    18ea:	f240 53d8 	movw	r3, #1496	; 0x5d8
    18ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18f2:	429a      	cmp	r2, r3
    18f4:	d007      	beq.n	1906 <MSS_UART_isr+0x26>
    18f6:	687a      	ldr	r2, [r7, #4]
    18f8:	f240 53b0 	movw	r3, #1456	; 0x5b0
    18fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1900:	429a      	cmp	r2, r3
    1902:	d000      	beq.n	1906 <MSS_UART_isr+0x26>
    1904:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1906:	687a      	ldr	r2, [r7, #4]
    1908:	f240 53d8 	movw	r3, #1496	; 0x5d8
    190c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1910:	429a      	cmp	r2, r3
    1912:	d006      	beq.n	1922 <MSS_UART_isr+0x42>
    1914:	687a      	ldr	r2, [r7, #4]
    1916:	f240 53b0 	movw	r3, #1456	; 0x5b0
    191a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    191e:	429a      	cmp	r2, r3
    1920:	d167      	bne.n	19f2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1922:	687b      	ldr	r3, [r7, #4]
    1924:	681b      	ldr	r3, [r3, #0]
    1926:	7a1b      	ldrb	r3, [r3, #8]
    1928:	b2db      	uxtb	r3, r3
    192a:	f003 030f 	and.w	r3, r3, #15
    192e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    1930:	7bfb      	ldrb	r3, [r7, #15]
    1932:	2b0c      	cmp	r3, #12
    1934:	d854      	bhi.n	19e0 <MSS_UART_isr+0x100>
    1936:	a201      	add	r2, pc, #4	; (adr r2, 193c <MSS_UART_isr+0x5c>)
    1938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    193c:	00001971 	.word	0x00001971
    1940:	000019e1 	.word	0x000019e1
    1944:	0000198d 	.word	0x0000198d
    1948:	000019e1 	.word	0x000019e1
    194c:	000019a9 	.word	0x000019a9
    1950:	000019e1 	.word	0x000019e1
    1954:	000019c5 	.word	0x000019c5
    1958:	000019e1 	.word	0x000019e1
    195c:	000019e1 	.word	0x000019e1
    1960:	000019e1 	.word	0x000019e1
    1964:	000019e1 	.word	0x000019e1
    1968:	000019e1 	.word	0x000019e1
    196c:	000019a9 	.word	0x000019a9
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1970:	687b      	ldr	r3, [r7, #4]
    1972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1974:	2b00      	cmp	r3, #0
    1976:	d100      	bne.n	197a <MSS_UART_isr+0x9a>
    1978:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    197a:	687b      	ldr	r3, [r7, #4]
    197c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    197e:	2b00      	cmp	r3, #0
    1980:	d030      	beq.n	19e4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1982:	687b      	ldr	r3, [r7, #4]
    1984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1986:	6878      	ldr	r0, [r7, #4]
    1988:	4798      	blx	r3
                }
            }
            break;
    198a:	e032      	b.n	19f2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    198c:	687b      	ldr	r3, [r7, #4]
    198e:	6a1b      	ldr	r3, [r3, #32]
    1990:	2b00      	cmp	r3, #0
    1992:	d100      	bne.n	1996 <MSS_UART_isr+0xb6>
    1994:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    1996:	687b      	ldr	r3, [r7, #4]
    1998:	6a1b      	ldr	r3, [r3, #32]
    199a:	2b00      	cmp	r3, #0
    199c:	d024      	beq.n	19e8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    199e:	687b      	ldr	r3, [r7, #4]
    19a0:	6a1b      	ldr	r3, [r3, #32]
    19a2:	6878      	ldr	r0, [r7, #4]
    19a4:	4798      	blx	r3
                }
            }
            break;
    19a6:	e024      	b.n	19f2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    19a8:	687b      	ldr	r3, [r7, #4]
    19aa:	69db      	ldr	r3, [r3, #28]
    19ac:	2b00      	cmp	r3, #0
    19ae:	d100      	bne.n	19b2 <MSS_UART_isr+0xd2>
    19b0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    19b2:	687b      	ldr	r3, [r7, #4]
    19b4:	69db      	ldr	r3, [r3, #28]
    19b6:	2b00      	cmp	r3, #0
    19b8:	d018      	beq.n	19ec <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    19ba:	687b      	ldr	r3, [r7, #4]
    19bc:	69db      	ldr	r3, [r3, #28]
    19be:	6878      	ldr	r0, [r7, #4]
    19c0:	4798      	blx	r3
                }
            }
            break;
    19c2:	e016      	b.n	19f2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    19c4:	687b      	ldr	r3, [r7, #4]
    19c6:	699b      	ldr	r3, [r3, #24]
    19c8:	2b00      	cmp	r3, #0
    19ca:	d100      	bne.n	19ce <MSS_UART_isr+0xee>
    19cc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    19ce:	687b      	ldr	r3, [r7, #4]
    19d0:	699b      	ldr	r3, [r3, #24]
    19d2:	2b00      	cmp	r3, #0
    19d4:	d00c      	beq.n	19f0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    19d6:	687b      	ldr	r3, [r7, #4]
    19d8:	699b      	ldr	r3, [r3, #24]
    19da:	6878      	ldr	r0, [r7, #4]
    19dc:	4798      	blx	r3
                }
            }
            break;
    19de:	e008      	b.n	19f2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    19e0:	be00      	bkpt	0x0000
    19e2:	e006      	b.n	19f2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    19e4:	bf00      	nop
    19e6:	e004      	b.n	19f2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    19e8:	bf00      	nop
    19ea:	e002      	b.n	19f2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    19ec:	bf00      	nop
    19ee:	e000      	b.n	19f2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    19f0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    19f2:	f107 0710 	add.w	r7, r7, #16
    19f6:	46bd      	mov	sp, r7
    19f8:	bd80      	pop	{r7, pc}
    19fa:	bf00      	nop

000019fc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    19fc:	b480      	push	{r7}
    19fe:	b087      	sub	sp, #28
    1a00:	af00      	add	r7, sp, #0
    1a02:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1a04:	687a      	ldr	r2, [r7, #4]
    1a06:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a0e:	429a      	cmp	r2, r3
    1a10:	d007      	beq.n	1a22 <default_tx_handler+0x26>
    1a12:	687a      	ldr	r2, [r7, #4]
    1a14:	f240 53b0 	movw	r3, #1456	; 0x5b0
    1a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a1c:	429a      	cmp	r2, r3
    1a1e:	d000      	beq.n	1a22 <default_tx_handler+0x26>
    1a20:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1a22:	687b      	ldr	r3, [r7, #4]
    1a24:	68db      	ldr	r3, [r3, #12]
    1a26:	2b00      	cmp	r3, #0
    1a28:	d100      	bne.n	1a2c <default_tx_handler+0x30>
    1a2a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1a2c:	687b      	ldr	r3, [r7, #4]
    1a2e:	691b      	ldr	r3, [r3, #16]
    1a30:	2b00      	cmp	r3, #0
    1a32:	d100      	bne.n	1a36 <default_tx_handler+0x3a>
    1a34:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1a36:	687a      	ldr	r2, [r7, #4]
    1a38:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a40:	429a      	cmp	r2, r3
    1a42:	d006      	beq.n	1a52 <default_tx_handler+0x56>
    1a44:	687a      	ldr	r2, [r7, #4]
    1a46:	f240 53b0 	movw	r3, #1456	; 0x5b0
    1a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a4e:	429a      	cmp	r2, r3
    1a50:	d152      	bne.n	1af8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1a52:	687b      	ldr	r3, [r7, #4]
    1a54:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1a56:	2b00      	cmp	r3, #0
    1a58:	d04e      	beq.n	1af8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1a5a:	687b      	ldr	r3, [r7, #4]
    1a5c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1a5e:	2b00      	cmp	r3, #0
    1a60:	d04a      	beq.n	1af8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1a62:	687b      	ldr	r3, [r7, #4]
    1a64:	681b      	ldr	r3, [r3, #0]
    1a66:	7d1b      	ldrb	r3, [r3, #20]
    1a68:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1a6a:	687b      	ldr	r3, [r7, #4]
    1a6c:	7a9a      	ldrb	r2, [r3, #10]
    1a6e:	7afb      	ldrb	r3, [r7, #11]
    1a70:	ea42 0303 	orr.w	r3, r2, r3
    1a74:	b2da      	uxtb	r2, r3
    1a76:	687b      	ldr	r3, [r7, #4]
    1a78:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1a7a:	7afb      	ldrb	r3, [r7, #11]
    1a7c:	f003 0320 	and.w	r3, r3, #32
    1a80:	2b00      	cmp	r3, #0
    1a82:	d029      	beq.n	1ad8 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1a84:	f04f 0310 	mov.w	r3, #16
    1a88:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1a8a:	687b      	ldr	r3, [r7, #4]
    1a8c:	691a      	ldr	r2, [r3, #16]
    1a8e:	687b      	ldr	r3, [r7, #4]
    1a90:	695b      	ldr	r3, [r3, #20]
    1a92:	ebc3 0302 	rsb	r3, r3, r2
    1a96:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1a98:	697b      	ldr	r3, [r7, #20]
    1a9a:	2b0f      	cmp	r3, #15
    1a9c:	d801      	bhi.n	1aa2 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    1a9e:	697b      	ldr	r3, [r7, #20]
    1aa0:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1aa2:	f04f 0300 	mov.w	r3, #0
    1aa6:	60fb      	str	r3, [r7, #12]
    1aa8:	e012      	b.n	1ad0 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1aaa:	687b      	ldr	r3, [r7, #4]
    1aac:	681b      	ldr	r3, [r3, #0]
    1aae:	687a      	ldr	r2, [r7, #4]
    1ab0:	68d1      	ldr	r1, [r2, #12]
    1ab2:	687a      	ldr	r2, [r7, #4]
    1ab4:	6952      	ldr	r2, [r2, #20]
    1ab6:	440a      	add	r2, r1
    1ab8:	7812      	ldrb	r2, [r2, #0]
    1aba:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1abc:	687b      	ldr	r3, [r7, #4]
    1abe:	695b      	ldr	r3, [r3, #20]
    1ac0:	f103 0201 	add.w	r2, r3, #1
    1ac4:	687b      	ldr	r3, [r7, #4]
    1ac6:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1ac8:	68fb      	ldr	r3, [r7, #12]
    1aca:	f103 0301 	add.w	r3, r3, #1
    1ace:	60fb      	str	r3, [r7, #12]
    1ad0:	68fa      	ldr	r2, [r7, #12]
    1ad2:	693b      	ldr	r3, [r7, #16]
    1ad4:	429a      	cmp	r2, r3
    1ad6:	d3e8      	bcc.n	1aaa <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1ad8:	687b      	ldr	r3, [r7, #4]
    1ada:	695a      	ldr	r2, [r3, #20]
    1adc:	687b      	ldr	r3, [r7, #4]
    1ade:	691b      	ldr	r3, [r3, #16]
    1ae0:	429a      	cmp	r2, r3
    1ae2:	d109      	bne.n	1af8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1ae4:	687b      	ldr	r3, [r7, #4]
    1ae6:	f04f 0200 	mov.w	r2, #0
    1aea:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1aec:	687b      	ldr	r3, [r7, #4]
    1aee:	685b      	ldr	r3, [r3, #4]
    1af0:	f04f 0200 	mov.w	r2, #0
    1af4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    1af8:	f107 071c 	add.w	r7, r7, #28
    1afc:	46bd      	mov	sp, r7
    1afe:	bc80      	pop	{r7}
    1b00:	4770      	bx	lr
    1b02:	bf00      	nop

00001b04 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1b04:	b580      	push	{r7, lr}
    1b06:	b084      	sub	sp, #16
    1b08:	af00      	add	r7, sp, #0
    1b0a:	60f8      	str	r0, [r7, #12]
    1b0c:	60b9      	str	r1, [r7, #8]
    1b0e:	4613      	mov	r3, r2
    1b10:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1b12:	68fa      	ldr	r2, [r7, #12]
    1b14:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b1c:	429a      	cmp	r2, r3
    1b1e:	d007      	beq.n	1b30 <MSS_UART_set_rx_handler+0x2c>
    1b20:	68fa      	ldr	r2, [r7, #12]
    1b22:	f240 53b0 	movw	r3, #1456	; 0x5b0
    1b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b2a:	429a      	cmp	r2, r3
    1b2c:	d000      	beq.n	1b30 <MSS_UART_set_rx_handler+0x2c>
    1b2e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1b30:	68bb      	ldr	r3, [r7, #8]
    1b32:	2b00      	cmp	r3, #0
    1b34:	d100      	bne.n	1b38 <MSS_UART_set_rx_handler+0x34>
    1b36:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    1b38:	79fb      	ldrb	r3, [r7, #7]
    1b3a:	2bc0      	cmp	r3, #192	; 0xc0
    1b3c:	d900      	bls.n	1b40 <MSS_UART_set_rx_handler+0x3c>
    1b3e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b40:	68fa      	ldr	r2, [r7, #12]
    1b42:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b4a:	429a      	cmp	r2, r3
    1b4c:	d006      	beq.n	1b5c <MSS_UART_set_rx_handler+0x58>
    1b4e:	68fa      	ldr	r2, [r7, #12]
    1b50:	f240 53b0 	movw	r3, #1456	; 0x5b0
    1b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b58:	429a      	cmp	r2, r3
    1b5a:	d123      	bne.n	1ba4 <MSS_UART_set_rx_handler+0xa0>
    1b5c:	68bb      	ldr	r3, [r7, #8]
    1b5e:	2b00      	cmp	r3, #0
    1b60:	d020      	beq.n	1ba4 <MSS_UART_set_rx_handler+0xa0>
    1b62:	79fb      	ldrb	r3, [r7, #7]
    1b64:	2bc0      	cmp	r3, #192	; 0xc0
    1b66:	d81d      	bhi.n	1ba4 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1b68:	68fb      	ldr	r3, [r7, #12]
    1b6a:	68ba      	ldr	r2, [r7, #8]
    1b6c:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1b6e:	68fb      	ldr	r3, [r7, #12]
    1b70:	681a      	ldr	r2, [r3, #0]
    1b72:	79fb      	ldrb	r3, [r7, #7]
    1b74:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1b78:	f043 030a 	orr.w	r3, r3, #10
    1b7c:	b2db      	uxtb	r3, r3
    1b7e:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1b80:	68fb      	ldr	r3, [r7, #12]
    1b82:	891b      	ldrh	r3, [r3, #8]
    1b84:	b21b      	sxth	r3, r3
    1b86:	4618      	mov	r0, r3
    1b88:	f7ff fcb4 	bl	14f4 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1b8c:	68fb      	ldr	r3, [r7, #12]
    1b8e:	685b      	ldr	r3, [r3, #4]
    1b90:	f04f 0201 	mov.w	r2, #1
    1b94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1b98:	68fb      	ldr	r3, [r7, #12]
    1b9a:	891b      	ldrh	r3, [r3, #8]
    1b9c:	b21b      	sxth	r3, r3
    1b9e:	4618      	mov	r0, r3
    1ba0:	f7ff fc8c 	bl	14bc <NVIC_EnableIRQ>
    }
}
    1ba4:	f107 0710 	add.w	r7, r7, #16
    1ba8:	46bd      	mov	sp, r7
    1baa:	bd80      	pop	{r7, pc}

00001bac <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1bac:	4668      	mov	r0, sp
    1bae:	f020 0107 	bic.w	r1, r0, #7
    1bb2:	468d      	mov	sp, r1
    1bb4:	b589      	push	{r0, r3, r7, lr}
    1bb6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    1bb8:	f240 50d8 	movw	r0, #1496	; 0x5d8
    1bbc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bc0:	f7ff fe8e 	bl	18e0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    1bc4:	f04f 000a 	mov.w	r0, #10
    1bc8:	f7ff fc94 	bl	14f4 <NVIC_ClearPendingIRQ>
}
    1bcc:	46bd      	mov	sp, r7
    1bce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1bd2:	4685      	mov	sp, r0
    1bd4:	4770      	bx	lr
    1bd6:	bf00      	nop

00001bd8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1bd8:	4668      	mov	r0, sp
    1bda:	f020 0107 	bic.w	r1, r0, #7
    1bde:	468d      	mov	sp, r1
    1be0:	b589      	push	{r0, r3, r7, lr}
    1be2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    1be4:	f240 50b0 	movw	r0, #1456	; 0x5b0
    1be8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bec:	f7ff fe78 	bl	18e0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    1bf0:	f04f 000b 	mov.w	r0, #11
    1bf4:	f7ff fc7e 	bl	14f4 <NVIC_ClearPendingIRQ>
}
    1bf8:	46bd      	mov	sp, r7
    1bfa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1bfe:	4685      	mov	sp, r0
    1c00:	4770      	bx	lr
    1c02:	bf00      	nop

00001c04 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1c04:	b480      	push	{r7}
    1c06:	b083      	sub	sp, #12
    1c08:	af00      	add	r7, sp, #0
    1c0a:	4603      	mov	r3, r0
    1c0c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1c0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1c1a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c1e:	88f9      	ldrh	r1, [r7, #6]
    1c20:	f001 011f 	and.w	r1, r1, #31
    1c24:	f04f 0001 	mov.w	r0, #1
    1c28:	fa00 f101 	lsl.w	r1, r0, r1
    1c2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1c30:	f107 070c 	add.w	r7, r7, #12
    1c34:	46bd      	mov	sp, r7
    1c36:	bc80      	pop	{r7}
    1c38:	4770      	bx	lr
    1c3a:	bf00      	nop

00001c3c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1c3c:	b480      	push	{r7}
    1c3e:	b083      	sub	sp, #12
    1c40:	af00      	add	r7, sp, #0
    1c42:	4603      	mov	r3, r0
    1c44:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1c46:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1c52:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c56:	88f9      	ldrh	r1, [r7, #6]
    1c58:	f001 011f 	and.w	r1, r1, #31
    1c5c:	f04f 0001 	mov.w	r0, #1
    1c60:	fa00 f101 	lsl.w	r1, r0, r1
    1c64:	f102 0220 	add.w	r2, r2, #32
    1c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1c6c:	f107 070c 	add.w	r7, r7, #12
    1c70:	46bd      	mov	sp, r7
    1c72:	bc80      	pop	{r7}
    1c74:	4770      	bx	lr
    1c76:	bf00      	nop

00001c78 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1c78:	b480      	push	{r7}
    1c7a:	b083      	sub	sp, #12
    1c7c:	af00      	add	r7, sp, #0
    1c7e:	4603      	mov	r3, r0
    1c80:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1c82:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c86:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c8a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1c8e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c92:	88f9      	ldrh	r1, [r7, #6]
    1c94:	f001 011f 	and.w	r1, r1, #31
    1c98:	f04f 0001 	mov.w	r0, #1
    1c9c:	fa00 f101 	lsl.w	r1, r0, r1
    1ca0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1ca8:	f107 070c 	add.w	r7, r7, #12
    1cac:	46bd      	mov	sp, r7
    1cae:	bc80      	pop	{r7}
    1cb0:	4770      	bx	lr
    1cb2:	bf00      	nop

00001cb4 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    1cb4:	b580      	push	{r7, lr}
    1cb6:	b084      	sub	sp, #16
    1cb8:	af00      	add	r7, sp, #0
    1cba:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1cbc:	687a      	ldr	r2, [r7, #4]
    1cbe:	f240 6384 	movw	r3, #1668	; 0x684
    1cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cc6:	429a      	cmp	r2, r3
    1cc8:	d007      	beq.n	1cda <MSS_SPI_init+0x26>
    1cca:	687a      	ldr	r2, [r7, #4]
    1ccc:	f240 6300 	movw	r3, #1536	; 0x600
    1cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd4:	429a      	cmp	r2, r3
    1cd6:	d000      	beq.n	1cda <MSS_SPI_init+0x26>
    1cd8:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    1cda:	687b      	ldr	r3, [r7, #4]
    1cdc:	889b      	ldrh	r3, [r3, #4]
    1cde:	b21b      	sxth	r3, r3
    1ce0:	4618      	mov	r0, r3
    1ce2:	f7ff ffab 	bl	1c3c <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    1ce6:	6878      	ldr	r0, [r7, #4]
    1ce8:	f04f 0100 	mov.w	r1, #0
    1cec:	f04f 0284 	mov.w	r2, #132	; 0x84
    1cf0:	f001 fa7a 	bl	31e8 <memset>
    
    this_spi->cmd_done = 1u;
    1cf4:	687b      	ldr	r3, [r7, #4]
    1cf6:	f04f 0201 	mov.w	r2, #1
    1cfa:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    1cfc:	f04f 0300 	mov.w	r3, #0
    1d00:	81fb      	strh	r3, [r7, #14]
    1d02:	e00d      	b.n	1d20 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    1d04:	89fb      	ldrh	r3, [r7, #14]
    1d06:	687a      	ldr	r2, [r7, #4]
    1d08:	f103 0306 	add.w	r3, r3, #6
    1d0c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1d10:	4413      	add	r3, r2
    1d12:	f04f 32ff 	mov.w	r2, #4294967295
    1d16:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    1d18:	89fb      	ldrh	r3, [r7, #14]
    1d1a:	f103 0301 	add.w	r3, r3, #1
    1d1e:	81fb      	strh	r3, [r7, #14]
    1d20:	89fb      	ldrh	r3, [r7, #14]
    1d22:	2b07      	cmp	r3, #7
    1d24:	d9ee      	bls.n	1d04 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    1d26:	687a      	ldr	r2, [r7, #4]
    1d28:	f240 6384 	movw	r3, #1668	; 0x684
    1d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d30:	429a      	cmp	r2, r3
    1d32:	d126      	bne.n	1d82 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    1d34:	687a      	ldr	r2, [r7, #4]
    1d36:	f241 0300 	movw	r3, #4096	; 0x1000
    1d3a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1d3e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    1d40:	687b      	ldr	r3, [r7, #4]
    1d42:	f04f 020c 	mov.w	r2, #12
    1d46:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    1d48:	f242 0300 	movw	r3, #8192	; 0x2000
    1d4c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d50:	f242 0200 	movw	r2, #8192	; 0x2000
    1d54:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d58:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    1d5e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    1d60:	f04f 000c 	mov.w	r0, #12
    1d64:	f7ff ff88 	bl	1c78 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    1d68:	f242 0300 	movw	r3, #8192	; 0x2000
    1d6c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d70:	f242 0200 	movw	r2, #8192	; 0x2000
    1d74:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d78:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1d7a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    1d7e:	631a      	str	r2, [r3, #48]	; 0x30
    1d80:	e025      	b.n	1dce <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    1d82:	687a      	ldr	r2, [r7, #4]
    1d84:	f241 0300 	movw	r3, #4096	; 0x1000
    1d88:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1d8c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    1d8e:	687b      	ldr	r3, [r7, #4]
    1d90:	f04f 020d 	mov.w	r2, #13
    1d94:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    1d96:	f242 0300 	movw	r3, #8192	; 0x2000
    1d9a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d9e:	f242 0200 	movw	r2, #8192	; 0x2000
    1da2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1da6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1da8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    1dac:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    1dae:	f04f 000d 	mov.w	r0, #13
    1db2:	f7ff ff61 	bl	1c78 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    1db6:	f242 0300 	movw	r3, #8192	; 0x2000
    1dba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1dbe:	f242 0200 	movw	r2, #8192	; 0x2000
    1dc2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1dc6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1dc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    1dcc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    1dce:	687b      	ldr	r3, [r7, #4]
    1dd0:	681b      	ldr	r3, [r3, #0]
    1dd2:	687a      	ldr	r2, [r7, #4]
    1dd4:	6812      	ldr	r2, [r2, #0]
    1dd6:	6812      	ldr	r2, [r2, #0]
    1dd8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    1ddc:	601a      	str	r2, [r3, #0]
}
    1dde:	f107 0710 	add.w	r7, r7, #16
    1de2:	46bd      	mov	sp, r7
    1de4:	bd80      	pop	{r7, pc}
    1de6:	bf00      	nop

00001de8 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    1de8:	b580      	push	{r7, lr}
    1dea:	b08a      	sub	sp, #40	; 0x28
    1dec:	af00      	add	r7, sp, #0
    1dee:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    1df0:	687b      	ldr	r3, [r7, #4]
    1df2:	681b      	ldr	r3, [r3, #0]
    1df4:	681b      	ldr	r3, [r3, #0]
    1df6:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    1df8:	687b      	ldr	r3, [r7, #4]
    1dfa:	681b      	ldr	r3, [r3, #0]
    1dfc:	699b      	ldr	r3, [r3, #24]
    1dfe:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    1e00:	687b      	ldr	r3, [r7, #4]
    1e02:	681b      	ldr	r3, [r3, #0]
    1e04:	685b      	ldr	r3, [r3, #4]
    1e06:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    1e08:	687b      	ldr	r3, [r7, #4]
    1e0a:	681b      	ldr	r3, [r3, #0]
    1e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1e0e:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    1e10:	687b      	ldr	r3, [r7, #4]
    1e12:	681b      	ldr	r3, [r3, #0]
    1e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1e16:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    1e18:	687b      	ldr	r3, [r7, #4]
    1e1a:	681b      	ldr	r3, [r3, #0]
    1e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    1e1e:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    1e20:	687b      	ldr	r3, [r7, #4]
    1e22:	681b      	ldr	r3, [r3, #0]
    1e24:	69db      	ldr	r3, [r3, #28]
    1e26:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    1e28:	687a      	ldr	r2, [r7, #4]
    1e2a:	f240 6384 	movw	r3, #1668	; 0x684
    1e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e32:	429a      	cmp	r2, r3
    1e34:	d12e      	bne.n	1e94 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    1e36:	687a      	ldr	r2, [r7, #4]
    1e38:	f241 0300 	movw	r3, #4096	; 0x1000
    1e3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e40:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    1e42:	687b      	ldr	r3, [r7, #4]
    1e44:	f04f 020c 	mov.w	r2, #12
    1e48:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    1e4a:	f242 0300 	movw	r3, #8192	; 0x2000
    1e4e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e52:	f242 0200 	movw	r2, #8192	; 0x2000
    1e56:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    1e60:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    1e62:	f04f 000c 	mov.w	r0, #12
    1e66:	f7ff ff07 	bl	1c78 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    1e6a:	f242 0300 	movw	r3, #8192	; 0x2000
    1e6e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e72:	f242 0200 	movw	r2, #8192	; 0x2000
    1e76:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e7a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    1e80:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    1e82:	687b      	ldr	r3, [r7, #4]
    1e84:	681b      	ldr	r3, [r3, #0]
    1e86:	687a      	ldr	r2, [r7, #4]
    1e88:	6812      	ldr	r2, [r2, #0]
    1e8a:	6812      	ldr	r2, [r2, #0]
    1e8c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    1e90:	601a      	str	r2, [r3, #0]
    1e92:	e02d      	b.n	1ef0 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    1e94:	687a      	ldr	r2, [r7, #4]
    1e96:	f241 0300 	movw	r3, #4096	; 0x1000
    1e9a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1e9e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    1ea0:	687b      	ldr	r3, [r7, #4]
    1ea2:	f04f 020d 	mov.w	r2, #13
    1ea6:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    1ea8:	f242 0300 	movw	r3, #8192	; 0x2000
    1eac:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1eb0:	f242 0200 	movw	r2, #8192	; 0x2000
    1eb4:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1eb8:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1eba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    1ebe:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    1ec0:	f04f 000d 	mov.w	r0, #13
    1ec4:	f7ff fed8 	bl	1c78 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    1ec8:	f242 0300 	movw	r3, #8192	; 0x2000
    1ecc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ed0:	f242 0200 	movw	r2, #8192	; 0x2000
    1ed4:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ed8:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1eda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    1ede:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    1ee0:	687b      	ldr	r3, [r7, #4]
    1ee2:	681b      	ldr	r3, [r3, #0]
    1ee4:	687a      	ldr	r2, [r7, #4]
    1ee6:	6812      	ldr	r2, [r2, #0]
    1ee8:	6812      	ldr	r2, [r2, #0]
    1eea:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    1eee:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    1ef0:	68fb      	ldr	r3, [r7, #12]
    1ef2:	f023 0301 	bic.w	r3, r3, #1
    1ef6:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    1ef8:	687b      	ldr	r3, [r7, #4]
    1efa:	681b      	ldr	r3, [r3, #0]
    1efc:	68fa      	ldr	r2, [r7, #12]
    1efe:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    1f00:	687b      	ldr	r3, [r7, #4]
    1f02:	681b      	ldr	r3, [r3, #0]
    1f04:	693a      	ldr	r2, [r7, #16]
    1f06:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    1f08:	687b      	ldr	r3, [r7, #4]
    1f0a:	681b      	ldr	r3, [r3, #0]
    1f0c:	697a      	ldr	r2, [r7, #20]
    1f0e:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1f10:	687b      	ldr	r3, [r7, #4]
    1f12:	681b      	ldr	r3, [r3, #0]
    1f14:	687a      	ldr	r2, [r7, #4]
    1f16:	6812      	ldr	r2, [r2, #0]
    1f18:	6812      	ldr	r2, [r2, #0]
    1f1a:	f042 0201 	orr.w	r2, r2, #1
    1f1e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    1f20:	687b      	ldr	r3, [r7, #4]
    1f22:	681b      	ldr	r3, [r3, #0]
    1f24:	69ba      	ldr	r2, [r7, #24]
    1f26:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    1f28:	687b      	ldr	r3, [r7, #4]
    1f2a:	681b      	ldr	r3, [r3, #0]
    1f2c:	69fa      	ldr	r2, [r7, #28]
    1f2e:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    1f30:	687b      	ldr	r3, [r7, #4]
    1f32:	681b      	ldr	r3, [r3, #0]
    1f34:	6a3a      	ldr	r2, [r7, #32]
    1f36:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    1f38:	687b      	ldr	r3, [r7, #4]
    1f3a:	681b      	ldr	r3, [r3, #0]
    1f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1f3e:	61da      	str	r2, [r3, #28]
}
    1f40:	f107 0728 	add.w	r7, r7, #40	; 0x28
    1f44:	46bd      	mov	sp, r7
    1f46:	bd80      	pop	{r7, pc}

00001f48 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    1f48:	b580      	push	{r7, lr}
    1f4a:	b084      	sub	sp, #16
    1f4c:	af00      	add	r7, sp, #0
    1f4e:	60f8      	str	r0, [r7, #12]
    1f50:	607a      	str	r2, [r7, #4]
    1f52:	460a      	mov	r2, r1
    1f54:	72fa      	strb	r2, [r7, #11]
    1f56:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1f58:	68fa      	ldr	r2, [r7, #12]
    1f5a:	f240 6384 	movw	r3, #1668	; 0x684
    1f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f62:	429a      	cmp	r2, r3
    1f64:	d007      	beq.n	1f76 <MSS_SPI_configure_master_mode+0x2e>
    1f66:	68fa      	ldr	r2, [r7, #12]
    1f68:	f240 6300 	movw	r3, #1536	; 0x600
    1f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f70:	429a      	cmp	r2, r3
    1f72:	d000      	beq.n	1f76 <MSS_SPI_configure_master_mode+0x2e>
    1f74:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    1f76:	7afb      	ldrb	r3, [r7, #11]
    1f78:	2b07      	cmp	r3, #7
    1f7a:	d900      	bls.n	1f7e <MSS_SPI_configure_master_mode+0x36>
    1f7c:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    1f7e:	7e3b      	ldrb	r3, [r7, #24]
    1f80:	2b20      	cmp	r3, #32
    1f82:	d900      	bls.n	1f86 <MSS_SPI_configure_master_mode+0x3e>
    1f84:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    1f86:	68fb      	ldr	r3, [r7, #12]
    1f88:	889b      	ldrh	r3, [r3, #4]
    1f8a:	b21b      	sxth	r3, r3
    1f8c:	4618      	mov	r0, r3
    1f8e:	f7ff fe55 	bl	1c3c <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    1f92:	68fb      	ldr	r3, [r7, #12]
    1f94:	f04f 0200 	mov.w	r2, #0
    1f98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    1f9c:	68fb      	ldr	r3, [r7, #12]
    1f9e:	681b      	ldr	r3, [r3, #0]
    1fa0:	68fa      	ldr	r2, [r7, #12]
    1fa2:	6812      	ldr	r2, [r2, #0]
    1fa4:	6812      	ldr	r2, [r2, #0]
    1fa6:	f022 0201 	bic.w	r2, r2, #1
    1faa:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    1fac:	68fb      	ldr	r3, [r7, #12]
    1fae:	681b      	ldr	r3, [r3, #0]
    1fb0:	68fa      	ldr	r2, [r7, #12]
    1fb2:	6812      	ldr	r2, [r2, #0]
    1fb4:	6812      	ldr	r2, [r2, #0]
    1fb6:	f042 0202 	orr.w	r2, r2, #2
    1fba:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1fbc:	68fb      	ldr	r3, [r7, #12]
    1fbe:	681b      	ldr	r3, [r3, #0]
    1fc0:	68fa      	ldr	r2, [r7, #12]
    1fc2:	6812      	ldr	r2, [r2, #0]
    1fc4:	6812      	ldr	r2, [r2, #0]
    1fc6:	f042 0201 	orr.w	r2, r2, #1
    1fca:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    1fcc:	7afb      	ldrb	r3, [r7, #11]
    1fce:	2b07      	cmp	r3, #7
    1fd0:	d83f      	bhi.n	2052 <MAIN_STACK_SIZE+0x52>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    1fd2:	687b      	ldr	r3, [r7, #4]
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	d00b      	beq.n	1ff0 <MSS_SPI_configure_master_mode+0xa8>
    1fd8:	687b      	ldr	r3, [r7, #4]
    1fda:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    1fde:	d007      	beq.n	1ff0 <MSS_SPI_configure_master_mode+0xa8>
    1fe0:	687b      	ldr	r3, [r7, #4]
    1fe2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    1fe6:	d003      	beq.n	1ff0 <MSS_SPI_configure_master_mode+0xa8>
    1fe8:	687b      	ldr	r3, [r7, #4]
    1fea:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    1fee:	d10f      	bne.n	2010 <MAIN_STACK_SIZE+0x10>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    1ff0:	7afa      	ldrb	r2, [r7, #11]
    1ff2:	6879      	ldr	r1, [r7, #4]
    1ff4:	f240 1302 	movw	r3, #258	; 0x102
    1ff8:	f2c2 4300 	movt	r3, #9216	; 0x2400
    1ffc:	ea41 0303 	orr.w	r3, r1, r3
    2000:	68f9      	ldr	r1, [r7, #12]
    2002:	f102 0206 	add.w	r2, r2, #6
    2006:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    200a:	440a      	add	r2, r1
    200c:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    200e:	e00e      	b.n	202e <MAIN_STACK_SIZE+0x2e>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    2010:	7afa      	ldrb	r2, [r7, #11]
    2012:	6879      	ldr	r1, [r7, #4]
    2014:	f240 1302 	movw	r3, #258	; 0x102
    2018:	f2c2 0300 	movt	r3, #8192	; 0x2000
    201c:	ea41 0303 	orr.w	r3, r1, r3
    2020:	68f9      	ldr	r1, [r7, #12]
    2022:	f102 0206 	add.w	r2, r2, #6
    2026:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    202a:	440a      	add	r2, r1
    202c:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    202e:	7afb      	ldrb	r3, [r7, #11]
    2030:	68fa      	ldr	r2, [r7, #12]
    2032:	f103 0306 	add.w	r3, r3, #6
    2036:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    203a:	4413      	add	r3, r2
    203c:	7e3a      	ldrb	r2, [r7, #24]
    203e:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    2040:	7afb      	ldrb	r3, [r7, #11]
    2042:	68fa      	ldr	r2, [r7, #12]
    2044:	f103 0306 	add.w	r3, r3, #6
    2048:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    204c:	4413      	add	r3, r2
    204e:	78fa      	ldrb	r2, [r7, #3]
    2050:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2052:	68fb      	ldr	r3, [r7, #12]
    2054:	889b      	ldrh	r3, [r3, #4]
    2056:	b21b      	sxth	r3, r3
    2058:	4618      	mov	r0, r3
    205a:	f7ff fdd3 	bl	1c04 <NVIC_EnableIRQ>
}
    205e:	f107 0710 	add.w	r7, r7, #16
    2062:	46bd      	mov	sp, r7
    2064:	bd80      	pop	{r7, pc}
    2066:	bf00      	nop

00002068 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2068:	b580      	push	{r7, lr}
    206a:	b084      	sub	sp, #16
    206c:	af00      	add	r7, sp, #0
    206e:	6078      	str	r0, [r7, #4]
    2070:	460b      	mov	r3, r1
    2072:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2074:	687a      	ldr	r2, [r7, #4]
    2076:	f240 6384 	movw	r3, #1668	; 0x684
    207a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    207e:	429a      	cmp	r2, r3
    2080:	d007      	beq.n	2092 <MSS_SPI_set_slave_select+0x2a>
    2082:	687a      	ldr	r2, [r7, #4]
    2084:	f240 6300 	movw	r3, #1536	; 0x600
    2088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    208c:	429a      	cmp	r2, r3
    208e:	d000      	beq.n	2092 <MSS_SPI_set_slave_select+0x2a>
    2090:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2092:	687b      	ldr	r3, [r7, #4]
    2094:	681b      	ldr	r3, [r3, #0]
    2096:	681b      	ldr	r3, [r3, #0]
    2098:	f003 0302 	and.w	r3, r3, #2
    209c:	2b00      	cmp	r3, #0
    209e:	d100      	bne.n	20a2 <MSS_SPI_set_slave_select+0x3a>
    20a0:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    20a2:	78fb      	ldrb	r3, [r7, #3]
    20a4:	687a      	ldr	r2, [r7, #4]
    20a6:	f103 0306 	add.w	r3, r3, #6
    20aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    20ae:	4413      	add	r3, r2
    20b0:	685b      	ldr	r3, [r3, #4]
    20b2:	f1b3 3fff 	cmp.w	r3, #4294967295
    20b6:	d100      	bne.n	20ba <MSS_SPI_set_slave_select+0x52>
    20b8:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    20ba:	687b      	ldr	r3, [r7, #4]
    20bc:	889b      	ldrh	r3, [r3, #4]
    20be:	b21b      	sxth	r3, r3
    20c0:	4618      	mov	r0, r3
    20c2:	f7ff fdbb 	bl	1c3c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    20c6:	687b      	ldr	r3, [r7, #4]
    20c8:	681b      	ldr	r3, [r3, #0]
    20ca:	689b      	ldr	r3, [r3, #8]
    20cc:	f003 0304 	and.w	r3, r3, #4
    20d0:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    20d2:	68fb      	ldr	r3, [r7, #12]
    20d4:	2b00      	cmp	r3, #0
    20d6:	d002      	beq.n	20de <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    20d8:	6878      	ldr	r0, [r7, #4]
    20da:	f7ff fe85 	bl	1de8 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    20de:	687b      	ldr	r3, [r7, #4]
    20e0:	681b      	ldr	r3, [r3, #0]
    20e2:	687a      	ldr	r2, [r7, #4]
    20e4:	6812      	ldr	r2, [r2, #0]
    20e6:	6812      	ldr	r2, [r2, #0]
    20e8:	f022 0201 	bic.w	r2, r2, #1
    20ec:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    20ee:	687b      	ldr	r3, [r7, #4]
    20f0:	681a      	ldr	r2, [r3, #0]
    20f2:	78fb      	ldrb	r3, [r7, #3]
    20f4:	6879      	ldr	r1, [r7, #4]
    20f6:	f103 0306 	add.w	r3, r3, #6
    20fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    20fe:	440b      	add	r3, r1
    2100:	685b      	ldr	r3, [r3, #4]
    2102:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    2104:	687b      	ldr	r3, [r7, #4]
    2106:	681a      	ldr	r2, [r3, #0]
    2108:	78fb      	ldrb	r3, [r7, #3]
    210a:	6879      	ldr	r1, [r7, #4]
    210c:	f103 0306 	add.w	r3, r3, #6
    2110:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2114:	440b      	add	r3, r1
    2116:	7a5b      	ldrb	r3, [r3, #9]
    2118:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    211a:	687b      	ldr	r3, [r7, #4]
    211c:	681a      	ldr	r2, [r3, #0]
    211e:	78fb      	ldrb	r3, [r7, #3]
    2120:	6879      	ldr	r1, [r7, #4]
    2122:	f103 0306 	add.w	r3, r3, #6
    2126:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    212a:	440b      	add	r3, r1
    212c:	7a1b      	ldrb	r3, [r3, #8]
    212e:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2130:	687b      	ldr	r3, [r7, #4]
    2132:	681b      	ldr	r3, [r3, #0]
    2134:	687a      	ldr	r2, [r7, #4]
    2136:	6812      	ldr	r2, [r2, #0]
    2138:	6812      	ldr	r2, [r2, #0]
    213a:	f042 0201 	orr.w	r2, r2, #1
    213e:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2140:	687b      	ldr	r3, [r7, #4]
    2142:	681b      	ldr	r3, [r3, #0]
    2144:	687a      	ldr	r2, [r7, #4]
    2146:	6812      	ldr	r2, [r2, #0]
    2148:	69d1      	ldr	r1, [r2, #28]
    214a:	78fa      	ldrb	r2, [r7, #3]
    214c:	f04f 0001 	mov.w	r0, #1
    2150:	fa00 f202 	lsl.w	r2, r0, r2
    2154:	ea41 0202 	orr.w	r2, r1, r2
    2158:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    215a:	687b      	ldr	r3, [r7, #4]
    215c:	889b      	ldrh	r3, [r3, #4]
    215e:	b21b      	sxth	r3, r3
    2160:	4618      	mov	r0, r3
    2162:	f7ff fd4f 	bl	1c04 <NVIC_EnableIRQ>
}
    2166:	f107 0710 	add.w	r7, r7, #16
    216a:	46bd      	mov	sp, r7
    216c:	bd80      	pop	{r7, pc}
    216e:	bf00      	nop

00002170 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2170:	b580      	push	{r7, lr}
    2172:	b084      	sub	sp, #16
    2174:	af00      	add	r7, sp, #0
    2176:	6078      	str	r0, [r7, #4]
    2178:	460b      	mov	r3, r1
    217a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    217c:	687a      	ldr	r2, [r7, #4]
    217e:	f240 6384 	movw	r3, #1668	; 0x684
    2182:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2186:	429a      	cmp	r2, r3
    2188:	d007      	beq.n	219a <MSS_SPI_clear_slave_select+0x2a>
    218a:	687a      	ldr	r2, [r7, #4]
    218c:	f240 6300 	movw	r3, #1536	; 0x600
    2190:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2194:	429a      	cmp	r2, r3
    2196:	d000      	beq.n	219a <MSS_SPI_clear_slave_select+0x2a>
    2198:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    219a:	687b      	ldr	r3, [r7, #4]
    219c:	681b      	ldr	r3, [r3, #0]
    219e:	681b      	ldr	r3, [r3, #0]
    21a0:	f003 0302 	and.w	r3, r3, #2
    21a4:	2b00      	cmp	r3, #0
    21a6:	d100      	bne.n	21aa <MSS_SPI_clear_slave_select+0x3a>
    21a8:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    21aa:	687b      	ldr	r3, [r7, #4]
    21ac:	889b      	ldrh	r3, [r3, #4]
    21ae:	b21b      	sxth	r3, r3
    21b0:	4618      	mov	r0, r3
    21b2:	f7ff fd43 	bl	1c3c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    21b6:	687b      	ldr	r3, [r7, #4]
    21b8:	681b      	ldr	r3, [r3, #0]
    21ba:	689b      	ldr	r3, [r3, #8]
    21bc:	f003 0304 	and.w	r3, r3, #4
    21c0:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    21c2:	68fb      	ldr	r3, [r7, #12]
    21c4:	2b00      	cmp	r3, #0
    21c6:	d002      	beq.n	21ce <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    21c8:	6878      	ldr	r0, [r7, #4]
    21ca:	f7ff fe0d 	bl	1de8 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    21ce:	687b      	ldr	r3, [r7, #4]
    21d0:	681b      	ldr	r3, [r3, #0]
    21d2:	687a      	ldr	r2, [r7, #4]
    21d4:	6812      	ldr	r2, [r2, #0]
    21d6:	69d1      	ldr	r1, [r2, #28]
    21d8:	78fa      	ldrb	r2, [r7, #3]
    21da:	f04f 0001 	mov.w	r0, #1
    21de:	fa00 f202 	lsl.w	r2, r0, r2
    21e2:	ea6f 0202 	mvn.w	r2, r2
    21e6:	ea01 0202 	and.w	r2, r1, r2
    21ea:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    21ec:	687b      	ldr	r3, [r7, #4]
    21ee:	889b      	ldrh	r3, [r3, #4]
    21f0:	b21b      	sxth	r3, r3
    21f2:	4618      	mov	r0, r3
    21f4:	f7ff fd06 	bl	1c04 <NVIC_EnableIRQ>
}
    21f8:	f107 0710 	add.w	r7, r7, #16
    21fc:	46bd      	mov	sp, r7
    21fe:	bd80      	pop	{r7, pc}

00002200 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    2200:	b480      	push	{r7}
    2202:	b087      	sub	sp, #28
    2204:	af00      	add	r7, sp, #0
    2206:	6078      	str	r0, [r7, #4]
    2208:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    220a:	687a      	ldr	r2, [r7, #4]
    220c:	f240 6384 	movw	r3, #1668	; 0x684
    2210:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2214:	429a      	cmp	r2, r3
    2216:	d007      	beq.n	2228 <MSS_SPI_transfer_frame+0x28>
    2218:	687a      	ldr	r2, [r7, #4]
    221a:	f240 6300 	movw	r3, #1536	; 0x600
    221e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2222:	429a      	cmp	r2, r3
    2224:	d000      	beq.n	2228 <MSS_SPI_transfer_frame+0x28>
    2226:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2228:	687b      	ldr	r3, [r7, #4]
    222a:	681b      	ldr	r3, [r3, #0]
    222c:	681b      	ldr	r3, [r3, #0]
    222e:	f003 0302 	and.w	r3, r3, #2
    2232:	2b00      	cmp	r3, #0
    2234:	d100      	bne.n	2238 <MSS_SPI_transfer_frame+0x38>
    2236:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2238:	687b      	ldr	r3, [r7, #4]
    223a:	681a      	ldr	r2, [r3, #0]
    223c:	687b      	ldr	r3, [r7, #4]
    223e:	681b      	ldr	r3, [r3, #0]
    2240:	6819      	ldr	r1, [r3, #0]
    2242:	f240 03ff 	movw	r3, #255	; 0xff
    2246:	f6cf 7300 	movt	r3, #65280	; 0xff00
    224a:	ea01 0303 	and.w	r3, r1, r3
    224e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2252:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2254:	687b      	ldr	r3, [r7, #4]
    2256:	681b      	ldr	r3, [r3, #0]
    2258:	687a      	ldr	r2, [r7, #4]
    225a:	6812      	ldr	r2, [r2, #0]
    225c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    225e:	f042 020c 	orr.w	r2, r2, #12
    2262:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2264:	687b      	ldr	r3, [r7, #4]
    2266:	681b      	ldr	r3, [r3, #0]
    2268:	689b      	ldr	r3, [r3, #8]
    226a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    226e:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
    2270:	e00b      	b.n	228a <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
    2272:	687b      	ldr	r3, [r7, #4]
    2274:	681b      	ldr	r3, [r3, #0]
    2276:	691b      	ldr	r3, [r3, #16]
    2278:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
    227a:	68bb      	ldr	r3, [r7, #8]
    227c:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    227e:	687b      	ldr	r3, [r7, #4]
    2280:	681b      	ldr	r3, [r3, #0]
    2282:	689b      	ldr	r3, [r3, #8]
    2284:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2288:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    228a:	68fb      	ldr	r3, [r7, #12]
    228c:	2b00      	cmp	r3, #0
    228e:	d0f0      	beq.n	2272 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    2290:	687b      	ldr	r3, [r7, #4]
    2292:	681b      	ldr	r3, [r3, #0]
    2294:	683a      	ldr	r2, [r7, #0]
    2296:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2298:	687b      	ldr	r3, [r7, #4]
    229a:	681b      	ldr	r3, [r3, #0]
    229c:	689b      	ldr	r3, [r3, #8]
    229e:	f003 0301 	and.w	r3, r3, #1
    22a2:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
    22a4:	e005      	b.n	22b2 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    22a6:	687b      	ldr	r3, [r7, #4]
    22a8:	681b      	ldr	r3, [r3, #0]
    22aa:	689b      	ldr	r3, [r3, #8]
    22ac:	f003 0301 	and.w	r3, r3, #1
    22b0:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    22b2:	697b      	ldr	r3, [r7, #20]
    22b4:	2b00      	cmp	r3, #0
    22b6:	d0f6      	beq.n	22a6 <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    22b8:	687b      	ldr	r3, [r7, #4]
    22ba:	681b      	ldr	r3, [r3, #0]
    22bc:	689b      	ldr	r3, [r3, #8]
    22be:	f003 0302 	and.w	r3, r3, #2
    22c2:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
    22c4:	e005      	b.n	22d2 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    22c6:	687b      	ldr	r3, [r7, #4]
    22c8:	681b      	ldr	r3, [r3, #0]
    22ca:	689b      	ldr	r3, [r3, #8]
    22cc:	f003 0302 	and.w	r3, r3, #2
    22d0:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    22d2:	693b      	ldr	r3, [r7, #16]
    22d4:	2b00      	cmp	r3, #0
    22d6:	d0f6      	beq.n	22c6 <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    22d8:	687b      	ldr	r3, [r7, #4]
    22da:	681b      	ldr	r3, [r3, #0]
    22dc:	691b      	ldr	r3, [r3, #16]
}
    22de:	4618      	mov	r0, r3
    22e0:	f107 071c 	add.w	r7, r7, #28
    22e4:	46bd      	mov	sp, r7
    22e6:	bc80      	pop	{r7}
    22e8:	4770      	bx	lr
    22ea:	bf00      	nop

000022ec <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    22ec:	b480      	push	{r7}
    22ee:	b085      	sub	sp, #20
    22f0:	af00      	add	r7, sp, #0
    22f2:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    22f4:	f04f 0300 	mov.w	r3, #0
    22f8:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    22fa:	e00e      	b.n	231a <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    22fc:	687b      	ldr	r3, [r7, #4]
    22fe:	681b      	ldr	r3, [r3, #0]
    2300:	687a      	ldr	r2, [r7, #4]
    2302:	6891      	ldr	r1, [r2, #8]
    2304:	687a      	ldr	r2, [r7, #4]
    2306:	6912      	ldr	r2, [r2, #16]
    2308:	440a      	add	r2, r1
    230a:	7812      	ldrb	r2, [r2, #0]
    230c:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    230e:	687b      	ldr	r3, [r7, #4]
    2310:	691b      	ldr	r3, [r3, #16]
    2312:	f103 0201 	add.w	r2, r3, #1
    2316:	687b      	ldr	r3, [r7, #4]
    2318:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    231a:	687b      	ldr	r3, [r7, #4]
    231c:	681b      	ldr	r3, [r3, #0]
    231e:	689b      	ldr	r3, [r3, #8]
    2320:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2324:	2b00      	cmp	r3, #0
    2326:	d105      	bne.n	2334 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    2328:	687b      	ldr	r3, [r7, #4]
    232a:	691a      	ldr	r2, [r3, #16]
    232c:	687b      	ldr	r3, [r7, #4]
    232e:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2330:	429a      	cmp	r2, r3
    2332:	d3e3      	bcc.n	22fc <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2334:	687b      	ldr	r3, [r7, #4]
    2336:	691a      	ldr	r2, [r3, #16]
    2338:	687b      	ldr	r3, [r7, #4]
    233a:	68db      	ldr	r3, [r3, #12]
    233c:	429a      	cmp	r2, r3
    233e:	d31c      	bcc.n	237a <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2340:	e00e      	b.n	2360 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2342:	687b      	ldr	r3, [r7, #4]
    2344:	681b      	ldr	r3, [r3, #0]
    2346:	687a      	ldr	r2, [r7, #4]
    2348:	6951      	ldr	r1, [r2, #20]
    234a:	687a      	ldr	r2, [r7, #4]
    234c:	69d2      	ldr	r2, [r2, #28]
    234e:	440a      	add	r2, r1
    2350:	7812      	ldrb	r2, [r2, #0]
    2352:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2354:	687b      	ldr	r3, [r7, #4]
    2356:	69db      	ldr	r3, [r3, #28]
    2358:	f103 0201 	add.w	r2, r3, #1
    235c:	687b      	ldr	r3, [r7, #4]
    235e:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2360:	687b      	ldr	r3, [r7, #4]
    2362:	681b      	ldr	r3, [r3, #0]
    2364:	689b      	ldr	r3, [r3, #8]
    2366:	f403 7380 	and.w	r3, r3, #256	; 0x100
    236a:	2b00      	cmp	r3, #0
    236c:	d105      	bne.n	237a <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    236e:	687b      	ldr	r3, [r7, #4]
    2370:	69da      	ldr	r2, [r3, #28]
    2372:	687b      	ldr	r3, [r7, #4]
    2374:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2376:	429a      	cmp	r2, r3
    2378:	d3e3      	bcc.n	2342 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    237a:	687b      	ldr	r3, [r7, #4]
    237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    237e:	2b00      	cmp	r3, #0
    2380:	d01f      	beq.n	23c2 <fill_slave_tx_fifo+0xd6>
    2382:	687b      	ldr	r3, [r7, #4]
    2384:	691a      	ldr	r2, [r3, #16]
    2386:	687b      	ldr	r3, [r7, #4]
    2388:	68db      	ldr	r3, [r3, #12]
    238a:	429a      	cmp	r2, r3
    238c:	d319      	bcc.n	23c2 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    238e:	687b      	ldr	r3, [r7, #4]
    2390:	69da      	ldr	r2, [r3, #28]
    2392:	687b      	ldr	r3, [r7, #4]
    2394:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2396:	429a      	cmp	r2, r3
    2398:	d313      	bcc.n	23c2 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    239a:	e008      	b.n	23ae <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	681b      	ldr	r3, [r3, #0]
    23a0:	f04f 0200 	mov.w	r2, #0
    23a4:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    23a6:	68fb      	ldr	r3, [r7, #12]
    23a8:	f103 0301 	add.w	r3, r3, #1
    23ac:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    23ae:	687b      	ldr	r3, [r7, #4]
    23b0:	681b      	ldr	r3, [r3, #0]
    23b2:	689b      	ldr	r3, [r3, #8]
    23b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
    23b8:	2b00      	cmp	r3, #0
    23ba:	d102      	bne.n	23c2 <fill_slave_tx_fifo+0xd6>
    23bc:	68fb      	ldr	r3, [r7, #12]
    23be:	2b1f      	cmp	r3, #31
    23c0:	d9ec      	bls.n	239c <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    23c2:	f107 0714 	add.w	r7, r7, #20
    23c6:	46bd      	mov	sp, r7
    23c8:	bc80      	pop	{r7}
    23ca:	4770      	bx	lr

000023cc <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    23cc:	b580      	push	{r7, lr}
    23ce:	b084      	sub	sp, #16
    23d0:	af00      	add	r7, sp, #0
    23d2:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    23d4:	687b      	ldr	r3, [r7, #4]
    23d6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    23da:	2b02      	cmp	r3, #2
    23dc:	d115      	bne.n	240a <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    23de:	e00c      	b.n	23fa <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    23e0:	687b      	ldr	r3, [r7, #4]
    23e2:	681b      	ldr	r3, [r3, #0]
    23e4:	691b      	ldr	r3, [r3, #16]
    23e6:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    23e8:	687b      	ldr	r3, [r7, #4]
    23ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    23ec:	2b00      	cmp	r3, #0
    23ee:	d004      	beq.n	23fa <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    23f0:	687b      	ldr	r3, [r7, #4]
    23f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    23f4:	68fa      	ldr	r2, [r7, #12]
    23f6:	4610      	mov	r0, r2
    23f8:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    23fa:	687b      	ldr	r3, [r7, #4]
    23fc:	681b      	ldr	r3, [r3, #0]
    23fe:	689b      	ldr	r3, [r3, #8]
    2400:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2404:	2b00      	cmp	r3, #0
    2406:	d0eb      	beq.n	23e0 <read_slave_rx_fifo+0x14>
    2408:	e032      	b.n	2470 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    240a:	687b      	ldr	r3, [r7, #4]
    240c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2410:	2b01      	cmp	r3, #1
    2412:	d125      	bne.n	2460 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2414:	e017      	b.n	2446 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2416:	687b      	ldr	r3, [r7, #4]
    2418:	681b      	ldr	r3, [r3, #0]
    241a:	691b      	ldr	r3, [r3, #16]
    241c:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    241e:	687b      	ldr	r3, [r7, #4]
    2420:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2422:	687b      	ldr	r3, [r7, #4]
    2424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2426:	429a      	cmp	r2, r3
    2428:	d207      	bcs.n	243a <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    242a:	687b      	ldr	r3, [r7, #4]
    242c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    242e:	687b      	ldr	r3, [r7, #4]
    2430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2432:	4413      	add	r3, r2
    2434:	68fa      	ldr	r2, [r7, #12]
    2436:	b2d2      	uxtb	r2, r2
    2438:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    243a:	687b      	ldr	r3, [r7, #4]
    243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    243e:	f103 0201 	add.w	r2, r3, #1
    2442:	687b      	ldr	r3, [r7, #4]
    2444:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2446:	687b      	ldr	r3, [r7, #4]
    2448:	681b      	ldr	r3, [r3, #0]
    244a:	689b      	ldr	r3, [r3, #8]
    244c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2450:	2b00      	cmp	r3, #0
    2452:	d0e0      	beq.n	2416 <read_slave_rx_fifo+0x4a>
    2454:	e00c      	b.n	2470 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2456:	687b      	ldr	r3, [r7, #4]
    2458:	681b      	ldr	r3, [r3, #0]
    245a:	691b      	ldr	r3, [r3, #16]
    245c:	60fb      	str	r3, [r7, #12]
    245e:	e000      	b.n	2462 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2460:	bf00      	nop
    2462:	687b      	ldr	r3, [r7, #4]
    2464:	681b      	ldr	r3, [r3, #0]
    2466:	689b      	ldr	r3, [r3, #8]
    2468:	f003 0340 	and.w	r3, r3, #64	; 0x40
    246c:	2b00      	cmp	r3, #0
    246e:	d0f2      	beq.n	2456 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2470:	f107 0710 	add.w	r7, r7, #16
    2474:	46bd      	mov	sp, r7
    2476:	bd80      	pop	{r7, pc}

00002478 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    2478:	b580      	push	{r7, lr}
    247a:	b086      	sub	sp, #24
    247c:	af00      	add	r7, sp, #0
    247e:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2480:	687b      	ldr	r3, [r7, #4]
    2482:	681b      	ldr	r3, [r3, #0]
    2484:	f103 0320 	add.w	r3, r3, #32
    2488:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    248a:	687a      	ldr	r2, [r7, #4]
    248c:	f240 6384 	movw	r3, #1668	; 0x684
    2490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2494:	429a      	cmp	r2, r3
    2496:	d007      	beq.n	24a8 <mss_spi_isr+0x30>
    2498:	687a      	ldr	r2, [r7, #4]
    249a:	f240 6300 	movw	r3, #1536	; 0x600
    249e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24a2:	429a      	cmp	r2, r3
    24a4:	d000      	beq.n	24a8 <mss_spi_isr+0x30>
    24a6:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    24a8:	693b      	ldr	r3, [r7, #16]
    24aa:	681b      	ldr	r3, [r3, #0]
    24ac:	f003 0302 	and.w	r3, r3, #2
    24b0:	2b00      	cmp	r3, #0
    24b2:	d052      	beq.n	255a <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    24b4:	687b      	ldr	r3, [r7, #4]
    24b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    24ba:	2b02      	cmp	r3, #2
    24bc:	d115      	bne.n	24ea <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    24be:	e00c      	b.n	24da <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    24c0:	687b      	ldr	r3, [r7, #4]
    24c2:	681b      	ldr	r3, [r3, #0]
    24c4:	691b      	ldr	r3, [r3, #16]
    24c6:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    24c8:	687b      	ldr	r3, [r7, #4]
    24ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    24cc:	2b00      	cmp	r3, #0
    24ce:	d004      	beq.n	24da <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    24d0:	687b      	ldr	r3, [r7, #4]
    24d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    24d4:	68fa      	ldr	r2, [r7, #12]
    24d6:	4610      	mov	r0, r2
    24d8:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    24da:	687b      	ldr	r3, [r7, #4]
    24dc:	681b      	ldr	r3, [r3, #0]
    24de:	689b      	ldr	r3, [r3, #8]
    24e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    24e4:	2b00      	cmp	r3, #0
    24e6:	d0eb      	beq.n	24c0 <mss_spi_isr+0x48>
    24e8:	e032      	b.n	2550 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    24ea:	687b      	ldr	r3, [r7, #4]
    24ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    24f0:	2b01      	cmp	r3, #1
    24f2:	d125      	bne.n	2540 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    24f4:	e017      	b.n	2526 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    24f6:	687b      	ldr	r3, [r7, #4]
    24f8:	681b      	ldr	r3, [r3, #0]
    24fa:	691b      	ldr	r3, [r3, #16]
    24fc:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    24fe:	687b      	ldr	r3, [r7, #4]
    2500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2502:	687b      	ldr	r3, [r7, #4]
    2504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2506:	429a      	cmp	r2, r3
    2508:	d207      	bcs.n	251a <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    250a:	687b      	ldr	r3, [r7, #4]
    250c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    250e:	687b      	ldr	r3, [r7, #4]
    2510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2512:	4413      	add	r3, r2
    2514:	68fa      	ldr	r2, [r7, #12]
    2516:	b2d2      	uxtb	r2, r2
    2518:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    251a:	687b      	ldr	r3, [r7, #4]
    251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    251e:	f103 0201 	add.w	r2, r3, #1
    2522:	687b      	ldr	r3, [r7, #4]
    2524:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2526:	687b      	ldr	r3, [r7, #4]
    2528:	681b      	ldr	r3, [r3, #0]
    252a:	689b      	ldr	r3, [r3, #8]
    252c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2530:	2b00      	cmp	r3, #0
    2532:	d0e0      	beq.n	24f6 <mss_spi_isr+0x7e>
    2534:	e00c      	b.n	2550 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2536:	687b      	ldr	r3, [r7, #4]
    2538:	681b      	ldr	r3, [r3, #0]
    253a:	691b      	ldr	r3, [r3, #16]
    253c:	60fb      	str	r3, [r7, #12]
    253e:	e000      	b.n	2542 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2540:	bf00      	nop
    2542:	687b      	ldr	r3, [r7, #4]
    2544:	681b      	ldr	r3, [r3, #0]
    2546:	689b      	ldr	r3, [r3, #8]
    2548:	f003 0340 	and.w	r3, r3, #64	; 0x40
    254c:	2b00      	cmp	r3, #0
    254e:	d0f2      	beq.n	2536 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2550:	687b      	ldr	r3, [r7, #4]
    2552:	681b      	ldr	r3, [r3, #0]
    2554:	f04f 0202 	mov.w	r2, #2
    2558:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    255a:	693b      	ldr	r3, [r7, #16]
    255c:	681b      	ldr	r3, [r3, #0]
    255e:	f003 0301 	and.w	r3, r3, #1
    2562:	b2db      	uxtb	r3, r3
    2564:	2b00      	cmp	r3, #0
    2566:	d012      	beq.n	258e <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2568:	687b      	ldr	r3, [r7, #4]
    256a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    256e:	2b02      	cmp	r3, #2
    2570:	d105      	bne.n	257e <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2572:	687b      	ldr	r3, [r7, #4]
    2574:	681b      	ldr	r3, [r3, #0]
    2576:	687a      	ldr	r2, [r7, #4]
    2578:	6f92      	ldr	r2, [r2, #120]	; 0x78
    257a:	615a      	str	r2, [r3, #20]
    257c:	e002      	b.n	2584 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    257e:	6878      	ldr	r0, [r7, #4]
    2580:	f7ff feb4 	bl	22ec <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2584:	687b      	ldr	r3, [r7, #4]
    2586:	681b      	ldr	r3, [r3, #0]
    2588:	f04f 0201 	mov.w	r2, #1
    258c:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    258e:	693b      	ldr	r3, [r7, #16]
    2590:	681b      	ldr	r3, [r3, #0]
    2592:	f003 0310 	and.w	r3, r3, #16
    2596:	2b00      	cmp	r3, #0
    2598:	d023      	beq.n	25e2 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    259a:	6878      	ldr	r0, [r7, #4]
    259c:	f7ff ff16 	bl	23cc <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    25a0:	687b      	ldr	r3, [r7, #4]
    25a2:	6a1b      	ldr	r3, [r3, #32]
    25a4:	2b00      	cmp	r3, #0
    25a6:	d00b      	beq.n	25c0 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    25a8:	687b      	ldr	r3, [r7, #4]
    25aa:	6a1b      	ldr	r3, [r3, #32]
    25ac:	687a      	ldr	r2, [r7, #4]
    25ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
    25b0:	687a      	ldr	r2, [r7, #4]
    25b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    25b4:	4608      	mov	r0, r1
    25b6:	4611      	mov	r1, r2
    25b8:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    25ba:	6878      	ldr	r0, [r7, #4]
    25bc:	f7ff fe96 	bl	22ec <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    25c0:	687b      	ldr	r3, [r7, #4]
    25c2:	f04f 0201 	mov.w	r2, #1
    25c6:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    25c8:	687b      	ldr	r3, [r7, #4]
    25ca:	681b      	ldr	r3, [r3, #0]
    25cc:	687a      	ldr	r2, [r7, #4]
    25ce:	6812      	ldr	r2, [r2, #0]
    25d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
    25d2:	f022 0210 	bic.w	r2, r2, #16
    25d6:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    25d8:	687b      	ldr	r3, [r7, #4]
    25da:	681b      	ldr	r3, [r3, #0]
    25dc:	f04f 0210 	mov.w	r2, #16
    25e0:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    25e2:	693b      	ldr	r3, [r7, #16]
    25e4:	681b      	ldr	r3, [r3, #0]
    25e6:	f003 0304 	and.w	r3, r3, #4
    25ea:	2b00      	cmp	r3, #0
    25ec:	d00f      	beq.n	260e <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    25ee:	687b      	ldr	r3, [r7, #4]
    25f0:	681b      	ldr	r3, [r3, #0]
    25f2:	687a      	ldr	r2, [r7, #4]
    25f4:	6812      	ldr	r2, [r2, #0]
    25f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    25f8:	f042 0204 	orr.w	r2, r2, #4
    25fc:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    25fe:	6878      	ldr	r0, [r7, #4]
    2600:	f7ff fbf2 	bl	1de8 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    2604:	687b      	ldr	r3, [r7, #4]
    2606:	681b      	ldr	r3, [r3, #0]
    2608:	f04f 0204 	mov.w	r2, #4
    260c:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    260e:	693b      	ldr	r3, [r7, #16]
    2610:	681b      	ldr	r3, [r3, #0]
    2612:	f003 0308 	and.w	r3, r3, #8
    2616:	2b00      	cmp	r3, #0
    2618:	d031      	beq.n	267e <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    261a:	687b      	ldr	r3, [r7, #4]
    261c:	681b      	ldr	r3, [r3, #0]
    261e:	687a      	ldr	r2, [r7, #4]
    2620:	6812      	ldr	r2, [r2, #0]
    2622:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2624:	f042 0208 	orr.w	r2, r2, #8
    2628:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    262a:	687b      	ldr	r3, [r7, #4]
    262c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2630:	2b02      	cmp	r3, #2
    2632:	d113      	bne.n	265c <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2634:	687b      	ldr	r3, [r7, #4]
    2636:	681a      	ldr	r2, [r3, #0]
    2638:	687b      	ldr	r3, [r7, #4]
    263a:	681b      	ldr	r3, [r3, #0]
    263c:	6819      	ldr	r1, [r3, #0]
    263e:	f240 03ff 	movw	r3, #255	; 0xff
    2642:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2646:	ea01 0303 	and.w	r3, r1, r3
    264a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    264e:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2650:	687b      	ldr	r3, [r7, #4]
    2652:	681b      	ldr	r3, [r3, #0]
    2654:	687a      	ldr	r2, [r7, #4]
    2656:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2658:	615a      	str	r2, [r3, #20]
    265a:	e00b      	b.n	2674 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    265c:	687b      	ldr	r3, [r7, #4]
    265e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2662:	2b01      	cmp	r3, #1
    2664:	d106      	bne.n	2674 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    2666:	687b      	ldr	r3, [r7, #4]
    2668:	f04f 0200 	mov.w	r2, #0
    266c:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    266e:	6878      	ldr	r0, [r7, #4]
    2670:	f7ff fe3c 	bl	22ec <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    2674:	687b      	ldr	r3, [r7, #4]
    2676:	681b      	ldr	r3, [r3, #0]
    2678:	f04f 0208 	mov.w	r2, #8
    267c:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    267e:	693b      	ldr	r3, [r7, #16]
    2680:	681b      	ldr	r3, [r3, #0]
    2682:	f003 0320 	and.w	r3, r3, #32
    2686:	2b00      	cmp	r3, #0
    2688:	d049      	beq.n	271e <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    268a:	6878      	ldr	r0, [r7, #4]
    268c:	f7ff fe9e 	bl	23cc <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    2690:	687b      	ldr	r3, [r7, #4]
    2692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2694:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    2696:	687b      	ldr	r3, [r7, #4]
    2698:	6a1b      	ldr	r3, [r3, #32]
    269a:	2b00      	cmp	r3, #0
    269c:	d01c      	beq.n	26d8 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    269e:	687b      	ldr	r3, [r7, #4]
    26a0:	f04f 0200 	mov.w	r2, #0
    26a4:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    26a6:	687b      	ldr	r3, [r7, #4]
    26a8:	f04f 0200 	mov.w	r2, #0
    26ac:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    26ae:	687b      	ldr	r3, [r7, #4]
    26b0:	f04f 0200 	mov.w	r2, #0
    26b4:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    26b6:	687b      	ldr	r3, [r7, #4]
    26b8:	f04f 0200 	mov.w	r2, #0
    26bc:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    26be:	687b      	ldr	r3, [r7, #4]
    26c0:	681b      	ldr	r3, [r3, #0]
    26c2:	f04f 0210 	mov.w	r2, #16
    26c6:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    26c8:	687b      	ldr	r3, [r7, #4]
    26ca:	681b      	ldr	r3, [r3, #0]
    26cc:	687a      	ldr	r2, [r7, #4]
    26ce:	6812      	ldr	r2, [r2, #0]
    26d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
    26d2:	f042 0210 	orr.w	r2, r2, #16
    26d6:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    26d8:	687b      	ldr	r3, [r7, #4]
    26da:	f04f 0200 	mov.w	r2, #0
    26de:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    26e0:	687b      	ldr	r3, [r7, #4]
    26e2:	681b      	ldr	r3, [r3, #0]
    26e4:	687a      	ldr	r2, [r7, #4]
    26e6:	6812      	ldr	r2, [r2, #0]
    26e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    26ea:	f042 020c 	orr.w	r2, r2, #12
    26ee:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    26f0:	6878      	ldr	r0, [r7, #4]
    26f2:	f7ff fdfb 	bl	22ec <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    26f6:	687b      	ldr	r3, [r7, #4]
    26f8:	f04f 0200 	mov.w	r2, #0
    26fc:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    26fe:	687b      	ldr	r3, [r7, #4]
    2700:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2702:	2b00      	cmp	r3, #0
    2704:	d006      	beq.n	2714 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    2706:	687b      	ldr	r3, [r7, #4]
    2708:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    270a:	687a      	ldr	r2, [r7, #4]
    270c:	6a92      	ldr	r2, [r2, #40]	; 0x28
    270e:	4610      	mov	r0, r2
    2710:	6979      	ldr	r1, [r7, #20]
    2712:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    2714:	687b      	ldr	r3, [r7, #4]
    2716:	681b      	ldr	r3, [r3, #0]
    2718:	f04f 0220 	mov.w	r2, #32
    271c:	60da      	str	r2, [r3, #12]
    }
}
    271e:	f107 0718 	add.w	r7, r7, #24
    2722:	46bd      	mov	sp, r7
    2724:	bd80      	pop	{r7, pc}
    2726:	bf00      	nop

00002728 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    2728:	4668      	mov	r0, sp
    272a:	f020 0107 	bic.w	r1, r0, #7
    272e:	468d      	mov	sp, r1
    2730:	b589      	push	{r0, r3, r7, lr}
    2732:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    2734:	f240 6084 	movw	r0, #1668	; 0x684
    2738:	f2c2 0000 	movt	r0, #8192	; 0x2000
    273c:	f7ff fe9c 	bl	2478 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    2740:	f04f 000c 	mov.w	r0, #12
    2744:	f7ff fa98 	bl	1c78 <NVIC_ClearPendingIRQ>
}
    2748:	46bd      	mov	sp, r7
    274a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    274e:	4685      	mov	sp, r0
    2750:	4770      	bx	lr
    2752:	bf00      	nop

00002754 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    2754:	4668      	mov	r0, sp
    2756:	f020 0107 	bic.w	r1, r0, #7
    275a:	468d      	mov	sp, r1
    275c:	b589      	push	{r0, r3, r7, lr}
    275e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    2760:	f240 6000 	movw	r0, #1536	; 0x600
    2764:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2768:	f7ff fe86 	bl	2478 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    276c:	f04f 000d 	mov.w	r0, #13
    2770:	f7ff fa82 	bl	1c78 <NVIC_ClearPendingIRQ>
}
    2774:	46bd      	mov	sp, r7
    2776:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    277a:	4685      	mov	sp, r0
    277c:	4770      	bx	lr
    277e:	bf00      	nop

00002780 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2780:	b480      	push	{r7}
    2782:	b083      	sub	sp, #12
    2784:	af00      	add	r7, sp, #0
    2786:	4603      	mov	r3, r0
    2788:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    278a:	f24e 1300 	movw	r3, #57600	; 0xe100
    278e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2792:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2796:	ea4f 1252 	mov.w	r2, r2, lsr #5
    279a:	88f9      	ldrh	r1, [r7, #6]
    279c:	f001 011f 	and.w	r1, r1, #31
    27a0:	f04f 0001 	mov.w	r0, #1
    27a4:	fa00 f101 	lsl.w	r1, r0, r1
    27a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    27ac:	f107 070c 	add.w	r7, r7, #12
    27b0:	46bd      	mov	sp, r7
    27b2:	bc80      	pop	{r7}
    27b4:	4770      	bx	lr
    27b6:	bf00      	nop

000027b8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    27b8:	b480      	push	{r7}
    27ba:	b083      	sub	sp, #12
    27bc:	af00      	add	r7, sp, #0
    27be:	4603      	mov	r3, r0
    27c0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    27c2:	f24e 1300 	movw	r3, #57600	; 0xe100
    27c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    27ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    27ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
    27d2:	88f9      	ldrh	r1, [r7, #6]
    27d4:	f001 011f 	and.w	r1, r1, #31
    27d8:	f04f 0001 	mov.w	r0, #1
    27dc:	fa00 f101 	lsl.w	r1, r0, r1
    27e0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    27e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    27e8:	f107 070c 	add.w	r7, r7, #12
    27ec:	46bd      	mov	sp, r7
    27ee:	bc80      	pop	{r7}
    27f0:	4770      	bx	lr
    27f2:	bf00      	nop

000027f4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    27f4:	b580      	push	{r7, lr}
    27f6:	b082      	sub	sp, #8
    27f8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    27fa:	f242 0300 	movw	r3, #8192	; 0x2000
    27fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2802:	f242 0200 	movw	r2, #8192	; 0x2000
    2806:	f2ce 0204 	movt	r2, #57348	; 0xe004
    280a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    280c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2810:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2812:	f04f 0300 	mov.w	r3, #0
    2816:	607b      	str	r3, [r7, #4]
    2818:	e00e      	b.n	2838 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    281a:	687a      	ldr	r2, [r7, #4]
    281c:	f64d 437c 	movw	r3, #56444	; 0xdc7c
    2820:	f2c0 0300 	movt	r3, #0
    2824:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2828:	b21b      	sxth	r3, r3
    282a:	4618      	mov	r0, r3
    282c:	f7ff ffc4 	bl	27b8 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2830:	687b      	ldr	r3, [r7, #4]
    2832:	f103 0301 	add.w	r3, r3, #1
    2836:	607b      	str	r3, [r7, #4]
    2838:	687b      	ldr	r3, [r7, #4]
    283a:	2b1f      	cmp	r3, #31
    283c:	d9ed      	bls.n	281a <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    283e:	f242 0300 	movw	r3, #8192	; 0x2000
    2842:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2846:	f242 0200 	movw	r2, #8192	; 0x2000
    284a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    284e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2850:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2854:	631a      	str	r2, [r3, #48]	; 0x30
}
    2856:	f107 0708 	add.w	r7, r7, #8
    285a:	46bd      	mov	sp, r7
    285c:	bd80      	pop	{r7, pc}
    285e:	bf00      	nop

00002860 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2860:	b480      	push	{r7}
    2862:	b085      	sub	sp, #20
    2864:	af00      	add	r7, sp, #0
    2866:	4603      	mov	r3, r0
    2868:	6039      	str	r1, [r7, #0]
    286a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    286c:	79fb      	ldrb	r3, [r7, #7]
    286e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2870:	68fb      	ldr	r3, [r7, #12]
    2872:	2b1f      	cmp	r3, #31
    2874:	d900      	bls.n	2878 <MSS_GPIO_config+0x18>
    2876:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2878:	68fb      	ldr	r3, [r7, #12]
    287a:	2b1f      	cmp	r3, #31
    287c:	d808      	bhi.n	2890 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    287e:	68fa      	ldr	r2, [r7, #12]
    2880:	f64d 33fc 	movw	r3, #56316	; 0xdbfc
    2884:	f2c0 0300 	movt	r3, #0
    2888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    288c:	683a      	ldr	r2, [r7, #0]
    288e:	601a      	str	r2, [r3, #0]
    }
}
    2890:	f107 0714 	add.w	r7, r7, #20
    2894:	46bd      	mov	sp, r7
    2896:	bc80      	pop	{r7}
    2898:	4770      	bx	lr
    289a:	bf00      	nop

0000289c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    289c:	b480      	push	{r7}
    289e:	b085      	sub	sp, #20
    28a0:	af00      	add	r7, sp, #0
    28a2:	4602      	mov	r2, r0
    28a4:	460b      	mov	r3, r1
    28a6:	71fa      	strb	r2, [r7, #7]
    28a8:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    28aa:	79fb      	ldrb	r3, [r7, #7]
    28ac:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    28ae:	68fb      	ldr	r3, [r7, #12]
    28b0:	2b1f      	cmp	r3, #31
    28b2:	d900      	bls.n	28b6 <MSS_GPIO_set_output+0x1a>
    28b4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    28b6:	68fb      	ldr	r3, [r7, #12]
    28b8:	2b1f      	cmp	r3, #31
    28ba:	d809      	bhi.n	28d0 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    28bc:	f240 0300 	movw	r3, #0
    28c0:	f2c4 2326 	movt	r3, #16934	; 0x4226
    28c4:	68fa      	ldr	r2, [r7, #12]
    28c6:	79b9      	ldrb	r1, [r7, #6]
    28c8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    28cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    28d0:	f107 0714 	add.w	r7, r7, #20
    28d4:	46bd      	mov	sp, r7
    28d6:	bc80      	pop	{r7}
    28d8:	4770      	bx	lr
    28da:	bf00      	nop

000028dc <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    28dc:	b580      	push	{r7, lr}
    28de:	b084      	sub	sp, #16
    28e0:	af00      	add	r7, sp, #0
    28e2:	4603      	mov	r3, r0
    28e4:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    28e6:	79fb      	ldrb	r3, [r7, #7]
    28e8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    28ea:	68fb      	ldr	r3, [r7, #12]
    28ec:	2b1f      	cmp	r3, #31
    28ee:	d900      	bls.n	28f2 <MSS_GPIO_enable_irq+0x16>
    28f0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    28f2:	68fb      	ldr	r3, [r7, #12]
    28f4:	2b1f      	cmp	r3, #31
    28f6:	d81e      	bhi.n	2936 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    28f8:	68fa      	ldr	r2, [r7, #12]
    28fa:	f64d 33fc 	movw	r3, #56316	; 0xdbfc
    28fe:	f2c0 0300 	movt	r3, #0
    2902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2906:	681b      	ldr	r3, [r3, #0]
    2908:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    290a:	68fa      	ldr	r2, [r7, #12]
    290c:	f64d 33fc 	movw	r3, #56316	; 0xdbfc
    2910:	f2c0 0300 	movt	r3, #0
    2914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2918:	68ba      	ldr	r2, [r7, #8]
    291a:	f042 0208 	orr.w	r2, r2, #8
    291e:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    2920:	68fa      	ldr	r2, [r7, #12]
    2922:	f64d 437c 	movw	r3, #56444	; 0xdc7c
    2926:	f2c0 0300 	movt	r3, #0
    292a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    292e:	b21b      	sxth	r3, r3
    2930:	4618      	mov	r0, r3
    2932:	f7ff ff25 	bl	2780 <NVIC_EnableIRQ>
    }
}
    2936:	f107 0710 	add.w	r7, r7, #16
    293a:	46bd      	mov	sp, r7
    293c:	bd80      	pop	{r7, pc}
    293e:	bf00      	nop

00002940 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    2940:	b580      	push	{r7, lr}
    2942:	b084      	sub	sp, #16
    2944:	af00      	add	r7, sp, #0
    2946:	4603      	mov	r3, r0
    2948:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    294a:	79fb      	ldrb	r3, [r7, #7]
    294c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    294e:	68fb      	ldr	r3, [r7, #12]
    2950:	2b1f      	cmp	r3, #31
    2952:	d900      	bls.n	2956 <MSS_GPIO_clear_irq+0x16>
    2954:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2956:	68fb      	ldr	r3, [r7, #12]
    2958:	2b1f      	cmp	r3, #31
    295a:	d815      	bhi.n	2988 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    295c:	f243 0300 	movw	r3, #12288	; 0x3000
    2960:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2964:	68fa      	ldr	r2, [r7, #12]
    2966:	f04f 0101 	mov.w	r1, #1
    296a:	fa01 f202 	lsl.w	r2, r1, r2
    296e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    2972:	68fa      	ldr	r2, [r7, #12]
    2974:	f64d 437c 	movw	r3, #56444	; 0xdc7c
    2978:	f2c0 0300 	movt	r3, #0
    297c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2980:	b21b      	sxth	r3, r3
    2982:	4618      	mov	r0, r3
    2984:	f7ff ff18 	bl	27b8 <NVIC_ClearPendingIRQ>
    }
}
    2988:	f107 0710 	add.w	r7, r7, #16
    298c:	46bd      	mov	sp, r7
    298e:	bd80      	pop	{r7, pc}

00002990 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    2990:	b480      	push	{r7}
    2992:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    2994:	46bd      	mov	sp, r7
    2996:	bc80      	pop	{r7}
    2998:	4770      	bx	lr
    299a:	bf00      	nop

0000299c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    299c:	b580      	push	{r7, lr}
    299e:	b08a      	sub	sp, #40	; 0x28
    29a0:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    29a2:	f64d 43bc 	movw	r3, #56508	; 0xdcbc
    29a6:	f2c0 0300 	movt	r3, #0
    29aa:	46bc      	mov	ip, r7
    29ac:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    29ae:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    29b2:	f242 0300 	movw	r3, #8192	; 0x2000
    29b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    29ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    29bc:	ea4f 0393 	mov.w	r3, r3, lsr #2
    29c0:	f003 0303 	and.w	r3, r3, #3
    29c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
    29cc:	4413      	add	r3, r2
    29ce:	f853 3c28 	ldr.w	r3, [r3, #-40]
    29d2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    29d4:	f242 0300 	movw	r3, #8192	; 0x2000
    29d8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    29dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    29de:	ea4f 1313 	mov.w	r3, r3, lsr #4
    29e2:	f003 0303 	and.w	r3, r3, #3
    29e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
    29ee:	4413      	add	r3, r2
    29f0:	f853 3c28 	ldr.w	r3, [r3, #-40]
    29f4:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    29f6:	f242 0300 	movw	r3, #8192	; 0x2000
    29fa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    29fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    2a00:	ea4f 1393 	mov.w	r3, r3, lsr #6
    2a04:	f003 0303 	and.w	r3, r3, #3
    2a08:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2a0c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    2a10:	4413      	add	r3, r2
    2a12:	f853 3c28 	ldr.w	r3, [r3, #-40]
    2a16:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    2a18:	f242 0300 	movw	r3, #8192	; 0x2000
    2a1c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    2a22:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2a26:	f003 031f 	and.w	r3, r3, #31
    2a2a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    2a2c:	f242 0300 	movw	r3, #8192	; 0x2000
    2a30:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    2a36:	ea4f 3353 	mov.w	r3, r3, lsr #13
    2a3a:	f003 0301 	and.w	r3, r3, #1
    2a3e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    2a40:	6a3b      	ldr	r3, [r7, #32]
    2a42:	f103 0301 	add.w	r3, r3, #1
    2a46:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    2a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2a4a:	2b00      	cmp	r3, #0
    2a4c:	d003      	beq.n	2a56 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    2a4e:	69fb      	ldr	r3, [r7, #28]
    2a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2a54:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    2a56:	f000 f849 	bl	2aec <GetSystemClock>
    2a5a:	4602      	mov	r2, r0
    2a5c:	f240 0310 	movw	r3, #16
    2a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a64:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    2a66:	f240 0310 	movw	r3, #16
    2a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a6e:	681a      	ldr	r2, [r3, #0]
    2a70:	693b      	ldr	r3, [r7, #16]
    2a72:	fbb2 f2f3 	udiv	r2, r2, r3
    2a76:	f240 0314 	movw	r3, #20
    2a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a7e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    2a80:	f240 0310 	movw	r3, #16
    2a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a88:	681a      	ldr	r2, [r3, #0]
    2a8a:	697b      	ldr	r3, [r7, #20]
    2a8c:	fbb2 f2f3 	udiv	r2, r2, r3
    2a90:	f240 0318 	movw	r3, #24
    2a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a98:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    2a9a:	f240 0310 	movw	r3, #16
    2a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aa2:	681a      	ldr	r2, [r3, #0]
    2aa4:	69bb      	ldr	r3, [r7, #24]
    2aa6:	fbb2 f2f3 	udiv	r2, r2, r3
    2aaa:	f240 031c 	movw	r3, #28
    2aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ab2:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    2ab4:	f240 0310 	movw	r3, #16
    2ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2abc:	681a      	ldr	r2, [r3, #0]
    2abe:	69fb      	ldr	r3, [r7, #28]
    2ac0:	fbb2 f2f3 	udiv	r2, r2, r3
    2ac4:	f240 0320 	movw	r3, #32
    2ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2acc:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    2ace:	f240 0310 	movw	r3, #16
    2ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ad6:	681a      	ldr	r2, [r3, #0]
    2ad8:	f240 030c 	movw	r3, #12
    2adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ae0:	601a      	str	r2, [r3, #0]
}
    2ae2:	f107 0728 	add.w	r7, r7, #40	; 0x28
    2ae6:	46bd      	mov	sp, r7
    2ae8:	bd80      	pop	{r7, pc}
    2aea:	bf00      	nop

00002aec <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    2aec:	b480      	push	{r7}
    2aee:	b08b      	sub	sp, #44	; 0x2c
    2af0:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    2af2:	f04f 0300 	mov.w	r3, #0
    2af6:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    2af8:	f640 031c 	movw	r3, #2076	; 0x81c
    2afc:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2b00:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    2b02:	f240 2330 	movw	r3, #560	; 0x230
    2b06:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2b0a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    2b0c:	68fb      	ldr	r3, [r7, #12]
    2b0e:	681b      	ldr	r3, [r3, #0]
    2b10:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    2b14:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    2b16:	693a      	ldr	r2, [r7, #16]
    2b18:	f241 13cf 	movw	r3, #4559	; 0x11cf
    2b1c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    2b20:	429a      	cmp	r2, r3
    2b22:	d108      	bne.n	2b36 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    2b24:	f64e 732c 	movw	r3, #61228	; 0xef2c
    2b28:	f2c6 0301 	movt	r3, #24577	; 0x6001
    2b2c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    2b2e:	697b      	ldr	r3, [r7, #20]
    2b30:	681b      	ldr	r3, [r3, #0]
    2b32:	607b      	str	r3, [r7, #4]
    2b34:	e03d      	b.n	2bb2 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    2b36:	68bb      	ldr	r3, [r7, #8]
    2b38:	681a      	ldr	r2, [r3, #0]
    2b3a:	f244 3341 	movw	r3, #17217	; 0x4341
    2b3e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    2b42:	429a      	cmp	r2, r3
    2b44:	d135      	bne.n	2bb2 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    2b46:	f640 0340 	movw	r3, #2112	; 0x840
    2b4a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2b4e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    2b50:	69bb      	ldr	r3, [r7, #24]
    2b52:	681b      	ldr	r3, [r3, #0]
    2b54:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    2b56:	69fb      	ldr	r3, [r7, #28]
    2b58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    2b5c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    2b5e:	69fa      	ldr	r2, [r7, #28]
    2b60:	f240 3300 	movw	r3, #768	; 0x300
    2b64:	f2c0 0301 	movt	r3, #1
    2b68:	429a      	cmp	r2, r3
    2b6a:	d922      	bls.n	2bb2 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    2b6c:	69fa      	ldr	r2, [r7, #28]
    2b6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2b72:	f2c0 0301 	movt	r3, #1
    2b76:	429a      	cmp	r2, r3
    2b78:	d808      	bhi.n	2b8c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    2b7a:	f241 632c 	movw	r3, #5676	; 0x162c
    2b7e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2b82:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    2b84:	6a3b      	ldr	r3, [r7, #32]
    2b86:	681b      	ldr	r3, [r3, #0]
    2b88:	607b      	str	r3, [r7, #4]
    2b8a:	e012      	b.n	2bb2 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    2b8c:	69fa      	ldr	r2, [r7, #28]
    2b8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2b92:	f2c0 0302 	movt	r3, #2
    2b96:	429a      	cmp	r2, r3
    2b98:	d808      	bhi.n	2bac <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    2b9a:	f641 63ac 	movw	r3, #7852	; 0x1eac
    2b9e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2ba2:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    2ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2ba6:	681b      	ldr	r3, [r3, #0]
    2ba8:	607b      	str	r3, [r7, #4]
    2baa:	e002      	b.n	2bb2 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    2bac:	f04f 0300 	mov.w	r3, #0
    2bb0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    2bb2:	687b      	ldr	r3, [r7, #4]
    2bb4:	2b00      	cmp	r3, #0
    2bb6:	d105      	bne.n	2bc4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    2bb8:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    2bba:	f647 0340 	movw	r3, #30784	; 0x7840
    2bbe:	f2c0 137d 	movt	r3, #381	; 0x17d
    2bc2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    2bc4:	687b      	ldr	r3, [r7, #4]
}
    2bc6:	4618      	mov	r0, r3
    2bc8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    2bcc:	46bd      	mov	sp, r7
    2bce:	bc80      	pop	{r7}
    2bd0:	4770      	bx	lr
    2bd2:	bf00      	nop

00002bd4 <__libc_init_array>:
    2bd4:	b570      	push	{r4, r5, r6, lr}
    2bd6:	f24e 06d4 	movw	r6, #57556	; 0xe0d4
    2bda:	f24e 05d4 	movw	r5, #57556	; 0xe0d4
    2bde:	f2c0 0600 	movt	r6, #0
    2be2:	f2c0 0500 	movt	r5, #0
    2be6:	1b76      	subs	r6, r6, r5
    2be8:	10b6      	asrs	r6, r6, #2
    2bea:	d006      	beq.n	2bfa <__libc_init_array+0x26>
    2bec:	2400      	movs	r4, #0
    2bee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2bf2:	3401      	adds	r4, #1
    2bf4:	4798      	blx	r3
    2bf6:	42a6      	cmp	r6, r4
    2bf8:	d8f9      	bhi.n	2bee <__libc_init_array+0x1a>
    2bfa:	f24e 05d4 	movw	r5, #57556	; 0xe0d4
    2bfe:	f24e 06d8 	movw	r6, #57560	; 0xe0d8
    2c02:	f2c0 0500 	movt	r5, #0
    2c06:	f2c0 0600 	movt	r6, #0
    2c0a:	1b76      	subs	r6, r6, r5
    2c0c:	f00b fa56 	bl	e0bc <_init>
    2c10:	10b6      	asrs	r6, r6, #2
    2c12:	d006      	beq.n	2c22 <__libc_init_array+0x4e>
    2c14:	2400      	movs	r4, #0
    2c16:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2c1a:	3401      	adds	r4, #1
    2c1c:	4798      	blx	r3
    2c1e:	42a6      	cmp	r6, r4
    2c20:	d8f9      	bhi.n	2c16 <__libc_init_array+0x42>
    2c22:	bd70      	pop	{r4, r5, r6, pc}

00002c24 <free>:
    2c24:	f240 0324 	movw	r3, #36	; 0x24
    2c28:	4601      	mov	r1, r0
    2c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c2e:	6818      	ldr	r0, [r3, #0]
    2c30:	f004 bd2e 	b.w	7690 <_free_r>

00002c34 <malloc>:
    2c34:	f240 0324 	movw	r3, #36	; 0x24
    2c38:	4601      	mov	r1, r0
    2c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c3e:	6818      	ldr	r0, [r3, #0]
    2c40:	f000 b800 	b.w	2c44 <_malloc_r>

00002c44 <_malloc_r>:
    2c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2c48:	f101 040b 	add.w	r4, r1, #11
    2c4c:	2c16      	cmp	r4, #22
    2c4e:	b083      	sub	sp, #12
    2c50:	4606      	mov	r6, r0
    2c52:	d82f      	bhi.n	2cb4 <_malloc_r+0x70>
    2c54:	2300      	movs	r3, #0
    2c56:	2410      	movs	r4, #16
    2c58:	428c      	cmp	r4, r1
    2c5a:	bf2c      	ite	cs
    2c5c:	4619      	movcs	r1, r3
    2c5e:	f043 0101 	orrcc.w	r1, r3, #1
    2c62:	2900      	cmp	r1, #0
    2c64:	d130      	bne.n	2cc8 <_malloc_r+0x84>
    2c66:	4630      	mov	r0, r6
    2c68:	f000 fb28 	bl	32bc <__malloc_lock>
    2c6c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    2c70:	d22e      	bcs.n	2cd0 <_malloc_r+0x8c>
    2c72:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    2c76:	f240 1518 	movw	r5, #280	; 0x118
    2c7a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    2c7e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    2c82:	68d3      	ldr	r3, [r2, #12]
    2c84:	4293      	cmp	r3, r2
    2c86:	f000 8206 	beq.w	3096 <_malloc_r+0x452>
    2c8a:	685a      	ldr	r2, [r3, #4]
    2c8c:	f103 0508 	add.w	r5, r3, #8
    2c90:	68d9      	ldr	r1, [r3, #12]
    2c92:	4630      	mov	r0, r6
    2c94:	f022 0c03 	bic.w	ip, r2, #3
    2c98:	689a      	ldr	r2, [r3, #8]
    2c9a:	4463      	add	r3, ip
    2c9c:	685c      	ldr	r4, [r3, #4]
    2c9e:	608a      	str	r2, [r1, #8]
    2ca0:	f044 0401 	orr.w	r4, r4, #1
    2ca4:	60d1      	str	r1, [r2, #12]
    2ca6:	605c      	str	r4, [r3, #4]
    2ca8:	f000 fb0a 	bl	32c0 <__malloc_unlock>
    2cac:	4628      	mov	r0, r5
    2cae:	b003      	add	sp, #12
    2cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2cb4:	f024 0407 	bic.w	r4, r4, #7
    2cb8:	0fe3      	lsrs	r3, r4, #31
    2cba:	428c      	cmp	r4, r1
    2cbc:	bf2c      	ite	cs
    2cbe:	4619      	movcs	r1, r3
    2cc0:	f043 0101 	orrcc.w	r1, r3, #1
    2cc4:	2900      	cmp	r1, #0
    2cc6:	d0ce      	beq.n	2c66 <_malloc_r+0x22>
    2cc8:	230c      	movs	r3, #12
    2cca:	2500      	movs	r5, #0
    2ccc:	6033      	str	r3, [r6, #0]
    2cce:	e7ed      	b.n	2cac <_malloc_r+0x68>
    2cd0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    2cd4:	bf04      	itt	eq
    2cd6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    2cda:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    2cde:	f040 8090 	bne.w	2e02 <_malloc_r+0x1be>
    2ce2:	f240 1518 	movw	r5, #280	; 0x118
    2ce6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    2cea:	1828      	adds	r0, r5, r0
    2cec:	68c3      	ldr	r3, [r0, #12]
    2cee:	4298      	cmp	r0, r3
    2cf0:	d106      	bne.n	2d00 <_malloc_r+0xbc>
    2cf2:	e00d      	b.n	2d10 <_malloc_r+0xcc>
    2cf4:	2a00      	cmp	r2, #0
    2cf6:	f280 816f 	bge.w	2fd8 <_malloc_r+0x394>
    2cfa:	68db      	ldr	r3, [r3, #12]
    2cfc:	4298      	cmp	r0, r3
    2cfe:	d007      	beq.n	2d10 <_malloc_r+0xcc>
    2d00:	6859      	ldr	r1, [r3, #4]
    2d02:	f021 0103 	bic.w	r1, r1, #3
    2d06:	1b0a      	subs	r2, r1, r4
    2d08:	2a0f      	cmp	r2, #15
    2d0a:	ddf3      	ble.n	2cf4 <_malloc_r+0xb0>
    2d0c:	f10e 3eff 	add.w	lr, lr, #4294967295
    2d10:	f10e 0e01 	add.w	lr, lr, #1
    2d14:	f240 1718 	movw	r7, #280	; 0x118
    2d18:	f2c2 0700 	movt	r7, #8192	; 0x2000
    2d1c:	f107 0108 	add.w	r1, r7, #8
    2d20:	688b      	ldr	r3, [r1, #8]
    2d22:	4299      	cmp	r1, r3
    2d24:	bf08      	it	eq
    2d26:	687a      	ldreq	r2, [r7, #4]
    2d28:	d026      	beq.n	2d78 <_malloc_r+0x134>
    2d2a:	685a      	ldr	r2, [r3, #4]
    2d2c:	f022 0c03 	bic.w	ip, r2, #3
    2d30:	ebc4 020c 	rsb	r2, r4, ip
    2d34:	2a0f      	cmp	r2, #15
    2d36:	f300 8194 	bgt.w	3062 <_malloc_r+0x41e>
    2d3a:	2a00      	cmp	r2, #0
    2d3c:	60c9      	str	r1, [r1, #12]
    2d3e:	6089      	str	r1, [r1, #8]
    2d40:	f280 8099 	bge.w	2e76 <_malloc_r+0x232>
    2d44:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    2d48:	f080 8165 	bcs.w	3016 <_malloc_r+0x3d2>
    2d4c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    2d50:	f04f 0a01 	mov.w	sl, #1
    2d54:	687a      	ldr	r2, [r7, #4]
    2d56:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    2d5a:	ea4f 0cac 	mov.w	ip, ip, asr #2
    2d5e:	fa0a fc0c 	lsl.w	ip, sl, ip
    2d62:	60d8      	str	r0, [r3, #12]
    2d64:	f8d0 8008 	ldr.w	r8, [r0, #8]
    2d68:	ea4c 0202 	orr.w	r2, ip, r2
    2d6c:	607a      	str	r2, [r7, #4]
    2d6e:	f8c3 8008 	str.w	r8, [r3, #8]
    2d72:	f8c8 300c 	str.w	r3, [r8, #12]
    2d76:	6083      	str	r3, [r0, #8]
    2d78:	f04f 0c01 	mov.w	ip, #1
    2d7c:	ea4f 03ae 	mov.w	r3, lr, asr #2
    2d80:	fa0c fc03 	lsl.w	ip, ip, r3
    2d84:	4594      	cmp	ip, r2
    2d86:	f200 8082 	bhi.w	2e8e <_malloc_r+0x24a>
    2d8a:	ea12 0f0c 	tst.w	r2, ip
    2d8e:	d108      	bne.n	2da2 <_malloc_r+0x15e>
    2d90:	f02e 0e03 	bic.w	lr, lr, #3
    2d94:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    2d98:	f10e 0e04 	add.w	lr, lr, #4
    2d9c:	ea12 0f0c 	tst.w	r2, ip
    2da0:	d0f8      	beq.n	2d94 <_malloc_r+0x150>
    2da2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    2da6:	46f2      	mov	sl, lr
    2da8:	46c8      	mov	r8, r9
    2daa:	f8d8 300c 	ldr.w	r3, [r8, #12]
    2dae:	4598      	cmp	r8, r3
    2db0:	d107      	bne.n	2dc2 <_malloc_r+0x17e>
    2db2:	e168      	b.n	3086 <_malloc_r+0x442>
    2db4:	2a00      	cmp	r2, #0
    2db6:	f280 8178 	bge.w	30aa <_malloc_r+0x466>
    2dba:	68db      	ldr	r3, [r3, #12]
    2dbc:	4598      	cmp	r8, r3
    2dbe:	f000 8162 	beq.w	3086 <_malloc_r+0x442>
    2dc2:	6858      	ldr	r0, [r3, #4]
    2dc4:	f020 0003 	bic.w	r0, r0, #3
    2dc8:	1b02      	subs	r2, r0, r4
    2dca:	2a0f      	cmp	r2, #15
    2dcc:	ddf2      	ble.n	2db4 <_malloc_r+0x170>
    2dce:	461d      	mov	r5, r3
    2dd0:	191f      	adds	r7, r3, r4
    2dd2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    2dd6:	f044 0e01 	orr.w	lr, r4, #1
    2dda:	f855 4f08 	ldr.w	r4, [r5, #8]!
    2dde:	4630      	mov	r0, r6
    2de0:	50ba      	str	r2, [r7, r2]
    2de2:	f042 0201 	orr.w	r2, r2, #1
    2de6:	f8c3 e004 	str.w	lr, [r3, #4]
    2dea:	f8cc 4008 	str.w	r4, [ip, #8]
    2dee:	f8c4 c00c 	str.w	ip, [r4, #12]
    2df2:	608f      	str	r7, [r1, #8]
    2df4:	60cf      	str	r7, [r1, #12]
    2df6:	607a      	str	r2, [r7, #4]
    2df8:	60b9      	str	r1, [r7, #8]
    2dfa:	60f9      	str	r1, [r7, #12]
    2dfc:	f000 fa60 	bl	32c0 <__malloc_unlock>
    2e00:	e754      	b.n	2cac <_malloc_r+0x68>
    2e02:	f1be 0f04 	cmp.w	lr, #4
    2e06:	bf9e      	ittt	ls
    2e08:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    2e0c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    2e10:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    2e14:	f67f af65 	bls.w	2ce2 <_malloc_r+0x9e>
    2e18:	f1be 0f14 	cmp.w	lr, #20
    2e1c:	bf9c      	itt	ls
    2e1e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    2e22:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    2e26:	f67f af5c 	bls.w	2ce2 <_malloc_r+0x9e>
    2e2a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    2e2e:	bf9e      	ittt	ls
    2e30:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    2e34:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    2e38:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    2e3c:	f67f af51 	bls.w	2ce2 <_malloc_r+0x9e>
    2e40:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    2e44:	bf9e      	ittt	ls
    2e46:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    2e4a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    2e4e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    2e52:	f67f af46 	bls.w	2ce2 <_malloc_r+0x9e>
    2e56:	f240 5354 	movw	r3, #1364	; 0x554
    2e5a:	459e      	cmp	lr, r3
    2e5c:	bf95      	itete	ls
    2e5e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    2e62:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    2e66:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    2e6a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    2e6e:	bf98      	it	ls
    2e70:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    2e74:	e735      	b.n	2ce2 <_malloc_r+0x9e>
    2e76:	eb03 020c 	add.w	r2, r3, ip
    2e7a:	f103 0508 	add.w	r5, r3, #8
    2e7e:	4630      	mov	r0, r6
    2e80:	6853      	ldr	r3, [r2, #4]
    2e82:	f043 0301 	orr.w	r3, r3, #1
    2e86:	6053      	str	r3, [r2, #4]
    2e88:	f000 fa1a 	bl	32c0 <__malloc_unlock>
    2e8c:	e70e      	b.n	2cac <_malloc_r+0x68>
    2e8e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    2e92:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2e96:	f023 0903 	bic.w	r9, r3, #3
    2e9a:	ebc4 0209 	rsb	r2, r4, r9
    2e9e:	454c      	cmp	r4, r9
    2ea0:	bf94      	ite	ls
    2ea2:	2300      	movls	r3, #0
    2ea4:	2301      	movhi	r3, #1
    2ea6:	2a0f      	cmp	r2, #15
    2ea8:	bfd8      	it	le
    2eaa:	f043 0301 	orrle.w	r3, r3, #1
    2eae:	2b00      	cmp	r3, #0
    2eb0:	f000 80a1 	beq.w	2ff6 <_malloc_r+0x3b2>
    2eb4:	f240 5b74 	movw	fp, #1396	; 0x574
    2eb8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    2ebc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    2ec0:	f8db 3000 	ldr.w	r3, [fp]
    2ec4:	3310      	adds	r3, #16
    2ec6:	191b      	adds	r3, r3, r4
    2ec8:	f1b2 3fff 	cmp.w	r2, #4294967295
    2ecc:	d006      	beq.n	2edc <_malloc_r+0x298>
    2ece:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    2ed2:	331f      	adds	r3, #31
    2ed4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    2ed8:	f023 031f 	bic.w	r3, r3, #31
    2edc:	4619      	mov	r1, r3
    2ede:	4630      	mov	r0, r6
    2ee0:	9301      	str	r3, [sp, #4]
    2ee2:	f000 fae9 	bl	34b8 <_sbrk_r>
    2ee6:	9b01      	ldr	r3, [sp, #4]
    2ee8:	f1b0 3fff 	cmp.w	r0, #4294967295
    2eec:	4682      	mov	sl, r0
    2eee:	f000 80f4 	beq.w	30da <_malloc_r+0x496>
    2ef2:	eb08 0109 	add.w	r1, r8, r9
    2ef6:	4281      	cmp	r1, r0
    2ef8:	f200 80ec 	bhi.w	30d4 <_malloc_r+0x490>
    2efc:	f8db 2004 	ldr.w	r2, [fp, #4]
    2f00:	189a      	adds	r2, r3, r2
    2f02:	4551      	cmp	r1, sl
    2f04:	f8cb 2004 	str.w	r2, [fp, #4]
    2f08:	f000 8145 	beq.w	3196 <_malloc_r+0x552>
    2f0c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    2f10:	f240 1018 	movw	r0, #280	; 0x118
    2f14:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f18:	f1b5 3fff 	cmp.w	r5, #4294967295
    2f1c:	bf08      	it	eq
    2f1e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    2f22:	d003      	beq.n	2f2c <_malloc_r+0x2e8>
    2f24:	4452      	add	r2, sl
    2f26:	1a51      	subs	r1, r2, r1
    2f28:	f8cb 1004 	str.w	r1, [fp, #4]
    2f2c:	f01a 0507 	ands.w	r5, sl, #7
    2f30:	4630      	mov	r0, r6
    2f32:	bf17      	itett	ne
    2f34:	f1c5 0508 	rsbne	r5, r5, #8
    2f38:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    2f3c:	44aa      	addne	sl, r5
    2f3e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    2f42:	4453      	add	r3, sl
    2f44:	051b      	lsls	r3, r3, #20
    2f46:	0d1b      	lsrs	r3, r3, #20
    2f48:	1aed      	subs	r5, r5, r3
    2f4a:	4629      	mov	r1, r5
    2f4c:	f000 fab4 	bl	34b8 <_sbrk_r>
    2f50:	f1b0 3fff 	cmp.w	r0, #4294967295
    2f54:	f000 812c 	beq.w	31b0 <_malloc_r+0x56c>
    2f58:	ebca 0100 	rsb	r1, sl, r0
    2f5c:	1949      	adds	r1, r1, r5
    2f5e:	f041 0101 	orr.w	r1, r1, #1
    2f62:	f8db 2004 	ldr.w	r2, [fp, #4]
    2f66:	f240 5374 	movw	r3, #1396	; 0x574
    2f6a:	f8c7 a008 	str.w	sl, [r7, #8]
    2f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f72:	18aa      	adds	r2, r5, r2
    2f74:	45b8      	cmp	r8, r7
    2f76:	f8cb 2004 	str.w	r2, [fp, #4]
    2f7a:	f8ca 1004 	str.w	r1, [sl, #4]
    2f7e:	d017      	beq.n	2fb0 <_malloc_r+0x36c>
    2f80:	f1b9 0f0f 	cmp.w	r9, #15
    2f84:	f240 80df 	bls.w	3146 <_malloc_r+0x502>
    2f88:	f1a9 010c 	sub.w	r1, r9, #12
    2f8c:	2505      	movs	r5, #5
    2f8e:	f021 0107 	bic.w	r1, r1, #7
    2f92:	eb08 0001 	add.w	r0, r8, r1
    2f96:	290f      	cmp	r1, #15
    2f98:	6085      	str	r5, [r0, #8]
    2f9a:	6045      	str	r5, [r0, #4]
    2f9c:	f8d8 0004 	ldr.w	r0, [r8, #4]
    2fa0:	f000 0001 	and.w	r0, r0, #1
    2fa4:	ea41 0000 	orr.w	r0, r1, r0
    2fa8:	f8c8 0004 	str.w	r0, [r8, #4]
    2fac:	f200 80ac 	bhi.w	3108 <_malloc_r+0x4c4>
    2fb0:	46d0      	mov	r8, sl
    2fb2:	f240 5374 	movw	r3, #1396	; 0x574
    2fb6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    2fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fbe:	428a      	cmp	r2, r1
    2fc0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    2fc4:	bf88      	it	hi
    2fc6:	62da      	strhi	r2, [r3, #44]	; 0x2c
    2fc8:	f240 5374 	movw	r3, #1396	; 0x574
    2fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fd0:	428a      	cmp	r2, r1
    2fd2:	bf88      	it	hi
    2fd4:	631a      	strhi	r2, [r3, #48]	; 0x30
    2fd6:	e082      	b.n	30de <_malloc_r+0x49a>
    2fd8:	185c      	adds	r4, r3, r1
    2fda:	689a      	ldr	r2, [r3, #8]
    2fdc:	68d9      	ldr	r1, [r3, #12]
    2fde:	4630      	mov	r0, r6
    2fe0:	6866      	ldr	r6, [r4, #4]
    2fe2:	f103 0508 	add.w	r5, r3, #8
    2fe6:	608a      	str	r2, [r1, #8]
    2fe8:	f046 0301 	orr.w	r3, r6, #1
    2fec:	60d1      	str	r1, [r2, #12]
    2fee:	6063      	str	r3, [r4, #4]
    2ff0:	f000 f966 	bl	32c0 <__malloc_unlock>
    2ff4:	e65a      	b.n	2cac <_malloc_r+0x68>
    2ff6:	eb08 0304 	add.w	r3, r8, r4
    2ffa:	f042 0201 	orr.w	r2, r2, #1
    2ffe:	f044 0401 	orr.w	r4, r4, #1
    3002:	4630      	mov	r0, r6
    3004:	f8c8 4004 	str.w	r4, [r8, #4]
    3008:	f108 0508 	add.w	r5, r8, #8
    300c:	605a      	str	r2, [r3, #4]
    300e:	60bb      	str	r3, [r7, #8]
    3010:	f000 f956 	bl	32c0 <__malloc_unlock>
    3014:	e64a      	b.n	2cac <_malloc_r+0x68>
    3016:	ea4f 225c 	mov.w	r2, ip, lsr #9
    301a:	2a04      	cmp	r2, #4
    301c:	d954      	bls.n	30c8 <_malloc_r+0x484>
    301e:	2a14      	cmp	r2, #20
    3020:	f200 8089 	bhi.w	3136 <_malloc_r+0x4f2>
    3024:	325b      	adds	r2, #91	; 0x5b
    3026:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    302a:	44a8      	add	r8, r5
    302c:	f240 1718 	movw	r7, #280	; 0x118
    3030:	f2c2 0700 	movt	r7, #8192	; 0x2000
    3034:	f8d8 0008 	ldr.w	r0, [r8, #8]
    3038:	4540      	cmp	r0, r8
    303a:	d103      	bne.n	3044 <_malloc_r+0x400>
    303c:	e06f      	b.n	311e <_malloc_r+0x4da>
    303e:	6880      	ldr	r0, [r0, #8]
    3040:	4580      	cmp	r8, r0
    3042:	d004      	beq.n	304e <_malloc_r+0x40a>
    3044:	6842      	ldr	r2, [r0, #4]
    3046:	f022 0203 	bic.w	r2, r2, #3
    304a:	4594      	cmp	ip, r2
    304c:	d3f7      	bcc.n	303e <_malloc_r+0x3fa>
    304e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    3052:	f8c3 c00c 	str.w	ip, [r3, #12]
    3056:	6098      	str	r0, [r3, #8]
    3058:	687a      	ldr	r2, [r7, #4]
    305a:	60c3      	str	r3, [r0, #12]
    305c:	f8cc 3008 	str.w	r3, [ip, #8]
    3060:	e68a      	b.n	2d78 <_malloc_r+0x134>
    3062:	191f      	adds	r7, r3, r4
    3064:	4630      	mov	r0, r6
    3066:	f044 0401 	orr.w	r4, r4, #1
    306a:	60cf      	str	r7, [r1, #12]
    306c:	605c      	str	r4, [r3, #4]
    306e:	f103 0508 	add.w	r5, r3, #8
    3072:	50ba      	str	r2, [r7, r2]
    3074:	f042 0201 	orr.w	r2, r2, #1
    3078:	608f      	str	r7, [r1, #8]
    307a:	607a      	str	r2, [r7, #4]
    307c:	60b9      	str	r1, [r7, #8]
    307e:	60f9      	str	r1, [r7, #12]
    3080:	f000 f91e 	bl	32c0 <__malloc_unlock>
    3084:	e612      	b.n	2cac <_malloc_r+0x68>
    3086:	f10a 0a01 	add.w	sl, sl, #1
    308a:	f01a 0f03 	tst.w	sl, #3
    308e:	d05f      	beq.n	3150 <_malloc_r+0x50c>
    3090:	f103 0808 	add.w	r8, r3, #8
    3094:	e689      	b.n	2daa <_malloc_r+0x166>
    3096:	f103 0208 	add.w	r2, r3, #8
    309a:	68d3      	ldr	r3, [r2, #12]
    309c:	429a      	cmp	r2, r3
    309e:	bf08      	it	eq
    30a0:	f10e 0e02 	addeq.w	lr, lr, #2
    30a4:	f43f ae36 	beq.w	2d14 <_malloc_r+0xd0>
    30a8:	e5ef      	b.n	2c8a <_malloc_r+0x46>
    30aa:	461d      	mov	r5, r3
    30ac:	1819      	adds	r1, r3, r0
    30ae:	68da      	ldr	r2, [r3, #12]
    30b0:	4630      	mov	r0, r6
    30b2:	f855 3f08 	ldr.w	r3, [r5, #8]!
    30b6:	684c      	ldr	r4, [r1, #4]
    30b8:	6093      	str	r3, [r2, #8]
    30ba:	f044 0401 	orr.w	r4, r4, #1
    30be:	60da      	str	r2, [r3, #12]
    30c0:	604c      	str	r4, [r1, #4]
    30c2:	f000 f8fd 	bl	32c0 <__malloc_unlock>
    30c6:	e5f1      	b.n	2cac <_malloc_r+0x68>
    30c8:	ea4f 129c 	mov.w	r2, ip, lsr #6
    30cc:	3238      	adds	r2, #56	; 0x38
    30ce:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    30d2:	e7aa      	b.n	302a <_malloc_r+0x3e6>
    30d4:	45b8      	cmp	r8, r7
    30d6:	f43f af11 	beq.w	2efc <_malloc_r+0x2b8>
    30da:	f8d7 8008 	ldr.w	r8, [r7, #8]
    30de:	f8d8 2004 	ldr.w	r2, [r8, #4]
    30e2:	f022 0203 	bic.w	r2, r2, #3
    30e6:	4294      	cmp	r4, r2
    30e8:	bf94      	ite	ls
    30ea:	2300      	movls	r3, #0
    30ec:	2301      	movhi	r3, #1
    30ee:	1b12      	subs	r2, r2, r4
    30f0:	2a0f      	cmp	r2, #15
    30f2:	bfd8      	it	le
    30f4:	f043 0301 	orrle.w	r3, r3, #1
    30f8:	2b00      	cmp	r3, #0
    30fa:	f43f af7c 	beq.w	2ff6 <_malloc_r+0x3b2>
    30fe:	4630      	mov	r0, r6
    3100:	2500      	movs	r5, #0
    3102:	f000 f8dd 	bl	32c0 <__malloc_unlock>
    3106:	e5d1      	b.n	2cac <_malloc_r+0x68>
    3108:	f108 0108 	add.w	r1, r8, #8
    310c:	4630      	mov	r0, r6
    310e:	9301      	str	r3, [sp, #4]
    3110:	f004 fabe 	bl	7690 <_free_r>
    3114:	9b01      	ldr	r3, [sp, #4]
    3116:	f8d7 8008 	ldr.w	r8, [r7, #8]
    311a:	685a      	ldr	r2, [r3, #4]
    311c:	e749      	b.n	2fb2 <_malloc_r+0x36e>
    311e:	f04f 0a01 	mov.w	sl, #1
    3122:	f8d7 8004 	ldr.w	r8, [r7, #4]
    3126:	1092      	asrs	r2, r2, #2
    3128:	4684      	mov	ip, r0
    312a:	fa0a f202 	lsl.w	r2, sl, r2
    312e:	ea48 0202 	orr.w	r2, r8, r2
    3132:	607a      	str	r2, [r7, #4]
    3134:	e78d      	b.n	3052 <_malloc_r+0x40e>
    3136:	2a54      	cmp	r2, #84	; 0x54
    3138:	d824      	bhi.n	3184 <_malloc_r+0x540>
    313a:	ea4f 321c 	mov.w	r2, ip, lsr #12
    313e:	326e      	adds	r2, #110	; 0x6e
    3140:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3144:	e771      	b.n	302a <_malloc_r+0x3e6>
    3146:	2301      	movs	r3, #1
    3148:	46d0      	mov	r8, sl
    314a:	f8ca 3004 	str.w	r3, [sl, #4]
    314e:	e7c6      	b.n	30de <_malloc_r+0x49a>
    3150:	464a      	mov	r2, r9
    3152:	f01e 0f03 	tst.w	lr, #3
    3156:	4613      	mov	r3, r2
    3158:	f10e 3eff 	add.w	lr, lr, #4294967295
    315c:	d033      	beq.n	31c6 <_malloc_r+0x582>
    315e:	f853 2908 	ldr.w	r2, [r3], #-8
    3162:	429a      	cmp	r2, r3
    3164:	d0f5      	beq.n	3152 <_malloc_r+0x50e>
    3166:	687b      	ldr	r3, [r7, #4]
    3168:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    316c:	459c      	cmp	ip, r3
    316e:	f63f ae8e 	bhi.w	2e8e <_malloc_r+0x24a>
    3172:	f1bc 0f00 	cmp.w	ip, #0
    3176:	f43f ae8a 	beq.w	2e8e <_malloc_r+0x24a>
    317a:	ea1c 0f03 	tst.w	ip, r3
    317e:	d027      	beq.n	31d0 <_malloc_r+0x58c>
    3180:	46d6      	mov	lr, sl
    3182:	e60e      	b.n	2da2 <_malloc_r+0x15e>
    3184:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    3188:	d815      	bhi.n	31b6 <_malloc_r+0x572>
    318a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    318e:	3277      	adds	r2, #119	; 0x77
    3190:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3194:	e749      	b.n	302a <_malloc_r+0x3e6>
    3196:	0508      	lsls	r0, r1, #20
    3198:	0d00      	lsrs	r0, r0, #20
    319a:	2800      	cmp	r0, #0
    319c:	f47f aeb6 	bne.w	2f0c <_malloc_r+0x2c8>
    31a0:	f8d7 8008 	ldr.w	r8, [r7, #8]
    31a4:	444b      	add	r3, r9
    31a6:	f043 0301 	orr.w	r3, r3, #1
    31aa:	f8c8 3004 	str.w	r3, [r8, #4]
    31ae:	e700      	b.n	2fb2 <_malloc_r+0x36e>
    31b0:	2101      	movs	r1, #1
    31b2:	2500      	movs	r5, #0
    31b4:	e6d5      	b.n	2f62 <_malloc_r+0x31e>
    31b6:	f240 5054 	movw	r0, #1364	; 0x554
    31ba:	4282      	cmp	r2, r0
    31bc:	d90d      	bls.n	31da <_malloc_r+0x596>
    31be:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    31c2:	227e      	movs	r2, #126	; 0x7e
    31c4:	e731      	b.n	302a <_malloc_r+0x3e6>
    31c6:	687b      	ldr	r3, [r7, #4]
    31c8:	ea23 030c 	bic.w	r3, r3, ip
    31cc:	607b      	str	r3, [r7, #4]
    31ce:	e7cb      	b.n	3168 <_malloc_r+0x524>
    31d0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    31d4:	f10a 0a04 	add.w	sl, sl, #4
    31d8:	e7cf      	b.n	317a <_malloc_r+0x536>
    31da:	ea4f 429c 	mov.w	r2, ip, lsr #18
    31de:	327c      	adds	r2, #124	; 0x7c
    31e0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    31e4:	e721      	b.n	302a <_malloc_r+0x3e6>
    31e6:	bf00      	nop

000031e8 <memset>:
    31e8:	2a03      	cmp	r2, #3
    31ea:	b2c9      	uxtb	r1, r1
    31ec:	b430      	push	{r4, r5}
    31ee:	d807      	bhi.n	3200 <memset+0x18>
    31f0:	b122      	cbz	r2, 31fc <memset+0x14>
    31f2:	2300      	movs	r3, #0
    31f4:	54c1      	strb	r1, [r0, r3]
    31f6:	3301      	adds	r3, #1
    31f8:	4293      	cmp	r3, r2
    31fa:	d1fb      	bne.n	31f4 <memset+0xc>
    31fc:	bc30      	pop	{r4, r5}
    31fe:	4770      	bx	lr
    3200:	eb00 0c02 	add.w	ip, r0, r2
    3204:	4603      	mov	r3, r0
    3206:	e001      	b.n	320c <memset+0x24>
    3208:	f803 1c01 	strb.w	r1, [r3, #-1]
    320c:	f003 0403 	and.w	r4, r3, #3
    3210:	461a      	mov	r2, r3
    3212:	3301      	adds	r3, #1
    3214:	2c00      	cmp	r4, #0
    3216:	d1f7      	bne.n	3208 <memset+0x20>
    3218:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    321c:	ebc2 040c 	rsb	r4, r2, ip
    3220:	fb03 f301 	mul.w	r3, r3, r1
    3224:	e01f      	b.n	3266 <memset+0x7e>
    3226:	f842 3c40 	str.w	r3, [r2, #-64]
    322a:	f842 3c3c 	str.w	r3, [r2, #-60]
    322e:	f842 3c38 	str.w	r3, [r2, #-56]
    3232:	f842 3c34 	str.w	r3, [r2, #-52]
    3236:	f842 3c30 	str.w	r3, [r2, #-48]
    323a:	f842 3c2c 	str.w	r3, [r2, #-44]
    323e:	f842 3c28 	str.w	r3, [r2, #-40]
    3242:	f842 3c24 	str.w	r3, [r2, #-36]
    3246:	f842 3c20 	str.w	r3, [r2, #-32]
    324a:	f842 3c1c 	str.w	r3, [r2, #-28]
    324e:	f842 3c18 	str.w	r3, [r2, #-24]
    3252:	f842 3c14 	str.w	r3, [r2, #-20]
    3256:	f842 3c10 	str.w	r3, [r2, #-16]
    325a:	f842 3c0c 	str.w	r3, [r2, #-12]
    325e:	f842 3c08 	str.w	r3, [r2, #-8]
    3262:	f842 3c04 	str.w	r3, [r2, #-4]
    3266:	4615      	mov	r5, r2
    3268:	3240      	adds	r2, #64	; 0x40
    326a:	2c3f      	cmp	r4, #63	; 0x3f
    326c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    3270:	dcd9      	bgt.n	3226 <memset+0x3e>
    3272:	462a      	mov	r2, r5
    3274:	ebc5 040c 	rsb	r4, r5, ip
    3278:	e007      	b.n	328a <memset+0xa2>
    327a:	f842 3c10 	str.w	r3, [r2, #-16]
    327e:	f842 3c0c 	str.w	r3, [r2, #-12]
    3282:	f842 3c08 	str.w	r3, [r2, #-8]
    3286:	f842 3c04 	str.w	r3, [r2, #-4]
    328a:	4615      	mov	r5, r2
    328c:	3210      	adds	r2, #16
    328e:	2c0f      	cmp	r4, #15
    3290:	f1a4 0410 	sub.w	r4, r4, #16
    3294:	dcf1      	bgt.n	327a <memset+0x92>
    3296:	462a      	mov	r2, r5
    3298:	ebc5 050c 	rsb	r5, r5, ip
    329c:	e001      	b.n	32a2 <memset+0xba>
    329e:	f842 3c04 	str.w	r3, [r2, #-4]
    32a2:	4614      	mov	r4, r2
    32a4:	3204      	adds	r2, #4
    32a6:	2d03      	cmp	r5, #3
    32a8:	f1a5 0504 	sub.w	r5, r5, #4
    32ac:	dcf7      	bgt.n	329e <memset+0xb6>
    32ae:	e001      	b.n	32b4 <memset+0xcc>
    32b0:	f804 1b01 	strb.w	r1, [r4], #1
    32b4:	4564      	cmp	r4, ip
    32b6:	d3fb      	bcc.n	32b0 <memset+0xc8>
    32b8:	e7a0      	b.n	31fc <memset+0x14>
    32ba:	bf00      	nop

000032bc <__malloc_lock>:
    32bc:	4770      	bx	lr
    32be:	bf00      	nop

000032c0 <__malloc_unlock>:
    32c0:	4770      	bx	lr
    32c2:	bf00      	nop

000032c4 <printf>:
    32c4:	b40f      	push	{r0, r1, r2, r3}
    32c6:	f240 0324 	movw	r3, #36	; 0x24
    32ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32ce:	b510      	push	{r4, lr}
    32d0:	681c      	ldr	r4, [r3, #0]
    32d2:	b082      	sub	sp, #8
    32d4:	b124      	cbz	r4, 32e0 <printf+0x1c>
    32d6:	69a3      	ldr	r3, [r4, #24]
    32d8:	b913      	cbnz	r3, 32e0 <printf+0x1c>
    32da:	4620      	mov	r0, r4
    32dc:	f004 f954 	bl	7588 <__sinit>
    32e0:	4620      	mov	r0, r4
    32e2:	ac05      	add	r4, sp, #20
    32e4:	9a04      	ldr	r2, [sp, #16]
    32e6:	4623      	mov	r3, r4
    32e8:	6881      	ldr	r1, [r0, #8]
    32ea:	9401      	str	r4, [sp, #4]
    32ec:	f001 faec 	bl	48c8 <_vfprintf_r>
    32f0:	b002      	add	sp, #8
    32f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    32f6:	b004      	add	sp, #16
    32f8:	4770      	bx	lr
    32fa:	bf00      	nop

000032fc <_printf_r>:
    32fc:	b40e      	push	{r1, r2, r3}
    32fe:	b510      	push	{r4, lr}
    3300:	4604      	mov	r4, r0
    3302:	b083      	sub	sp, #12
    3304:	b118      	cbz	r0, 330e <_printf_r+0x12>
    3306:	6983      	ldr	r3, [r0, #24]
    3308:	b90b      	cbnz	r3, 330e <_printf_r+0x12>
    330a:	f004 f93d 	bl	7588 <__sinit>
    330e:	4620      	mov	r0, r4
    3310:	ac06      	add	r4, sp, #24
    3312:	9a05      	ldr	r2, [sp, #20]
    3314:	4623      	mov	r3, r4
    3316:	6881      	ldr	r1, [r0, #8]
    3318:	9401      	str	r4, [sp, #4]
    331a:	f001 fad5 	bl	48c8 <_vfprintf_r>
    331e:	b003      	add	sp, #12
    3320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3324:	b003      	add	sp, #12
    3326:	4770      	bx	lr

00003328 <_puts_r>:
    3328:	b530      	push	{r4, r5, lr}
    332a:	4604      	mov	r4, r0
    332c:	b089      	sub	sp, #36	; 0x24
    332e:	4608      	mov	r0, r1
    3330:	460d      	mov	r5, r1
    3332:	f000 f931 	bl	3598 <strlen>
    3336:	f64d 43d4 	movw	r3, #56532	; 0xdcd4
    333a:	9501      	str	r5, [sp, #4]
    333c:	f2c0 0300 	movt	r3, #0
    3340:	9303      	str	r3, [sp, #12]
    3342:	9002      	str	r0, [sp, #8]
    3344:	1c43      	adds	r3, r0, #1
    3346:	9307      	str	r3, [sp, #28]
    3348:	2301      	movs	r3, #1
    334a:	9304      	str	r3, [sp, #16]
    334c:	ab01      	add	r3, sp, #4
    334e:	9305      	str	r3, [sp, #20]
    3350:	2302      	movs	r3, #2
    3352:	9306      	str	r3, [sp, #24]
    3354:	b10c      	cbz	r4, 335a <_puts_r+0x32>
    3356:	69a3      	ldr	r3, [r4, #24]
    3358:	b1eb      	cbz	r3, 3396 <_puts_r+0x6e>
    335a:	f240 0324 	movw	r3, #36	; 0x24
    335e:	4620      	mov	r0, r4
    3360:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3364:	681b      	ldr	r3, [r3, #0]
    3366:	689b      	ldr	r3, [r3, #8]
    3368:	899a      	ldrh	r2, [r3, #12]
    336a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    336e:	bf01      	itttt	eq
    3370:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    3374:	819a      	strheq	r2, [r3, #12]
    3376:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    3378:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    337c:	68a1      	ldr	r1, [r4, #8]
    337e:	bf08      	it	eq
    3380:	665a      	streq	r2, [r3, #100]	; 0x64
    3382:	aa05      	add	r2, sp, #20
    3384:	f004 fa64 	bl	7850 <__sfvwrite_r>
    3388:	2800      	cmp	r0, #0
    338a:	bf14      	ite	ne
    338c:	f04f 30ff 	movne.w	r0, #4294967295
    3390:	200a      	moveq	r0, #10
    3392:	b009      	add	sp, #36	; 0x24
    3394:	bd30      	pop	{r4, r5, pc}
    3396:	4620      	mov	r0, r4
    3398:	f004 f8f6 	bl	7588 <__sinit>
    339c:	e7dd      	b.n	335a <_puts_r+0x32>
    339e:	bf00      	nop

000033a0 <puts>:
    33a0:	f240 0324 	movw	r3, #36	; 0x24
    33a4:	4601      	mov	r1, r0
    33a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33aa:	6818      	ldr	r0, [r3, #0]
    33ac:	e7bc      	b.n	3328 <_puts_r>
    33ae:	bf00      	nop

000033b0 <rand>:
    33b0:	b538      	push	{r3, r4, r5, lr}
    33b2:	f240 0424 	movw	r4, #36	; 0x24
    33b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    33ba:	6825      	ldr	r5, [r4, #0]
    33bc:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    33be:	b1d8      	cbz	r0, 33f8 <rand+0x48>
    33c0:	6904      	ldr	r4, [r0, #16]
    33c2:	f24f 4c2d 	movw	ip, #62509	; 0xf42d
    33c6:	6945      	ldr	r5, [r0, #20]
    33c8:	f6c5 0c51 	movt	ip, #22609	; 0x5851
    33cc:	f647 712d 	movw	r1, #32557	; 0x7f2d
    33d0:	2201      	movs	r2, #1
    33d2:	f6c4 4195 	movt	r1, #19605	; 0x4c95
    33d6:	2300      	movs	r3, #0
    33d8:	fb04 fc0c 	mul.w	ip, r4, ip
    33dc:	fb05 cc01 	mla	ip, r5, r1, ip
    33e0:	fba1 4504 	umull	r4, r5, r1, r4
    33e4:	1912      	adds	r2, r2, r4
    33e6:	4465      	add	r5, ip
    33e8:	eb43 0305 	adc.w	r3, r3, r5
    33ec:	e9c0 2304 	strd	r2, r3, [r0, #16]
    33f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
    33f4:	4608      	mov	r0, r1
    33f6:	bd38      	pop	{r3, r4, r5, pc}
    33f8:	2018      	movs	r0, #24
    33fa:	f7ff fc1b 	bl	2c34 <malloc>
    33fe:	6824      	ldr	r4, [r4, #0]
    3400:	a313      	add	r3, pc, #76	; (adr r3, 3450 <rand+0xa0>)
    3402:	e9d3 2300 	ldrd	r2, r3, [r3]
    3406:	f24f 412d 	movw	r1, #62509	; 0xf42d
    340a:	f6c5 0151 	movt	r1, #22609	; 0x5851
    340e:	f241 2c34 	movw	ip, #4660	; 0x1234
    3412:	63a8      	str	r0, [r5, #56]	; 0x38
    3414:	f64a 35cd 	movw	r5, #43981	; 0xabcd
    3418:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    341a:	f243 340e 	movw	r4, #13070	; 0x330e
    341e:	8045      	strh	r5, [r0, #2]
    3420:	f64d 65ec 	movw	r5, #57068	; 0xdeec
    3424:	8004      	strh	r4, [r0, #0]
    3426:	f24e 646d 	movw	r4, #58989	; 0xe66d
    342a:	f8a0 c004 	strh.w	ip, [r0, #4]
    342e:	f04f 0c05 	mov.w	ip, #5
    3432:	80c4      	strh	r4, [r0, #6]
    3434:	f04f 040b 	mov.w	r4, #11
    3438:	8105      	strh	r5, [r0, #8]
    343a:	2500      	movs	r5, #0
    343c:	8184      	strh	r4, [r0, #12]
    343e:	2401      	movs	r4, #1
    3440:	f8a0 c00a 	strh.w	ip, [r0, #10]
    3444:	e9c0 4504 	strd	r4, r5, [r0, #16]
    3448:	e9c0 2304 	strd	r2, r3, [r0, #16]
    344c:	4608      	mov	r0, r1
    344e:	bd38      	pop	{r3, r4, r5, pc}
    3450:	4c957f2e 	.word	0x4c957f2e
    3454:	5851f42d 	.word	0x5851f42d

00003458 <srand>:
    3458:	b570      	push	{r4, r5, r6, lr}
    345a:	f240 0424 	movw	r4, #36	; 0x24
    345e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3462:	4606      	mov	r6, r0
    3464:	6825      	ldr	r5, [r4, #0]
    3466:	6bab      	ldr	r3, [r5, #56]	; 0x38
    3468:	b11b      	cbz	r3, 3472 <srand+0x1a>
    346a:	2200      	movs	r2, #0
    346c:	611e      	str	r6, [r3, #16]
    346e:	615a      	str	r2, [r3, #20]
    3470:	bd70      	pop	{r4, r5, r6, pc}
    3472:	2018      	movs	r0, #24
    3474:	f7ff fbde 	bl	2c34 <malloc>
    3478:	6823      	ldr	r3, [r4, #0]
    347a:	f64a 31cd 	movw	r1, #43981	; 0xabcd
    347e:	f241 2234 	movw	r2, #4660	; 0x1234
    3482:	63a8      	str	r0, [r5, #56]	; 0x38
    3484:	f243 300e 	movw	r0, #13070	; 0x330e
    3488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    348a:	8018      	strh	r0, [r3, #0]
    348c:	f24e 606d 	movw	r0, #58989	; 0xe66d
    3490:	8059      	strh	r1, [r3, #2]
    3492:	f64d 61ec 	movw	r1, #57068	; 0xdeec
    3496:	809a      	strh	r2, [r3, #4]
    3498:	f04f 0205 	mov.w	r2, #5
    349c:	80d8      	strh	r0, [r3, #6]
    349e:	f04f 000b 	mov.w	r0, #11
    34a2:	8119      	strh	r1, [r3, #8]
    34a4:	2100      	movs	r1, #0
    34a6:	815a      	strh	r2, [r3, #10]
    34a8:	2200      	movs	r2, #0
    34aa:	8198      	strh	r0, [r3, #12]
    34ac:	2001      	movs	r0, #1
    34ae:	e9c3 0104 	strd	r0, r1, [r3, #16]
    34b2:	611e      	str	r6, [r3, #16]
    34b4:	615a      	str	r2, [r3, #20]
    34b6:	bd70      	pop	{r4, r5, r6, pc}

000034b8 <_sbrk_r>:
    34b8:	b538      	push	{r3, r4, r5, lr}
    34ba:	f240 7408 	movw	r4, #1800	; 0x708
    34be:	f2c2 0400 	movt	r4, #8192	; 0x2000
    34c2:	4605      	mov	r5, r0
    34c4:	4608      	mov	r0, r1
    34c6:	2300      	movs	r3, #0
    34c8:	6023      	str	r3, [r4, #0]
    34ca:	f7fd ffa5 	bl	1418 <_sbrk>
    34ce:	f1b0 3fff 	cmp.w	r0, #4294967295
    34d2:	d000      	beq.n	34d6 <_sbrk_r+0x1e>
    34d4:	bd38      	pop	{r3, r4, r5, pc}
    34d6:	6823      	ldr	r3, [r4, #0]
    34d8:	2b00      	cmp	r3, #0
    34da:	d0fb      	beq.n	34d4 <_sbrk_r+0x1c>
    34dc:	602b      	str	r3, [r5, #0]
    34de:	bd38      	pop	{r3, r4, r5, pc}

000034e0 <eofread>:
    34e0:	2000      	movs	r0, #0
    34e2:	4770      	bx	lr

000034e4 <_sscanf_r>:
    34e4:	b40c      	push	{r2, r3}
    34e6:	f44f 7301 	mov.w	r3, #516	; 0x204
    34ea:	b5f0      	push	{r4, r5, r6, r7, lr}
    34ec:	b09d      	sub	sp, #116	; 0x74
    34ee:	ac22      	add	r4, sp, #136	; 0x88
    34f0:	4605      	mov	r5, r0
    34f2:	4608      	mov	r0, r1
    34f4:	f8ad 3010 	strh.w	r3, [sp, #16]
    34f8:	f854 7b04 	ldr.w	r7, [r4], #4
    34fc:	9101      	str	r1, [sp, #4]
    34fe:	9105      	str	r1, [sp, #20]
    3500:	f000 f84a 	bl	3598 <strlen>
    3504:	463a      	mov	r2, r7
    3506:	4623      	mov	r3, r4
    3508:	a901      	add	r1, sp, #4
    350a:	f04f 3cff 	mov.w	ip, #4294967295
    350e:	941b      	str	r4, [sp, #108]	; 0x6c
    3510:	f8ad c012 	strh.w	ip, [sp, #18]
    3514:	4606      	mov	r6, r0
    3516:	4628      	mov	r0, r5
    3518:	f243 45e1 	movw	r5, #13537	; 0x34e1
    351c:	9606      	str	r6, [sp, #24]
    351e:	f2c0 0500 	movt	r5, #0
    3522:	9602      	str	r6, [sp, #8]
    3524:	950a      	str	r5, [sp, #40]	; 0x28
    3526:	2500      	movs	r5, #0
    3528:	9513      	str	r5, [sp, #76]	; 0x4c
    352a:	950e      	str	r5, [sp, #56]	; 0x38
    352c:	f000 f8ca 	bl	36c4 <__ssvfscanf_r>
    3530:	b01d      	add	sp, #116	; 0x74
    3532:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    3536:	b002      	add	sp, #8
    3538:	4770      	bx	lr
    353a:	bf00      	nop

0000353c <sscanf>:
    353c:	b40e      	push	{r1, r2, r3}
    353e:	f44f 7301 	mov.w	r3, #516	; 0x204
    3542:	b570      	push	{r4, r5, r6, lr}
    3544:	b09d      	sub	sp, #116	; 0x74
    3546:	ac21      	add	r4, sp, #132	; 0x84
    3548:	f8ad 3010 	strh.w	r3, [sp, #16]
    354c:	f854 5b04 	ldr.w	r5, [r4], #4
    3550:	9005      	str	r0, [sp, #20]
    3552:	9001      	str	r0, [sp, #4]
    3554:	f000 f820 	bl	3598 <strlen>
    3558:	f240 0124 	movw	r1, #36	; 0x24
    355c:	462a      	mov	r2, r5
    355e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3562:	4623      	mov	r3, r4
    3564:	f243 45e1 	movw	r5, #13537	; 0x34e1
    3568:	f04f 3cff 	mov.w	ip, #4294967295
    356c:	f2c0 0500 	movt	r5, #0
    3570:	f8ad c012 	strh.w	ip, [sp, #18]
    3574:	950a      	str	r5, [sp, #40]	; 0x28
    3576:	2500      	movs	r5, #0
    3578:	941b      	str	r4, [sp, #108]	; 0x6c
    357a:	9513      	str	r5, [sp, #76]	; 0x4c
    357c:	950e      	str	r5, [sp, #56]	; 0x38
    357e:	4606      	mov	r6, r0
    3580:	6808      	ldr	r0, [r1, #0]
    3582:	a901      	add	r1, sp, #4
    3584:	9606      	str	r6, [sp, #24]
    3586:	9602      	str	r6, [sp, #8]
    3588:	f000 f89c 	bl	36c4 <__ssvfscanf_r>
    358c:	b01d      	add	sp, #116	; 0x74
    358e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3592:	b003      	add	sp, #12
    3594:	4770      	bx	lr
    3596:	bf00      	nop

00003598 <strlen>:
    3598:	f020 0103 	bic.w	r1, r0, #3
    359c:	f010 0003 	ands.w	r0, r0, #3
    35a0:	f1c0 0000 	rsb	r0, r0, #0
    35a4:	f851 3b04 	ldr.w	r3, [r1], #4
    35a8:	f100 0c04 	add.w	ip, r0, #4
    35ac:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    35b0:	f06f 0200 	mvn.w	r2, #0
    35b4:	bf1c      	itt	ne
    35b6:	fa22 f20c 	lsrne.w	r2, r2, ip
    35ba:	4313      	orrne	r3, r2
    35bc:	f04f 0c01 	mov.w	ip, #1
    35c0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    35c4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    35c8:	eba3 020c 	sub.w	r2, r3, ip
    35cc:	ea22 0203 	bic.w	r2, r2, r3
    35d0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    35d4:	bf04      	itt	eq
    35d6:	f851 3b04 	ldreq.w	r3, [r1], #4
    35da:	3004      	addeq	r0, #4
    35dc:	d0f4      	beq.n	35c8 <strlen+0x30>
    35de:	f013 0fff 	tst.w	r3, #255	; 0xff
    35e2:	bf1f      	itttt	ne
    35e4:	3001      	addne	r0, #1
    35e6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    35ea:	3001      	addne	r0, #1
    35ec:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    35f0:	bf18      	it	ne
    35f2:	3001      	addne	r0, #1
    35f4:	4770      	bx	lr
    35f6:	bf00      	nop

000035f8 <__ssrefill_r>:
    35f8:	b510      	push	{r4, lr}
    35fa:	460c      	mov	r4, r1
    35fc:	6b49      	ldr	r1, [r1, #52]	; 0x34
    35fe:	b169      	cbz	r1, 361c <__ssrefill_r+0x24>
    3600:	f104 0344 	add.w	r3, r4, #68	; 0x44
    3604:	4299      	cmp	r1, r3
    3606:	d001      	beq.n	360c <__ssrefill_r+0x14>
    3608:	f004 f842 	bl	7690 <_free_r>
    360c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    360e:	2000      	movs	r0, #0
    3610:	6360      	str	r0, [r4, #52]	; 0x34
    3612:	6063      	str	r3, [r4, #4]
    3614:	b113      	cbz	r3, 361c <__ssrefill_r+0x24>
    3616:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3618:	6023      	str	r3, [r4, #0]
    361a:	bd10      	pop	{r4, pc}
    361c:	6922      	ldr	r2, [r4, #16]
    361e:	2100      	movs	r1, #0
    3620:	89a3      	ldrh	r3, [r4, #12]
    3622:	f04f 30ff 	mov.w	r0, #4294967295
    3626:	6061      	str	r1, [r4, #4]
    3628:	f043 0320 	orr.w	r3, r3, #32
    362c:	6022      	str	r2, [r4, #0]
    362e:	81a3      	strh	r3, [r4, #12]
    3630:	bd10      	pop	{r4, pc}
    3632:	bf00      	nop

00003634 <_sungetc_r>:
    3634:	f1b1 3fff 	cmp.w	r1, #4294967295
    3638:	b530      	push	{r4, r5, lr}
    363a:	b083      	sub	sp, #12
    363c:	d014      	beq.n	3668 <_sungetc_r+0x34>
    363e:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    3642:	b2cc      	uxtb	r4, r1
    3644:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3646:	f02c 0120 	bic.w	r1, ip, #32
    364a:	8191      	strh	r1, [r2, #12]
    364c:	b17b      	cbz	r3, 366e <_sungetc_r+0x3a>
    364e:	6851      	ldr	r1, [r2, #4]
    3650:	6b93      	ldr	r3, [r2, #56]	; 0x38
    3652:	4299      	cmp	r1, r3
    3654:	da2c      	bge.n	36b0 <_sungetc_r+0x7c>
    3656:	6813      	ldr	r3, [r2, #0]
    3658:	4621      	mov	r1, r4
    365a:	1e58      	subs	r0, r3, #1
    365c:	6010      	str	r0, [r2, #0]
    365e:	f803 4c01 	strb.w	r4, [r3, #-1]
    3662:	6853      	ldr	r3, [r2, #4]
    3664:	3301      	adds	r3, #1
    3666:	6053      	str	r3, [r2, #4]
    3668:	4608      	mov	r0, r1
    366a:	b003      	add	sp, #12
    366c:	bd30      	pop	{r4, r5, pc}
    366e:	6913      	ldr	r3, [r2, #16]
    3670:	b1e3      	cbz	r3, 36ac <_sungetc_r+0x78>
    3672:	6810      	ldr	r0, [r2, #0]
    3674:	4283      	cmp	r3, r0
    3676:	d204      	bcs.n	3682 <_sungetc_r+0x4e>
    3678:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    367c:	1e43      	subs	r3, r0, #1
    367e:	42a1      	cmp	r1, r4
    3680:	d00f      	beq.n	36a2 <_sungetc_r+0x6e>
    3682:	6855      	ldr	r5, [r2, #4]
    3684:	4613      	mov	r3, r2
    3686:	63d0      	str	r0, [r2, #60]	; 0x3c
    3688:	4621      	mov	r1, r4
    368a:	f102 0044 	add.w	r0, r2, #68	; 0x44
    368e:	f803 4f46 	strb.w	r4, [r3, #70]!
    3692:	6350      	str	r0, [r2, #52]	; 0x34
    3694:	2003      	movs	r0, #3
    3696:	6415      	str	r5, [r2, #64]	; 0x40
    3698:	6390      	str	r0, [r2, #56]	; 0x38
    369a:	2001      	movs	r0, #1
    369c:	6013      	str	r3, [r2, #0]
    369e:	6050      	str	r0, [r2, #4]
    36a0:	e7e2      	b.n	3668 <_sungetc_r+0x34>
    36a2:	6850      	ldr	r0, [r2, #4]
    36a4:	6013      	str	r3, [r2, #0]
    36a6:	1c43      	adds	r3, r0, #1
    36a8:	6053      	str	r3, [r2, #4]
    36aa:	e7dd      	b.n	3668 <_sungetc_r+0x34>
    36ac:	6810      	ldr	r0, [r2, #0]
    36ae:	e7e8      	b.n	3682 <_sungetc_r+0x4e>
    36b0:	4611      	mov	r1, r2
    36b2:	9201      	str	r2, [sp, #4]
    36b4:	f001 f81c 	bl	46f0 <__submore>
    36b8:	9a01      	ldr	r2, [sp, #4]
    36ba:	2800      	cmp	r0, #0
    36bc:	d0cb      	beq.n	3656 <_sungetc_r+0x22>
    36be:	f04f 31ff 	mov.w	r1, #4294967295
    36c2:	e7d1      	b.n	3668 <_sungetc_r+0x34>

000036c4 <__ssvfscanf_r>:
    36c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36c8:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    36cc:	460c      	mov	r4, r1
    36ce:	4617      	mov	r7, r2
    36d0:	4680      	mov	r8, r0
    36d2:	9309      	str	r3, [sp, #36]	; 0x24
    36d4:	f003 fea4 	bl	7420 <__sfp_lock_acquire>
    36d8:	89a3      	ldrh	r3, [r4, #12]
    36da:	f240 5130 	movw	r1, #1328	; 0x530
    36de:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    36e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    36e6:	bf02      	ittt	eq
    36e8:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    36ec:	81a3      	strheq	r3, [r4, #12]
    36ee:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    36f0:	910d      	str	r1, [sp, #52]	; 0x34
    36f2:	bf04      	itt	eq
    36f4:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    36f8:	6663      	streq	r3, [r4, #100]	; 0x64
    36fa:	2000      	movs	r0, #0
    36fc:	aa67      	add	r2, sp, #412	; 0x19c
    36fe:	4605      	mov	r5, r0
    3700:	3203      	adds	r2, #3
    3702:	900a      	str	r0, [sp, #40]	; 0x28
    3704:	900c      	str	r0, [sp, #48]	; 0x30
    3706:	900b      	str	r0, [sp, #44]	; 0x2c
    3708:	9203      	str	r2, [sp, #12]
    370a:	783a      	ldrb	r2, [r7, #0]
    370c:	92ad      	str	r2, [sp, #692]	; 0x2b4
    370e:	b33a      	cbz	r2, 3760 <__ssvfscanf_r+0x9c>
    3710:	f240 562c 	movw	r6, #1324	; 0x52c
    3714:	3701      	adds	r7, #1
    3716:	f2c2 0600 	movt	r6, #8192	; 0x2000
    371a:	6833      	ldr	r3, [r6, #0]
    371c:	1899      	adds	r1, r3, r2
    371e:	f891 9001 	ldrb.w	r9, [r1, #1]
    3722:	f019 0908 	ands.w	r9, r9, #8
    3726:	d023      	beq.n	3770 <__ssvfscanf_r+0xac>
    3728:	6863      	ldr	r3, [r4, #4]
    372a:	e00d      	b.n	3748 <__ssvfscanf_r+0x84>
    372c:	6823      	ldr	r3, [r4, #0]
    372e:	6831      	ldr	r1, [r6, #0]
    3730:	1c5a      	adds	r2, r3, #1
    3732:	781b      	ldrb	r3, [r3, #0]
    3734:	185b      	adds	r3, r3, r1
    3736:	785b      	ldrb	r3, [r3, #1]
    3738:	f013 0f08 	tst.w	r3, #8
    373c:	d0e5      	beq.n	370a <__ssvfscanf_r+0x46>
    373e:	6863      	ldr	r3, [r4, #4]
    3740:	3501      	adds	r5, #1
    3742:	6022      	str	r2, [r4, #0]
    3744:	3b01      	subs	r3, #1
    3746:	6063      	str	r3, [r4, #4]
    3748:	2b00      	cmp	r3, #0
    374a:	dcef      	bgt.n	372c <__ssvfscanf_r+0x68>
    374c:	4640      	mov	r0, r8
    374e:	4621      	mov	r1, r4
    3750:	f7ff ff52 	bl	35f8 <__ssrefill_r>
    3754:	2800      	cmp	r0, #0
    3756:	d0e9      	beq.n	372c <__ssvfscanf_r+0x68>
    3758:	783a      	ldrb	r2, [r7, #0]
    375a:	92ad      	str	r2, [sp, #692]	; 0x2b4
    375c:	2a00      	cmp	r2, #0
    375e:	d1d7      	bne.n	3710 <__ssvfscanf_r+0x4c>
    3760:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3762:	f003 fe5f 	bl	7424 <__sfp_lock_release>
    3766:	4628      	mov	r0, r5
    3768:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    376c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3770:	2a25      	cmp	r2, #37	; 0x25
    3772:	d010      	beq.n	3796 <__ssvfscanf_r+0xd2>
    3774:	6863      	ldr	r3, [r4, #4]
    3776:	2b00      	cmp	r3, #0
    3778:	f340 810a 	ble.w	3990 <__ssvfscanf_r+0x2cc>
    377c:	6823      	ldr	r3, [r4, #0]
    377e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    3782:	7819      	ldrb	r1, [r3, #0]
    3784:	4291      	cmp	r1, r2
    3786:	d1eb      	bne.n	3760 <__ssvfscanf_r+0x9c>
    3788:	6862      	ldr	r2, [r4, #4]
    378a:	3301      	adds	r3, #1
    378c:	3501      	adds	r5, #1
    378e:	6023      	str	r3, [r4, #0]
    3790:	1e53      	subs	r3, r2, #1
    3792:	6063      	str	r3, [r4, #4]
    3794:	e7b9      	b.n	370a <__ssvfscanf_r+0x46>
    3796:	783a      	ldrb	r2, [r7, #0]
    3798:	46cb      	mov	fp, r9
    379a:	210a      	movs	r1, #10
    379c:	3701      	adds	r7, #1
    379e:	2a78      	cmp	r2, #120	; 0x78
    37a0:	f200 83c4 	bhi.w	3f2c <__ssvfscanf_r+0x868>
    37a4:	f20f 0c04 	addw	ip, pc, #4
    37a8:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    37ac:	00003f51 	.word	0x00003f51
    37b0:	00003f2d 	.word	0x00003f2d
    37b4:	00003f2d 	.word	0x00003f2d
    37b8:	00003f2d 	.word	0x00003f2d
    37bc:	00003f2d 	.word	0x00003f2d
    37c0:	00003f2d 	.word	0x00003f2d
    37c4:	00003f2d 	.word	0x00003f2d
    37c8:	00003f2d 	.word	0x00003f2d
    37cc:	00003f2d 	.word	0x00003f2d
    37d0:	00003f2d 	.word	0x00003f2d
    37d4:	00003f2d 	.word	0x00003f2d
    37d8:	00003f2d 	.word	0x00003f2d
    37dc:	00003f2d 	.word	0x00003f2d
    37e0:	00003f2d 	.word	0x00003f2d
    37e4:	00003f2d 	.word	0x00003f2d
    37e8:	00003f2d 	.word	0x00003f2d
    37ec:	00003f2d 	.word	0x00003f2d
    37f0:	00003f2d 	.word	0x00003f2d
    37f4:	00003f2d 	.word	0x00003f2d
    37f8:	00003f2d 	.word	0x00003f2d
    37fc:	00003f2d 	.word	0x00003f2d
    3800:	00003f2d 	.word	0x00003f2d
    3804:	00003f2d 	.word	0x00003f2d
    3808:	00003f2d 	.word	0x00003f2d
    380c:	00003f2d 	.word	0x00003f2d
    3810:	00003f2d 	.word	0x00003f2d
    3814:	00003f2d 	.word	0x00003f2d
    3818:	00003f2d 	.word	0x00003f2d
    381c:	00003f2d 	.word	0x00003f2d
    3820:	00003f2d 	.word	0x00003f2d
    3824:	00003f2d 	.word	0x00003f2d
    3828:	00003f2d 	.word	0x00003f2d
    382c:	00003f2d 	.word	0x00003f2d
    3830:	00003f2d 	.word	0x00003f2d
    3834:	00003f2d 	.word	0x00003f2d
    3838:	00003f2d 	.word	0x00003f2d
    383c:	00003f2d 	.word	0x00003f2d
    3840:	00003775 	.word	0x00003775
    3844:	00003f2d 	.word	0x00003f2d
    3848:	00003f2d 	.word	0x00003f2d
    384c:	00003f2d 	.word	0x00003f2d
    3850:	00003f2d 	.word	0x00003f2d
    3854:	00003f5b 	.word	0x00003f5b
    3858:	00003f2d 	.word	0x00003f2d
    385c:	00003f2d 	.word	0x00003f2d
    3860:	00003f2d 	.word	0x00003f2d
    3864:	00003f2d 	.word	0x00003f2d
    3868:	00003f2d 	.word	0x00003f2d
    386c:	00003f63 	.word	0x00003f63
    3870:	00003f63 	.word	0x00003f63
    3874:	00003f63 	.word	0x00003f63
    3878:	00003f63 	.word	0x00003f63
    387c:	00003f63 	.word	0x00003f63
    3880:	00003f63 	.word	0x00003f63
    3884:	00003f63 	.word	0x00003f63
    3888:	00003f63 	.word	0x00003f63
    388c:	00003f63 	.word	0x00003f63
    3890:	00003f63 	.word	0x00003f63
    3894:	00003f2d 	.word	0x00003f2d
    3898:	00003f2d 	.word	0x00003f2d
    389c:	00003f2d 	.word	0x00003f2d
    38a0:	00003f2d 	.word	0x00003f2d
    38a4:	00003f2d 	.word	0x00003f2d
    38a8:	00003f2d 	.word	0x00003f2d
    38ac:	00003f2d 	.word	0x00003f2d
    38b0:	00003f2d 	.word	0x00003f2d
    38b4:	00003f2d 	.word	0x00003f2d
    38b8:	00003f2d 	.word	0x00003f2d
    38bc:	000039b7 	.word	0x000039b7
    38c0:	00003f71 	.word	0x00003f71
    38c4:	00003f2d 	.word	0x00003f2d
    38c8:	00003f71 	.word	0x00003f71
    38cc:	00003f2d 	.word	0x00003f2d
    38d0:	00003f2d 	.word	0x00003f2d
    38d4:	00003f2d 	.word	0x00003f2d
    38d8:	00003f2d 	.word	0x00003f2d
    38dc:	00003f79 	.word	0x00003f79
    38e0:	00003f2d 	.word	0x00003f2d
    38e4:	00003f2d 	.word	0x00003f2d
    38e8:	00003f81 	.word	0x00003f81
    38ec:	00003f2d 	.word	0x00003f2d
    38f0:	00003f2d 	.word	0x00003f2d
    38f4:	00003f2d 	.word	0x00003f2d
    38f8:	00003f2d 	.word	0x00003f2d
    38fc:	00003f2d 	.word	0x00003f2d
    3900:	00003f2d 	.word	0x00003f2d
    3904:	00003f2d 	.word	0x00003f2d
    3908:	00003f2d 	.word	0x00003f2d
    390c:	00003f9b 	.word	0x00003f9b
    3910:	00003f2d 	.word	0x00003f2d
    3914:	00003f2d 	.word	0x00003f2d
    3918:	00003fb9 	.word	0x00003fb9
    391c:	00003f2d 	.word	0x00003f2d
    3920:	00003f2d 	.word	0x00003f2d
    3924:	00003f2d 	.word	0x00003f2d
    3928:	00003f2d 	.word	0x00003f2d
    392c:	00003f2d 	.word	0x00003f2d
    3930:	00003f2d 	.word	0x00003f2d
    3934:	00003f2d 	.word	0x00003f2d
    3938:	00003fcf 	.word	0x00003fcf
    393c:	000039bb 	.word	0x000039bb
    3940:	00003f71 	.word	0x00003f71
    3944:	00003f71 	.word	0x00003f71
    3948:	00003f71 	.word	0x00003f71
    394c:	00003e91 	.word	0x00003e91
    3950:	00003e99 	.word	0x00003e99
    3954:	00003f2d 	.word	0x00003f2d
    3958:	00003f2d 	.word	0x00003f2d
    395c:	00003eaf 	.word	0x00003eaf
    3960:	00003f2d 	.word	0x00003f2d
    3964:	00003ec3 	.word	0x00003ec3
    3968:	00003edf 	.word	0x00003edf
    396c:	00003ef5 	.word	0x00003ef5
    3970:	00003f2d 	.word	0x00003f2d
    3974:	00003f2d 	.word	0x00003f2d
    3978:	00003f0f 	.word	0x00003f0f
    397c:	00003f2d 	.word	0x00003f2d
    3980:	00003f17 	.word	0x00003f17
    3984:	00003f2d 	.word	0x00003f2d
    3988:	00003f2d 	.word	0x00003f2d
    398c:	00003f9b 	.word	0x00003f9b
    3990:	4640      	mov	r0, r8
    3992:	4621      	mov	r1, r4
    3994:	f7ff fe30 	bl	35f8 <__ssrefill_r>
    3998:	2800      	cmp	r0, #0
    399a:	f43f aeef 	beq.w	377c <__ssvfscanf_r+0xb8>
    399e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    39a0:	f003 fd40 	bl	7424 <__sfp_lock_release>
    39a4:	b125      	cbz	r5, 39b0 <__ssvfscanf_r+0x2ec>
    39a6:	89a3      	ldrh	r3, [r4, #12]
    39a8:	f013 0f40 	tst.w	r3, #64	; 0x40
    39ac:	f43f aedb 	beq.w	3766 <__ssvfscanf_r+0xa2>
    39b0:	f04f 35ff 	mov.w	r5, #4294967295
    39b4:	e6d7      	b.n	3766 <__ssvfscanf_r+0xa2>
    39b6:	f049 0901 	orr.w	r9, r9, #1
    39ba:	46da      	mov	sl, fp
    39bc:	f24a 12c1 	movw	r2, #41409	; 0xa1c1
    39c0:	f2c0 0200 	movt	r2, #0
    39c4:	230a      	movs	r3, #10
    39c6:	f04f 0c03 	mov.w	ip, #3
    39ca:	920b      	str	r2, [sp, #44]	; 0x2c
    39cc:	930a      	str	r3, [sp, #40]	; 0x28
    39ce:	f8cd c020 	str.w	ip, [sp, #32]
    39d2:	6863      	ldr	r3, [r4, #4]
    39d4:	2b00      	cmp	r3, #0
    39d6:	f340 824a 	ble.w	3e6e <__ssvfscanf_r+0x7aa>
    39da:	f019 0f40 	tst.w	r9, #64	; 0x40
    39de:	bf08      	it	eq
    39e0:	6823      	ldreq	r3, [r4, #0]
    39e2:	d012      	beq.n	3a0a <__ssvfscanf_r+0x346>
    39e4:	9a08      	ldr	r2, [sp, #32]
    39e6:	1e53      	subs	r3, r2, #1
    39e8:	2b03      	cmp	r3, #3
    39ea:	f200 80d7 	bhi.w	3b9c <__ssvfscanf_r+0x4d8>
    39ee:	e8df f013 	tbh	[pc, r3, lsl #1]
    39f2:	01aa      	.short	0x01aa
    39f4:	001d0094 	.word	0x001d0094
    39f8:	0136      	.short	0x0136
    39fa:	4640      	mov	r0, r8
    39fc:	4621      	mov	r1, r4
    39fe:	f7ff fdfb 	bl	35f8 <__ssrefill_r>
    3a02:	2800      	cmp	r0, #0
    3a04:	d1cb      	bne.n	399e <__ssvfscanf_r+0x2da>
    3a06:	6823      	ldr	r3, [r4, #0]
    3a08:	3501      	adds	r5, #1
    3a0a:	7819      	ldrb	r1, [r3, #0]
    3a0c:	3301      	adds	r3, #1
    3a0e:	6832      	ldr	r2, [r6, #0]
    3a10:	188a      	adds	r2, r1, r2
    3a12:	7852      	ldrb	r2, [r2, #1]
    3a14:	f012 0f08 	tst.w	r2, #8
    3a18:	d0e4      	beq.n	39e4 <__ssvfscanf_r+0x320>
    3a1a:	6862      	ldr	r2, [r4, #4]
    3a1c:	3a01      	subs	r2, #1
    3a1e:	6062      	str	r2, [r4, #4]
    3a20:	2a00      	cmp	r2, #0
    3a22:	bfc8      	it	gt
    3a24:	6023      	strgt	r3, [r4, #0]
    3a26:	dde8      	ble.n	39fa <__ssvfscanf_r+0x336>
    3a28:	3501      	adds	r5, #1
    3a2a:	e7ee      	b.n	3a0a <__ssvfscanf_r+0x346>
    3a2c:	f10b 33ff 	add.w	r3, fp, #4294967295
    3a30:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    3a34:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    3a38:	f64d 43d8 	movw	r3, #56536	; 0xdcd8
    3a3c:	bf88      	it	hi
    3a3e:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    3a42:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    3a46:	f2c0 0300 	movt	r3, #0
    3a4a:	970e      	str	r7, [sp, #56]	; 0x38
    3a4c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    3a4e:	bf92      	itee	ls
    3a50:	f04f 0b00 	movls.w	fp, #0
    3a54:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    3a58:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    3a5c:	462a      	mov	r2, r5
    3a5e:	2600      	movs	r6, #0
    3a60:	464d      	mov	r5, r9
    3a62:	9608      	str	r6, [sp, #32]
    3a64:	4699      	mov	r9, r3
    3a66:	4666      	mov	r6, ip
    3a68:	f8d4 c000 	ldr.w	ip, [r4]
    3a6c:	f89c 0000 	ldrb.w	r0, [ip]
    3a70:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    3a74:	294d      	cmp	r1, #77	; 0x4d
    3a76:	f200 81a7 	bhi.w	3dc8 <__ssvfscanf_r+0x704>
    3a7a:	e8df f011 	tbh	[pc, r1, lsl #1]
    3a7e:	01c7      	.short	0x01c7
    3a80:	01c701a5 	.word	0x01c701a5
    3a84:	01a501a5 	.word	0x01a501a5
    3a88:	01cd01d2 	.word	0x01cd01d2
    3a8c:	01cd01cd 	.word	0x01cd01cd
    3a90:	01cd01cd 	.word	0x01cd01cd
    3a94:	01cd01cd 	.word	0x01cd01cd
    3a98:	01f101f1 	.word	0x01f101f1
    3a9c:	01a501a5 	.word	0x01a501a5
    3aa0:	01a501a5 	.word	0x01a501a5
    3aa4:	01a501a5 	.word	0x01a501a5
    3aa8:	01ec01a5 	.word	0x01ec01a5
    3aac:	01ec01ec 	.word	0x01ec01ec
    3ab0:	01ec01ec 	.word	0x01ec01ec
    3ab4:	01a501ec 	.word	0x01a501ec
    3ab8:	01a501a5 	.word	0x01a501a5
    3abc:	01a501a5 	.word	0x01a501a5
    3ac0:	01a501a5 	.word	0x01a501a5
    3ac4:	01a501a5 	.word	0x01a501a5
    3ac8:	01a501a5 	.word	0x01a501a5
    3acc:	01a501a5 	.word	0x01a501a5
    3ad0:	01a501a5 	.word	0x01a501a5
    3ad4:	01a501a5 	.word	0x01a501a5
    3ad8:	01a5018c 	.word	0x01a5018c
    3adc:	01a501a5 	.word	0x01a501a5
    3ae0:	01a501a5 	.word	0x01a501a5
    3ae4:	01a501a5 	.word	0x01a501a5
    3ae8:	01ec01a5 	.word	0x01ec01a5
    3aec:	01ec01ec 	.word	0x01ec01ec
    3af0:	01ec01ec 	.word	0x01ec01ec
    3af4:	01a501ec 	.word	0x01a501ec
    3af8:	01a501a5 	.word	0x01a501a5
    3afc:	01a501a5 	.word	0x01a501a5
    3b00:	01a501a5 	.word	0x01a501a5
    3b04:	01a501a5 	.word	0x01a501a5
    3b08:	01a501a5 	.word	0x01a501a5
    3b0c:	01a501a5 	.word	0x01a501a5
    3b10:	01a501a5 	.word	0x01a501a5
    3b14:	01a501a5 	.word	0x01a501a5
    3b18:	018c      	.short	0x018c
    3b1a:	f1bb 0f00 	cmp.w	fp, #0
    3b1e:	bf14      	ite	ne
    3b20:	46da      	movne	sl, fp
    3b22:	f04f 3aff 	moveq.w	sl, #4294967295
    3b26:	f019 0301 	ands.w	r3, r9, #1
    3b2a:	f000 83ed 	beq.w	4308 <__ssvfscanf_r+0xc44>
    3b2e:	f019 0010 	ands.w	r0, r9, #16
    3b32:	9008      	str	r0, [sp, #32]
    3b34:	bf18      	it	ne
    3b36:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    3b3a:	d104      	bne.n	3b46 <__ssvfscanf_r+0x482>
    3b3c:	9909      	ldr	r1, [sp, #36]	; 0x24
    3b3e:	f8d1 b000 	ldr.w	fp, [r1]
    3b42:	3104      	adds	r1, #4
    3b44:	9109      	str	r1, [sp, #36]	; 0x24
    3b46:	463b      	mov	r3, r7
    3b48:	f04f 0900 	mov.w	r9, #0
    3b4c:	462f      	mov	r7, r5
    3b4e:	465d      	mov	r5, fp
    3b50:	469b      	mov	fp, r3
    3b52:	960e      	str	r6, [sp, #56]	; 0x38
    3b54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3b56:	6822      	ldr	r2, [r4, #0]
    3b58:	6819      	ldr	r1, [r3, #0]
    3b5a:	7813      	ldrb	r3, [r2, #0]
    3b5c:	1859      	adds	r1, r3, r1
    3b5e:	7849      	ldrb	r1, [r1, #1]
    3b60:	f081 0108 	eor.w	r1, r1, #8
    3b64:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    3b68:	f1ba 0f00 	cmp.w	sl, #0
    3b6c:	bf0c      	ite	eq
    3b6e:	2100      	moveq	r1, #0
    3b70:	f001 0101 	andne.w	r1, r1, #1
    3b74:	2900      	cmp	r1, #0
    3b76:	f040 8446 	bne.w	4406 <__ssvfscanf_r+0xd42>
    3b7a:	465b      	mov	r3, fp
    3b7c:	46ab      	mov	fp, r5
    3b7e:	463d      	mov	r5, r7
    3b80:	461f      	mov	r7, r3
    3b82:	9e08      	ldr	r6, [sp, #32]
    3b84:	2e00      	cmp	r6, #0
    3b86:	f47f adc0 	bne.w	370a <__ssvfscanf_r+0x46>
    3b8a:	f8cb 6000 	str.w	r6, [fp]
    3b8e:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    3b92:	f10c 0c01 	add.w	ip, ip, #1
    3b96:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    3b9a:	e5b6      	b.n	370a <__ssvfscanf_r+0x46>
    3b9c:	f1bb 0f00 	cmp.w	fp, #0
    3ba0:	bf14      	ite	ne
    3ba2:	46da      	movne	sl, fp
    3ba4:	f04f 0a01 	moveq.w	sl, #1
    3ba8:	f019 0601 	ands.w	r6, r9, #1
    3bac:	f000 835a 	beq.w	4264 <__ssvfscanf_r+0xba0>
    3bb0:	f019 0010 	ands.w	r0, r9, #16
    3bb4:	9008      	str	r0, [sp, #32]
    3bb6:	bf18      	it	ne
    3bb8:	f04f 0900 	movne.w	r9, #0
    3bbc:	d104      	bne.n	3bc8 <__ssvfscanf_r+0x504>
    3bbe:	9909      	ldr	r1, [sp, #36]	; 0x24
    3bc0:	f8d1 9000 	ldr.w	r9, [r1]
    3bc4:	3104      	adds	r1, #4
    3bc6:	9109      	str	r1, [sp, #36]	; 0x24
    3bc8:	462b      	mov	r3, r5
    3bca:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    3bce:	46c1      	mov	r9, r8
    3bd0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    3bd4:	4655      	mov	r5, sl
    3bd6:	2600      	movs	r6, #0
    3bd8:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    3bdc:	469a      	mov	sl, r3
    3bde:	970e      	str	r7, [sp, #56]	; 0x38
    3be0:	f8d8 3000 	ldr.w	r3, [r8]
    3be4:	429e      	cmp	r6, r3
    3be6:	f43f aeda 	beq.w	399e <__ssvfscanf_r+0x2da>
    3bea:	6823      	ldr	r3, [r4, #0]
    3bec:	2100      	movs	r1, #0
    3bee:	f8d4 e004 	ldr.w	lr, [r4, #4]
    3bf2:	2208      	movs	r2, #8
    3bf4:	a8ab      	add	r0, sp, #684	; 0x2ac
    3bf6:	afab      	add	r7, sp, #684	; 0x2ac
    3bf8:	f813 cb01 	ldrb.w	ip, [r3], #1
    3bfc:	f10e 3eff 	add.w	lr, lr, #4294967295
    3c00:	f8c4 e004 	str.w	lr, [r4, #4]
    3c04:	f80b c006 	strb.w	ip, [fp, r6]
    3c08:	3601      	adds	r6, #1
    3c0a:	6023      	str	r3, [r4, #0]
    3c0c:	f7ff faec 	bl	31e8 <memset>
    3c10:	4648      	mov	r0, r9
    3c12:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3c14:	465a      	mov	r2, fp
    3c16:	4633      	mov	r3, r6
    3c18:	9700      	str	r7, [sp, #0]
    3c1a:	f004 f8b9 	bl	7d90 <_mbrtowc_r>
    3c1e:	f1b0 3fff 	cmp.w	r0, #4294967295
    3c22:	f43f aebc 	beq.w	399e <__ssvfscanf_r+0x2da>
    3c26:	2800      	cmp	r0, #0
    3c28:	f040 83b9 	bne.w	439e <__ssvfscanf_r+0xcda>
    3c2c:	9808      	ldr	r0, [sp, #32]
    3c2e:	b908      	cbnz	r0, 3c34 <__ssvfscanf_r+0x570>
    3c30:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3c32:	6008      	str	r0, [r1, #0]
    3c34:	9a08      	ldr	r2, [sp, #32]
    3c36:	44b2      	add	sl, r6
    3c38:	3d01      	subs	r5, #1
    3c3a:	2a00      	cmp	r2, #0
    3c3c:	f000 83b9 	beq.w	43b2 <__ssvfscanf_r+0xcee>
    3c40:	2600      	movs	r6, #0
    3c42:	6863      	ldr	r3, [r4, #4]
    3c44:	2b00      	cmp	r3, #0
    3c46:	f340 8350 	ble.w	42ea <__ssvfscanf_r+0xc26>
    3c4a:	2d00      	cmp	r5, #0
    3c4c:	d1c8      	bne.n	3be0 <__ssvfscanf_r+0x51c>
    3c4e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    3c50:	4655      	mov	r5, sl
    3c52:	46c8      	mov	r8, r9
    3c54:	9e08      	ldr	r6, [sp, #32]
    3c56:	2e00      	cmp	r6, #0
    3c58:	f47f ad57 	bne.w	370a <__ssvfscanf_r+0x46>
    3c5c:	e797      	b.n	3b8e <__ssvfscanf_r+0x4ca>
    3c5e:	f10b 33ff 	add.w	r3, fp, #4294967295
    3c62:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    3c66:	f200 82f7 	bhi.w	4258 <__ssvfscanf_r+0xb94>
    3c6a:	2200      	movs	r2, #0
    3c6c:	f04f 0b00 	mov.w	fp, #0
    3c70:	4641      	mov	r1, r8
    3c72:	9711      	str	r7, [sp, #68]	; 0x44
    3c74:	4690      	mov	r8, r2
    3c76:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    3c7a:	ae13      	add	r6, sp, #76	; 0x4c
    3c7c:	465b      	mov	r3, fp
    3c7e:	465f      	mov	r7, fp
    3c80:	460a      	mov	r2, r1
    3c82:	f8cd b020 	str.w	fp, [sp, #32]
    3c86:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    3c8a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    3c8e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    3c92:	f8d4 e000 	ldr.w	lr, [r4]
    3c96:	f89e 0000 	ldrb.w	r0, [lr]
    3c9a:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    3c9e:	294e      	cmp	r1, #78	; 0x4e
    3ca0:	f200 81d6 	bhi.w	4050 <__ssvfscanf_r+0x98c>
    3ca4:	e8df f011 	tbh	[pc, r1, lsl #1]
    3ca8:	01d4025d 	.word	0x01d4025d
    3cac:	0255025d 	.word	0x0255025d
    3cb0:	024501d4 	.word	0x024501d4
    3cb4:	01be01be 	.word	0x01be01be
    3cb8:	01be01be 	.word	0x01be01be
    3cbc:	01be01be 	.word	0x01be01be
    3cc0:	01be01be 	.word	0x01be01be
    3cc4:	01d401be 	.word	0x01d401be
    3cc8:	01d401d4 	.word	0x01d401d4
    3ccc:	01d401d4 	.word	0x01d401d4
    3cd0:	01d401d4 	.word	0x01d401d4
    3cd4:	01d402d3 	.word	0x01d402d3
    3cd8:	01d401d4 	.word	0x01d401d4
    3cdc:	02b302ba 	.word	0x02b302ba
    3ce0:	01d401d4 	.word	0x01d401d4
    3ce4:	01d40296 	.word	0x01d40296
    3ce8:	01d401d4 	.word	0x01d401d4
    3cec:	026b01d4 	.word	0x026b01d4
    3cf0:	01d401d4 	.word	0x01d401d4
    3cf4:	01d401d4 	.word	0x01d401d4
    3cf8:	026401d4 	.word	0x026401d4
    3cfc:	01d401d4 	.word	0x01d401d4
    3d00:	01d401d4 	.word	0x01d401d4
    3d04:	01d4028f 	.word	0x01d4028f
    3d08:	01d401d4 	.word	0x01d401d4
    3d0c:	01d401d4 	.word	0x01d401d4
    3d10:	01d401d4 	.word	0x01d401d4
    3d14:	01d402d3 	.word	0x01d402d3
    3d18:	01d401d4 	.word	0x01d401d4
    3d1c:	02b302ba 	.word	0x02b302ba
    3d20:	01d401d4 	.word	0x01d401d4
    3d24:	01d40296 	.word	0x01d40296
    3d28:	01d401d4 	.word	0x01d401d4
    3d2c:	026b01d4 	.word	0x026b01d4
    3d30:	01d401d4 	.word	0x01d401d4
    3d34:	01d401d4 	.word	0x01d401d4
    3d38:	026401d4 	.word	0x026401d4
    3d3c:	01d401d4 	.word	0x01d401d4
    3d40:	01d401d4 	.word	0x01d401d4
    3d44:	028f      	.short	0x028f
    3d46:	f1bb 0f00 	cmp.w	fp, #0
    3d4a:	bf14      	ite	ne
    3d4c:	46da      	movne	sl, fp
    3d4e:	f04f 3aff 	moveq.w	sl, #4294967295
    3d52:	f019 0f10 	tst.w	r9, #16
    3d56:	f000 8140 	beq.w	3fda <__ssvfscanf_r+0x916>
    3d5a:	6823      	ldr	r3, [r4, #0]
    3d5c:	2600      	movs	r6, #0
    3d5e:	781a      	ldrb	r2, [r3, #0]
    3d60:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    3d64:	3301      	adds	r3, #1
    3d66:	f81c 2002 	ldrb.w	r2, [ip, r2]
    3d6a:	2a00      	cmp	r2, #0
    3d6c:	f000 83b8 	beq.w	44e0 <__ssvfscanf_r+0xe1c>
    3d70:	6862      	ldr	r2, [r4, #4]
    3d72:	3601      	adds	r6, #1
    3d74:	6023      	str	r3, [r4, #0]
    3d76:	3a01      	subs	r2, #1
    3d78:	45b2      	cmp	sl, r6
    3d7a:	6062      	str	r2, [r4, #4]
    3d7c:	f000 82b2 	beq.w	42e4 <__ssvfscanf_r+0xc20>
    3d80:	2a00      	cmp	r2, #0
    3d82:	dcec      	bgt.n	3d5e <__ssvfscanf_r+0x69a>
    3d84:	4640      	mov	r0, r8
    3d86:	4621      	mov	r1, r4
    3d88:	f7ff fc36 	bl	35f8 <__ssrefill_r>
    3d8c:	2800      	cmp	r0, #0
    3d8e:	f040 82a9 	bne.w	42e4 <__ssvfscanf_r+0xc20>
    3d92:	6823      	ldr	r3, [r4, #0]
    3d94:	e7e3      	b.n	3d5e <__ssvfscanf_r+0x69a>
    3d96:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    3d9a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    3d9e:	d113      	bne.n	3dc8 <__ssvfscanf_r+0x704>
    3da0:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    3da4:	2710      	movs	r7, #16
    3da6:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    3daa:	f805 0b01 	strb.w	r0, [r5], #1
    3dae:	6861      	ldr	r1, [r4, #4]
    3db0:	3901      	subs	r1, #1
    3db2:	6061      	str	r1, [r4, #4]
    3db4:	2900      	cmp	r1, #0
    3db6:	bfc4      	itt	gt
    3db8:	f10c 0101 	addgt.w	r1, ip, #1
    3dbc:	6021      	strgt	r1, [r4, #0]
    3dbe:	dd5e      	ble.n	3e7e <__ssvfscanf_r+0x7ba>
    3dc0:	f1ba 0a01 	subs.w	sl, sl, #1
    3dc4:	f47f ae50 	bne.w	3a68 <__ssvfscanf_r+0x3a4>
    3dc8:	f416 7f80 	tst.w	r6, #256	; 0x100
    3dcc:	46a9      	mov	r9, r5
    3dce:	970a      	str	r7, [sp, #40]	; 0x28
    3dd0:	46b4      	mov	ip, r6
    3dd2:	4615      	mov	r5, r2
    3dd4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    3dd6:	d00f      	beq.n	3df8 <__ssvfscanf_r+0x734>
    3dd8:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    3ddc:	45ca      	cmp	sl, r9
    3dde:	d208      	bcs.n	3df2 <__ssvfscanf_r+0x72e>
    3de0:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    3de4:	4640      	mov	r0, r8
    3de6:	4622      	mov	r2, r4
    3de8:	9607      	str	r6, [sp, #28]
    3dea:	f7ff fc23 	bl	3634 <_sungetc_r>
    3dee:	f8dd c01c 	ldr.w	ip, [sp, #28]
    3df2:	45ca      	cmp	sl, r9
    3df4:	f43f acb4 	beq.w	3760 <__ssvfscanf_r+0x9c>
    3df8:	f01c 0210 	ands.w	r2, ip, #16
    3dfc:	f000 8354 	beq.w	44a8 <__ssvfscanf_r+0xde4>
    3e00:	ab13      	add	r3, sp, #76	; 0x4c
    3e02:	9808      	ldr	r0, [sp, #32]
    3e04:	1aed      	subs	r5, r5, r3
    3e06:	182d      	adds	r5, r5, r0
    3e08:	444d      	add	r5, r9
    3e0a:	e47e      	b.n	370a <__ssvfscanf_r+0x46>
    3e0c:	f016 0f80 	tst.w	r6, #128	; 0x80
    3e10:	d0da      	beq.n	3dc8 <__ssvfscanf_r+0x704>
    3e12:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    3e16:	e7c8      	b.n	3daa <__ssvfscanf_r+0x6e6>
    3e18:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    3e1c:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    3e20:	e7c3      	b.n	3daa <__ssvfscanf_r+0x6e6>
    3e22:	f416 6f00 	tst.w	r6, #2048	; 0x800
    3e26:	d0c0      	beq.n	3daa <__ssvfscanf_r+0x6e6>
    3e28:	b917      	cbnz	r7, 3e30 <__ssvfscanf_r+0x76c>
    3e2a:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    3e2e:	3708      	adds	r7, #8
    3e30:	f416 6f80 	tst.w	r6, #1024	; 0x400
    3e34:	bf18      	it	ne
    3e36:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    3e3a:	d1b6      	bne.n	3daa <__ssvfscanf_r+0x6e6>
    3e3c:	f1bb 0f00 	cmp.w	fp, #0
    3e40:	d003      	beq.n	3e4a <__ssvfscanf_r+0x786>
    3e42:	f10b 3bff 	add.w	fp, fp, #4294967295
    3e46:	f10a 0a01 	add.w	sl, sl, #1
    3e4a:	9808      	ldr	r0, [sp, #32]
    3e4c:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    3e50:	3001      	adds	r0, #1
    3e52:	9008      	str	r0, [sp, #32]
    3e54:	e7ab      	b.n	3dae <__ssvfscanf_r+0x6ea>
    3e56:	2f0a      	cmp	r7, #10
    3e58:	ddb6      	ble.n	3dc8 <__ssvfscanf_r+0x704>
    3e5a:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    3e5e:	e7a4      	b.n	3daa <__ssvfscanf_r+0x6e6>
    3e60:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    3e64:	2f08      	cmp	r7, #8
    3e66:	ddaf      	ble.n	3dc8 <__ssvfscanf_r+0x704>
    3e68:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    3e6c:	e79d      	b.n	3daa <__ssvfscanf_r+0x6e6>
    3e6e:	4640      	mov	r0, r8
    3e70:	4621      	mov	r1, r4
    3e72:	f7ff fbc1 	bl	35f8 <__ssrefill_r>
    3e76:	2800      	cmp	r0, #0
    3e78:	f43f adaf 	beq.w	39da <__ssvfscanf_r+0x316>
    3e7c:	e58f      	b.n	399e <__ssvfscanf_r+0x2da>
    3e7e:	4640      	mov	r0, r8
    3e80:	4621      	mov	r1, r4
    3e82:	9207      	str	r2, [sp, #28]
    3e84:	f7ff fbb8 	bl	35f8 <__ssrefill_r>
    3e88:	9a07      	ldr	r2, [sp, #28]
    3e8a:	2800      	cmp	r0, #0
    3e8c:	d098      	beq.n	3dc0 <__ssvfscanf_r+0x6fc>
    3e8e:	e79b      	b.n	3dc8 <__ssvfscanf_r+0x704>
    3e90:	f049 0904 	orr.w	r9, r9, #4
    3e94:	783a      	ldrb	r2, [r7, #0]
    3e96:	e481      	b.n	379c <__ssvfscanf_r+0xd8>
    3e98:	f24a 10c1 	movw	r0, #41409	; 0xa1c1
    3e9c:	2100      	movs	r1, #0
    3e9e:	f2c0 0000 	movt	r0, #0
    3ea2:	2203      	movs	r2, #3
    3ea4:	46da      	mov	sl, fp
    3ea6:	900b      	str	r0, [sp, #44]	; 0x2c
    3ea8:	910a      	str	r1, [sp, #40]	; 0x28
    3eaa:	9208      	str	r2, [sp, #32]
    3eac:	e591      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3eae:	783a      	ldrb	r2, [r7, #0]
    3eb0:	2a6c      	cmp	r2, #108	; 0x6c
    3eb2:	bf0a      	itet	eq
    3eb4:	f049 0902 	orreq.w	r9, r9, #2
    3eb8:	f049 0901 	orrne.w	r9, r9, #1
    3ebc:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    3ec0:	e46c      	b.n	379c <__ssvfscanf_r+0xd8>
    3ec2:	f019 0f10 	tst.w	r9, #16
    3ec6:	f47f ac20 	bne.w	370a <__ssvfscanf_r+0x46>
    3eca:	f019 0f04 	tst.w	r9, #4
    3ece:	f000 8377 	beq.w	45c0 <__ssvfscanf_r+0xefc>
    3ed2:	9e09      	ldr	r6, [sp, #36]	; 0x24
    3ed4:	6833      	ldr	r3, [r6, #0]
    3ed6:	3604      	adds	r6, #4
    3ed8:	9609      	str	r6, [sp, #36]	; 0x24
    3eda:	801d      	strh	r5, [r3, #0]
    3edc:	e415      	b.n	370a <__ssvfscanf_r+0x46>
    3ede:	f24a 5309 	movw	r3, #42249	; 0xa509
    3ee2:	2008      	movs	r0, #8
    3ee4:	f2c0 0300 	movt	r3, #0
    3ee8:	2103      	movs	r1, #3
    3eea:	46da      	mov	sl, fp
    3eec:	930b      	str	r3, [sp, #44]	; 0x2c
    3eee:	900a      	str	r0, [sp, #40]	; 0x28
    3ef0:	9108      	str	r1, [sp, #32]
    3ef2:	e56e      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3ef4:	f24a 5009 	movw	r0, #42249	; 0xa509
    3ef8:	2110      	movs	r1, #16
    3efa:	f2c0 0000 	movt	r0, #0
    3efe:	2203      	movs	r2, #3
    3f00:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    3f04:	900b      	str	r0, [sp, #44]	; 0x2c
    3f06:	46da      	mov	sl, fp
    3f08:	910a      	str	r1, [sp, #40]	; 0x28
    3f0a:	9208      	str	r2, [sp, #32]
    3f0c:	e561      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3f0e:	2102      	movs	r1, #2
    3f10:	46da      	mov	sl, fp
    3f12:	9108      	str	r1, [sp, #32]
    3f14:	e55d      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3f16:	f24a 5009 	movw	r0, #42249	; 0xa509
    3f1a:	210a      	movs	r1, #10
    3f1c:	f2c0 0000 	movt	r0, #0
    3f20:	2203      	movs	r2, #3
    3f22:	46da      	mov	sl, fp
    3f24:	900b      	str	r0, [sp, #44]	; 0x2c
    3f26:	910a      	str	r1, [sp, #40]	; 0x28
    3f28:	9208      	str	r2, [sp, #32]
    3f2a:	e552      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3f2c:	18d3      	adds	r3, r2, r3
    3f2e:	46da      	mov	sl, fp
    3f30:	785b      	ldrb	r3, [r3, #1]
    3f32:	f013 0f01 	tst.w	r3, #1
    3f36:	f24a 13c1 	movw	r3, #41409	; 0xa1c1
    3f3a:	bf18      	it	ne
    3f3c:	f049 0901 	orrne.w	r9, r9, #1
    3f40:	f2c0 0300 	movt	r3, #0
    3f44:	200a      	movs	r0, #10
    3f46:	2103      	movs	r1, #3
    3f48:	930b      	str	r3, [sp, #44]	; 0x2c
    3f4a:	900a      	str	r0, [sp, #40]	; 0x28
    3f4c:	9108      	str	r1, [sp, #32]
    3f4e:	e540      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3f50:	f003 fa68 	bl	7424 <__sfp_lock_release>
    3f54:	f04f 35ff 	mov.w	r5, #4294967295
    3f58:	e405      	b.n	3766 <__ssvfscanf_r+0xa2>
    3f5a:	f049 0910 	orr.w	r9, r9, #16
    3f5e:	783a      	ldrb	r2, [r7, #0]
    3f60:	e41c      	b.n	379c <__ssvfscanf_r+0xd8>
    3f62:	fb01 fb0b 	mul.w	fp, r1, fp
    3f66:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    3f6a:	4493      	add	fp, r2
    3f6c:	783a      	ldrb	r2, [r7, #0]
    3f6e:	e415      	b.n	379c <__ssvfscanf_r+0xd8>
    3f70:	2004      	movs	r0, #4
    3f72:	46da      	mov	sl, fp
    3f74:	9008      	str	r0, [sp, #32]
    3f76:	e52c      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3f78:	f049 0902 	orr.w	r9, r9, #2
    3f7c:	783a      	ldrb	r2, [r7, #0]
    3f7e:	e40d      	b.n	379c <__ssvfscanf_r+0xd8>
    3f80:	f24a 5309 	movw	r3, #42249	; 0xa509
    3f84:	2008      	movs	r0, #8
    3f86:	f2c0 0300 	movt	r3, #0
    3f8a:	2103      	movs	r1, #3
    3f8c:	f049 0901 	orr.w	r9, r9, #1
    3f90:	930b      	str	r3, [sp, #44]	; 0x2c
    3f92:	46da      	mov	sl, fp
    3f94:	900a      	str	r0, [sp, #40]	; 0x28
    3f96:	9108      	str	r1, [sp, #32]
    3f98:	e51b      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3f9a:	f24a 5209 	movw	r2, #42249	; 0xa509
    3f9e:	2310      	movs	r3, #16
    3fa0:	f2c0 0200 	movt	r2, #0
    3fa4:	f04f 0c03 	mov.w	ip, #3
    3fa8:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    3fac:	920b      	str	r2, [sp, #44]	; 0x2c
    3fae:	46da      	mov	sl, fp
    3fb0:	930a      	str	r3, [sp, #40]	; 0x28
    3fb2:	f8cd c020 	str.w	ip, [sp, #32]
    3fb6:	e50c      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3fb8:	4639      	mov	r1, r7
    3fba:	a86b      	add	r0, sp, #428	; 0x1ac
    3fbc:	f004 ff36 	bl	8e2c <__sccl>
    3fc0:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    3fc4:	2201      	movs	r2, #1
    3fc6:	46da      	mov	sl, fp
    3fc8:	9208      	str	r2, [sp, #32]
    3fca:	4607      	mov	r7, r0
    3fcc:	e501      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3fce:	2300      	movs	r3, #0
    3fd0:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    3fd4:	46da      	mov	sl, fp
    3fd6:	9308      	str	r3, [sp, #32]
    3fd8:	e4fb      	b.n	39d2 <__ssvfscanf_r+0x30e>
    3fda:	9809      	ldr	r0, [sp, #36]	; 0x24
    3fdc:	6822      	ldr	r2, [r4, #0]
    3fde:	6806      	ldr	r6, [r0, #0]
    3fe0:	4633      	mov	r3, r6
    3fe2:	7812      	ldrb	r2, [r2, #0]
    3fe4:	a96b      	add	r1, sp, #428	; 0x1ac
    3fe6:	5c8a      	ldrb	r2, [r1, r2]
    3fe8:	2a00      	cmp	r2, #0
    3fea:	f000 81f6 	beq.w	43da <__ssvfscanf_r+0xd16>
    3fee:	6822      	ldr	r2, [r4, #0]
    3ff0:	6861      	ldr	r1, [r4, #4]
    3ff2:	3901      	subs	r1, #1
    3ff4:	6061      	str	r1, [r4, #4]
    3ff6:	f812 1b01 	ldrb.w	r1, [r2], #1
    3ffa:	f1ba 0a01 	subs.w	sl, sl, #1
    3ffe:	f803 1b01 	strb.w	r1, [r3], #1
    4002:	6022      	str	r2, [r4, #0]
    4004:	f000 81e9 	beq.w	43da <__ssvfscanf_r+0xd16>
    4008:	6861      	ldr	r1, [r4, #4]
    400a:	2900      	cmp	r1, #0
    400c:	dce9      	bgt.n	3fe2 <__ssvfscanf_r+0x91e>
    400e:	4640      	mov	r0, r8
    4010:	4621      	mov	r1, r4
    4012:	9306      	str	r3, [sp, #24]
    4014:	f7ff faf0 	bl	35f8 <__ssrefill_r>
    4018:	9b06      	ldr	r3, [sp, #24]
    401a:	2800      	cmp	r0, #0
    401c:	f040 81da 	bne.w	43d4 <__ssvfscanf_r+0xd10>
    4020:	6822      	ldr	r2, [r4, #0]
    4022:	e7de      	b.n	3fe2 <__ssvfscanf_r+0x91e>
    4024:	eb0b 0107 	add.w	r1, fp, r7
    4028:	b991      	cbnz	r1, 4050 <__ssvfscanf_r+0x98c>
    402a:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    402e:	f806 0b01 	strb.w	r0, [r6], #1
    4032:	6861      	ldr	r1, [r4, #4]
    4034:	3501      	adds	r5, #1
    4036:	3901      	subs	r1, #1
    4038:	6061      	str	r1, [r4, #4]
    403a:	2900      	cmp	r1, #0
    403c:	bfc4      	itt	gt
    403e:	f10e 0101 	addgt.w	r1, lr, #1
    4042:	6021      	strgt	r1, [r4, #0]
    4044:	f340 81ba 	ble.w	43bc <__ssvfscanf_r+0xcf8>
    4048:	f1ba 0a01 	subs.w	sl, sl, #1
    404c:	f47f ae21 	bne.w	3c92 <__ssvfscanf_r+0x5ce>
    4050:	930e      	str	r3, [sp, #56]	; 0x38
    4052:	4690      	mov	r8, r2
    4054:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4056:	463b      	mov	r3, r7
    4058:	9f11      	ldr	r7, [sp, #68]	; 0x44
    405a:	b10a      	cbz	r2, 4060 <__ssvfscanf_r+0x99c>
    405c:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    4060:	3b01      	subs	r3, #1
    4062:	2b01      	cmp	r3, #1
    4064:	f240 8323 	bls.w	46ae <__ssvfscanf_r+0xfea>
    4068:	f10b 33ff 	add.w	r3, fp, #4294967295
    406c:	2b06      	cmp	r3, #6
    406e:	d821      	bhi.n	40b4 <__ssvfscanf_r+0x9f0>
    4070:	f1bb 0f02 	cmp.w	fp, #2
    4074:	f240 830f 	bls.w	4696 <__ssvfscanf_r+0xfd2>
    4078:	f1bb 0f03 	cmp.w	fp, #3
    407c:	d01a      	beq.n	40b4 <__ssvfscanf_r+0x9f0>
    407e:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    4082:	46da      	mov	sl, fp
    4084:	46b1      	mov	r9, r6
    4086:	f10a 3aff 	add.w	sl, sl, #4294967295
    408a:	4640      	mov	r0, r8
    408c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    4090:	4622      	mov	r2, r4
    4092:	fa5f fa8a 	uxtb.w	sl, sl
    4096:	f7ff facd 	bl	3634 <_sungetc_r>
    409a:	f1ba 0f03 	cmp.w	sl, #3
    409e:	d8f2      	bhi.n	4086 <__ssvfscanf_r+0x9c2>
    40a0:	f1ab 0304 	sub.w	r3, fp, #4
    40a4:	3d01      	subs	r5, #1
    40a6:	464e      	mov	r6, r9
    40a8:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    40ac:	b2db      	uxtb	r3, r3
    40ae:	1aed      	subs	r5, r5, r3
    40b0:	43db      	mvns	r3, r3
    40b2:	18f6      	adds	r6, r6, r3
    40b4:	f419 7f80 	tst.w	r9, #256	; 0x100
    40b8:	d016      	beq.n	40e8 <__ssvfscanf_r+0xa24>
    40ba:	f419 6f80 	tst.w	r9, #1024	; 0x400
    40be:	f040 830b 	bne.w	46d8 <__ssvfscanf_r+0x1014>
    40c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    40c6:	3d01      	subs	r5, #1
    40c8:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    40cc:	bf18      	it	ne
    40ce:	2301      	movne	r3, #1
    40d0:	2945      	cmp	r1, #69	; 0x45
    40d2:	bf0c      	ite	eq
    40d4:	2300      	moveq	r3, #0
    40d6:	f003 0301 	andne.w	r3, r3, #1
    40da:	2b00      	cmp	r3, #0
    40dc:	f040 8259 	bne.w	4592 <__ssvfscanf_r+0xece>
    40e0:	4640      	mov	r0, r8
    40e2:	4622      	mov	r2, r4
    40e4:	f7ff faa6 	bl	3634 <_sungetc_r>
    40e8:	f019 0210 	ands.w	r2, r9, #16
    40ec:	f47f ab0d 	bne.w	370a <__ssvfscanf_r+0x46>
    40f0:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    40f4:	7032      	strb	r2, [r6, #0]
    40f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    40fa:	f000 8240 	beq.w	457e <__ssvfscanf_r+0xeba>
    40fe:	9810      	ldr	r0, [sp, #64]	; 0x40
    4100:	2800      	cmp	r0, #0
    4102:	f040 8224 	bne.w	454e <__ssvfscanf_r+0xe8a>
    4106:	2200      	movs	r2, #0
    4108:	4640      	mov	r0, r8
    410a:	a913      	add	r1, sp, #76	; 0x4c
    410c:	f005 f850 	bl	91b0 <_strtod_r>
    4110:	f019 0f01 	tst.w	r9, #1
    4114:	4682      	mov	sl, r0
    4116:	468b      	mov	fp, r1
    4118:	f000 81e8 	beq.w	44ec <__ssvfscanf_r+0xe28>
    411c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    411e:	1d16      	adds	r6, r2, #4
    4120:	6813      	ldr	r3, [r2, #0]
    4122:	e9c3 ab00 	strd	sl, fp, [r3]
    4126:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4128:	9609      	str	r6, [sp, #36]	; 0x24
    412a:	3301      	adds	r3, #1
    412c:	930c      	str	r3, [sp, #48]	; 0x30
    412e:	f7ff baec 	b.w	370a <__ssvfscanf_r+0x46>
    4132:	f419 7f80 	tst.w	r9, #256	; 0x100
    4136:	f43f af75 	beq.w	4024 <__ssvfscanf_r+0x960>
    413a:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    413e:	3301      	adds	r3, #1
    4140:	f1b8 0f00 	cmp.w	r8, #0
    4144:	f43f af75 	beq.w	4032 <__ssvfscanf_r+0x96e>
    4148:	f108 38ff 	add.w	r8, r8, #4294967295
    414c:	f10a 0a01 	add.w	sl, sl, #1
    4150:	e76f      	b.n	4032 <__ssvfscanf_r+0x96e>
    4152:	f419 7f00 	tst.w	r9, #512	; 0x200
    4156:	f43f af7b 	beq.w	4050 <__ssvfscanf_r+0x98c>
    415a:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    415e:	930f      	str	r3, [sp, #60]	; 0x3c
    4160:	e765      	b.n	402e <__ssvfscanf_r+0x96a>
    4162:	f019 0f80 	tst.w	r9, #128	; 0x80
    4166:	f43f af73 	beq.w	4050 <__ssvfscanf_r+0x98c>
    416a:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    416e:	e75e      	b.n	402e <__ssvfscanf_r+0x96a>
    4170:	f1bb 0f06 	cmp.w	fp, #6
    4174:	f47f af6c 	bne.w	4050 <__ssvfscanf_r+0x98c>
    4178:	f04f 0b07 	mov.w	fp, #7
    417c:	e757      	b.n	402e <__ssvfscanf_r+0x96a>
    417e:	f1d7 0101 	rsbs	r1, r7, #1
    4182:	bf38      	it	cc
    4184:	2100      	movcc	r1, #0
    4186:	2b00      	cmp	r3, #0
    4188:	bf14      	ite	ne
    418a:	2100      	movne	r1, #0
    418c:	f001 0101 	andeq.w	r1, r1, #1
    4190:	2900      	cmp	r1, #0
    4192:	f000 8133 	beq.w	43fc <__ssvfscanf_r+0xd38>
    4196:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    419a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    419e:	f000 81d1 	beq.w	4544 <__ssvfscanf_r+0xe80>
    41a2:	f1bb 0f01 	cmp.w	fp, #1
    41a6:	bf14      	ite	ne
    41a8:	2100      	movne	r1, #0
    41aa:	2101      	moveq	r1, #1
    41ac:	f1bb 0f04 	cmp.w	fp, #4
    41b0:	bf08      	it	eq
    41b2:	f041 0101 	orreq.w	r1, r1, #1
    41b6:	2900      	cmp	r1, #0
    41b8:	f43f af4a 	beq.w	4050 <__ssvfscanf_r+0x98c>
    41bc:	f10b 0b01 	add.w	fp, fp, #1
    41c0:	fa5f fb8b 	uxtb.w	fp, fp
    41c4:	e733      	b.n	402e <__ssvfscanf_r+0x96a>
    41c6:	f1bb 0f07 	cmp.w	fp, #7
    41ca:	f47f af41 	bne.w	4050 <__ssvfscanf_r+0x98c>
    41ce:	f04f 0b08 	mov.w	fp, #8
    41d2:	e72c      	b.n	402e <__ssvfscanf_r+0x96a>
    41d4:	f1db 0101 	rsbs	r1, fp, #1
    41d8:	bf38      	it	cc
    41da:	2100      	movcc	r1, #0
    41dc:	2b00      	cmp	r3, #0
    41de:	bf14      	ite	ne
    41e0:	2100      	movne	r1, #0
    41e2:	f001 0101 	andeq.w	r1, r1, #1
    41e6:	b129      	cbz	r1, 41f4 <__ssvfscanf_r+0xb30>
    41e8:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    41ec:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    41f0:	f000 81e0 	beq.w	45b4 <__ssvfscanf_r+0xef0>
    41f4:	f1bb 0f03 	cmp.w	fp, #3
    41f8:	bf14      	ite	ne
    41fa:	2100      	movne	r1, #0
    41fc:	2101      	moveq	r1, #1
    41fe:	f1bb 0f05 	cmp.w	fp, #5
    4202:	bf08      	it	eq
    4204:	f041 0101 	orreq.w	r1, r1, #1
    4208:	2900      	cmp	r1, #0
    420a:	d1d7      	bne.n	41bc <__ssvfscanf_r+0xaf8>
    420c:	e720      	b.n	4050 <__ssvfscanf_r+0x98c>
    420e:	f1bb 0f02 	cmp.w	fp, #2
    4212:	f47f af1d 	bne.w	4050 <__ssvfscanf_r+0x98c>
    4216:	f04f 0b03 	mov.w	fp, #3
    421a:	e708      	b.n	402e <__ssvfscanf_r+0x96a>
    421c:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    4220:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    4224:	d006      	beq.n	4234 <__ssvfscanf_r+0xb70>
    4226:	1e19      	subs	r1, r3, #0
    4228:	bf18      	it	ne
    422a:	2101      	movne	r1, #1
    422c:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    4230:	f43f af0e 	beq.w	4050 <__ssvfscanf_r+0x98c>
    4234:	f419 7f00 	tst.w	r9, #512	; 0x200
    4238:	d103      	bne.n	4242 <__ssvfscanf_r+0xb7e>
    423a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    423c:	9608      	str	r6, [sp, #32]
    423e:	1a5b      	subs	r3, r3, r1
    4240:	9310      	str	r3, [sp, #64]	; 0x40
    4242:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    4246:	2300      	movs	r3, #0
    4248:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    424c:	e6ef      	b.n	402e <__ssvfscanf_r+0x96a>
    424e:	2f01      	cmp	r7, #1
    4250:	f47f aefe 	bne.w	4050 <__ssvfscanf_r+0x98c>
    4254:	2702      	movs	r7, #2
    4256:	e6ea      	b.n	402e <__ssvfscanf_r+0x96a>
    4258:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    425c:	f240 1a5d 	movw	sl, #349	; 0x15d
    4260:	3a01      	subs	r2, #1
    4262:	e503      	b.n	3c6c <__ssvfscanf_r+0x5a8>
    4264:	f019 0910 	ands.w	r9, r9, #16
    4268:	d129      	bne.n	42be <__ssvfscanf_r+0xbfa>
    426a:	9809      	ldr	r0, [sp, #36]	; 0x24
    426c:	4656      	mov	r6, sl
    426e:	46d1      	mov	r9, sl
    4270:	46aa      	mov	sl, r5
    4272:	f8d0 b000 	ldr.w	fp, [r0]
    4276:	6865      	ldr	r5, [r4, #4]
    4278:	4658      	mov	r0, fp
    427a:	42ae      	cmp	r6, r5
    427c:	462a      	mov	r2, r5
    427e:	f240 81f7 	bls.w	4670 <__ssvfscanf_r+0xfac>
    4282:	6821      	ldr	r1, [r4, #0]
    4284:	1b76      	subs	r6, r6, r5
    4286:	f003 fe07 	bl	7e98 <memcpy>
    428a:	6823      	ldr	r3, [r4, #0]
    428c:	2100      	movs	r1, #0
    428e:	4640      	mov	r0, r8
    4290:	6061      	str	r1, [r4, #4]
    4292:	195b      	adds	r3, r3, r5
    4294:	4621      	mov	r1, r4
    4296:	6023      	str	r3, [r4, #0]
    4298:	44ab      	add	fp, r5
    429a:	f7ff f9ad 	bl	35f8 <__ssrefill_r>
    429e:	2800      	cmp	r0, #0
    42a0:	d0e9      	beq.n	4276 <__ssvfscanf_r+0xbb2>
    42a2:	4655      	mov	r5, sl
    42a4:	ebb9 0a06 	subs.w	sl, r9, r6
    42a8:	f43f ab79 	beq.w	399e <__ssvfscanf_r+0x2da>
    42ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
    42ae:	4455      	add	r5, sl
    42b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    42b2:	3204      	adds	r2, #4
    42b4:	9209      	str	r2, [sp, #36]	; 0x24
    42b6:	3301      	adds	r3, #1
    42b8:	930c      	str	r3, [sp, #48]	; 0x30
    42ba:	f7ff ba26 	b.w	370a <__ssvfscanf_r+0x46>
    42be:	6863      	ldr	r3, [r4, #4]
    42c0:	4640      	mov	r0, r8
    42c2:	4621      	mov	r1, r4
    42c4:	4553      	cmp	r3, sl
    42c6:	f280 81af 	bge.w	4628 <__ssvfscanf_r+0xf64>
    42ca:	6822      	ldr	r2, [r4, #0]
    42cc:	18f6      	adds	r6, r6, r3
    42ce:	ebc3 0a0a 	rsb	sl, r3, sl
    42d2:	18d3      	adds	r3, r2, r3
    42d4:	6023      	str	r3, [r4, #0]
    42d6:	f7ff f98f 	bl	35f8 <__ssrefill_r>
    42da:	2800      	cmp	r0, #0
    42dc:	d0ef      	beq.n	42be <__ssvfscanf_r+0xbfa>
    42de:	2e00      	cmp	r6, #0
    42e0:	f43f ab5d 	beq.w	399e <__ssvfscanf_r+0x2da>
    42e4:	19ad      	adds	r5, r5, r6
    42e6:	f7ff ba10 	b.w	370a <__ssvfscanf_r+0x46>
    42ea:	4648      	mov	r0, r9
    42ec:	4621      	mov	r1, r4
    42ee:	f7ff f983 	bl	35f8 <__ssrefill_r>
    42f2:	2800      	cmp	r0, #0
    42f4:	f43f aca9 	beq.w	3c4a <__ssvfscanf_r+0x586>
    42f8:	4655      	mov	r5, sl
    42fa:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    42fc:	46c8      	mov	r8, r9
    42fe:	2e00      	cmp	r6, #0
    4300:	f43f aca8 	beq.w	3c54 <__ssvfscanf_r+0x590>
    4304:	f7ff bb4b 	b.w	399e <__ssvfscanf_r+0x2da>
    4308:	f019 0f10 	tst.w	r9, #16
    430c:	bf1c      	itt	ne
    430e:	4699      	movne	r9, r3
    4310:	6823      	ldrne	r3, [r4, #0]
    4312:	d12f      	bne.n	4374 <__ssvfscanf_r+0xcb0>
    4314:	9809      	ldr	r0, [sp, #36]	; 0x24
    4316:	6822      	ldr	r2, [r4, #0]
    4318:	f8d0 9000 	ldr.w	r9, [r0]
    431c:	464b      	mov	r3, r9
    431e:	7811      	ldrb	r1, [r2, #0]
    4320:	6832      	ldr	r2, [r6, #0]
    4322:	188a      	adds	r2, r1, r2
    4324:	7852      	ldrb	r2, [r2, #1]
    4326:	f012 0f08 	tst.w	r2, #8
    432a:	f040 80b0 	bne.w	448e <__ssvfscanf_r+0xdca>
    432e:	6822      	ldr	r2, [r4, #0]
    4330:	6861      	ldr	r1, [r4, #4]
    4332:	3901      	subs	r1, #1
    4334:	6061      	str	r1, [r4, #4]
    4336:	f812 1b01 	ldrb.w	r1, [r2], #1
    433a:	f1ba 0a01 	subs.w	sl, sl, #1
    433e:	f803 1b01 	strb.w	r1, [r3], #1
    4342:	6022      	str	r2, [r4, #0]
    4344:	f000 80a3 	beq.w	448e <__ssvfscanf_r+0xdca>
    4348:	6861      	ldr	r1, [r4, #4]
    434a:	2900      	cmp	r1, #0
    434c:	dce7      	bgt.n	431e <__ssvfscanf_r+0xc5a>
    434e:	4640      	mov	r0, r8
    4350:	4621      	mov	r1, r4
    4352:	9306      	str	r3, [sp, #24]
    4354:	f7ff f950 	bl	35f8 <__ssrefill_r>
    4358:	9b06      	ldr	r3, [sp, #24]
    435a:	2800      	cmp	r0, #0
    435c:	f040 8097 	bne.w	448e <__ssvfscanf_r+0xdca>
    4360:	6822      	ldr	r2, [r4, #0]
    4362:	e7dc      	b.n	431e <__ssvfscanf_r+0xc5a>
    4364:	4640      	mov	r0, r8
    4366:	4621      	mov	r1, r4
    4368:	f7ff f946 	bl	35f8 <__ssrefill_r>
    436c:	2800      	cmp	r0, #0
    436e:	f47f ad4b 	bne.w	3e08 <__ssvfscanf_r+0x744>
    4372:	6823      	ldr	r3, [r4, #0]
    4374:	7819      	ldrb	r1, [r3, #0]
    4376:	3301      	adds	r3, #1
    4378:	6832      	ldr	r2, [r6, #0]
    437a:	188a      	adds	r2, r1, r2
    437c:	7852      	ldrb	r2, [r2, #1]
    437e:	f012 0f08 	tst.w	r2, #8
    4382:	f47f ad41 	bne.w	3e08 <__ssvfscanf_r+0x744>
    4386:	6862      	ldr	r2, [r4, #4]
    4388:	f109 0901 	add.w	r9, r9, #1
    438c:	6023      	str	r3, [r4, #0]
    438e:	3a01      	subs	r2, #1
    4390:	45d1      	cmp	r9, sl
    4392:	6062      	str	r2, [r4, #4]
    4394:	f43f ad38 	beq.w	3e08 <__ssvfscanf_r+0x744>
    4398:	2a00      	cmp	r2, #0
    439a:	dceb      	bgt.n	4374 <__ssvfscanf_r+0xcb0>
    439c:	e7e2      	b.n	4364 <__ssvfscanf_r+0xca0>
    439e:	f110 0f02 	cmn.w	r0, #2
    43a2:	f43f ac4e 	beq.w	3c42 <__ssvfscanf_r+0x57e>
    43a6:	9a08      	ldr	r2, [sp, #32]
    43a8:	44b2      	add	sl, r6
    43aa:	3d01      	subs	r5, #1
    43ac:	2a00      	cmp	r2, #0
    43ae:	f47f ac47 	bne.w	3c40 <__ssvfscanf_r+0x57c>
    43b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    43b4:	9e08      	ldr	r6, [sp, #32]
    43b6:	3304      	adds	r3, #4
    43b8:	930f      	str	r3, [sp, #60]	; 0x3c
    43ba:	e442      	b.n	3c42 <__ssvfscanf_r+0x57e>
    43bc:	4610      	mov	r0, r2
    43be:	4621      	mov	r1, r4
    43c0:	9207      	str	r2, [sp, #28]
    43c2:	9306      	str	r3, [sp, #24]
    43c4:	f7ff f918 	bl	35f8 <__ssrefill_r>
    43c8:	9a07      	ldr	r2, [sp, #28]
    43ca:	9b06      	ldr	r3, [sp, #24]
    43cc:	2800      	cmp	r0, #0
    43ce:	f43f ae3b 	beq.w	4048 <__ssvfscanf_r+0x984>
    43d2:	e63d      	b.n	4050 <__ssvfscanf_r+0x98c>
    43d4:	429e      	cmp	r6, r3
    43d6:	f43f aae2 	beq.w	399e <__ssvfscanf_r+0x2da>
    43da:	1b9e      	subs	r6, r3, r6
    43dc:	f43f a9c0 	beq.w	3760 <__ssvfscanf_r+0x9c>
    43e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    43e2:	19ad      	adds	r5, r5, r6
    43e4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    43e8:	3204      	adds	r2, #4
    43ea:	9209      	str	r2, [sp, #36]	; 0x24
    43ec:	f10c 0c01 	add.w	ip, ip, #1
    43f0:	2200      	movs	r2, #0
    43f2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    43f6:	701a      	strb	r2, [r3, #0]
    43f8:	f7ff b987 	b.w	370a <__ssvfscanf_r+0x46>
    43fc:	2f02      	cmp	r7, #2
    43fe:	f47f aed0 	bne.w	41a2 <__ssvfscanf_r+0xade>
    4402:	3701      	adds	r7, #1
    4404:	e613      	b.n	402e <__ssvfscanf_r+0x96a>
    4406:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    4408:	6831      	ldr	r1, [r6, #0]
    440a:	4589      	cmp	r9, r1
    440c:	f43f aac7 	beq.w	399e <__ssvfscanf_r+0x2da>
    4410:	6861      	ldr	r1, [r4, #4]
    4412:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    4416:	3201      	adds	r2, #1
    4418:	a8ab      	add	r0, sp, #684	; 0x2ac
    441a:	f80c 3009 	strb.w	r3, [ip, r9]
    441e:	3901      	subs	r1, #1
    4420:	6022      	str	r2, [r4, #0]
    4422:	f109 0901 	add.w	r9, r9, #1
    4426:	2208      	movs	r2, #8
    4428:	6061      	str	r1, [r4, #4]
    442a:	2100      	movs	r1, #0
    442c:	aeab      	add	r6, sp, #684	; 0x2ac
    442e:	f7fe fedb 	bl	31e8 <memset>
    4432:	4640      	mov	r0, r8
    4434:	4629      	mov	r1, r5
    4436:	aa13      	add	r2, sp, #76	; 0x4c
    4438:	464b      	mov	r3, r9
    443a:	9600      	str	r6, [sp, #0]
    443c:	f003 fca8 	bl	7d90 <_mbrtowc_r>
    4440:	f1b0 3fff 	cmp.w	r0, #4294967295
    4444:	f43f aaab 	beq.w	399e <__ssvfscanf_r+0x2da>
    4448:	2800      	cmp	r0, #0
    444a:	d159      	bne.n	4500 <__ssvfscanf_r+0xe3c>
    444c:	6028      	str	r0, [r5, #0]
    444e:	f003 fbe9 	bl	7c24 <iswspace>
    4452:	4603      	mov	r3, r0
    4454:	2800      	cmp	r0, #0
    4456:	f000 80a4 	beq.w	45a2 <__ssvfscanf_r+0xede>
    445a:	465b      	mov	r3, fp
    445c:	46ab      	mov	fp, r5
    445e:	463d      	mov	r5, r7
    4460:	461f      	mov	r7, r3
    4462:	f1b9 0f00 	cmp.w	r9, #0
    4466:	f43f ab8c 	beq.w	3b82 <__ssvfscanf_r+0x4be>
    446a:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    446e:	46a2      	mov	sl, r4
    4470:	eb0c 0609 	add.w	r6, ip, r9
    4474:	464c      	mov	r4, r9
    4476:	3c01      	subs	r4, #1
    4478:	4640      	mov	r0, r8
    447a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    447e:	4652      	mov	r2, sl
    4480:	f7ff f8d8 	bl	3634 <_sungetc_r>
    4484:	2c00      	cmp	r4, #0
    4486:	d1f6      	bne.n	4476 <__ssvfscanf_r+0xdb2>
    4488:	4654      	mov	r4, sl
    448a:	f7ff bb7a 	b.w	3b82 <__ssvfscanf_r+0x4be>
    448e:	9909      	ldr	r1, [sp, #36]	; 0x24
    4490:	ebc9 0505 	rsb	r5, r9, r5
    4494:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4496:	18ed      	adds	r5, r5, r3
    4498:	3104      	adds	r1, #4
    449a:	9109      	str	r1, [sp, #36]	; 0x24
    449c:	3201      	adds	r2, #1
    449e:	920c      	str	r2, [sp, #48]	; 0x30
    44a0:	2200      	movs	r2, #0
    44a2:	701a      	strb	r2, [r3, #0]
    44a4:	f7ff b931 	b.w	370a <__ssvfscanf_r+0x46>
    44a8:	f889 2000 	strb.w	r2, [r9]
    44ac:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    44b0:	f8cd c01c 	str.w	ip, [sp, #28]
    44b4:	4640      	mov	r0, r8
    44b6:	4651      	mov	r1, sl
    44b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    44ba:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    44bc:	47b0      	blx	r6
    44be:	f8dd c01c 	ldr.w	ip, [sp, #28]
    44c2:	f01c 0f20 	tst.w	ip, #32
    44c6:	d033      	beq.n	4530 <__ssvfscanf_r+0xe6c>
    44c8:	9909      	ldr	r1, [sp, #36]	; 0x24
    44ca:	680b      	ldr	r3, [r1, #0]
    44cc:	3104      	adds	r1, #4
    44ce:	9109      	str	r1, [sp, #36]	; 0x24
    44d0:	6018      	str	r0, [r3, #0]
    44d2:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    44d6:	f10c 0c01 	add.w	ip, ip, #1
    44da:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    44de:	e48f      	b.n	3e00 <__ssvfscanf_r+0x73c>
    44e0:	2e00      	cmp	r6, #0
    44e2:	f43f a93d 	beq.w	3760 <__ssvfscanf_r+0x9c>
    44e6:	19ad      	adds	r5, r5, r6
    44e8:	f7ff b90f 	b.w	370a <__ssvfscanf_r+0x46>
    44ec:	f019 0302 	ands.w	r3, r9, #2
    44f0:	f000 8089 	beq.w	4606 <__ssvfscanf_r+0xf42>
    44f4:	9e09      	ldr	r6, [sp, #36]	; 0x24
    44f6:	6833      	ldr	r3, [r6, #0]
    44f8:	3604      	adds	r6, #4
    44fa:	e9c3 ab00 	strd	sl, fp, [r3]
    44fe:	e612      	b.n	4126 <__ssvfscanf_r+0xa62>
    4500:	f110 0f02 	cmn.w	r0, #2
    4504:	d17d      	bne.n	4602 <__ssvfscanf_r+0xf3e>
    4506:	6863      	ldr	r3, [r4, #4]
    4508:	2b00      	cmp	r3, #0
    450a:	f73f ab23 	bgt.w	3b54 <__ssvfscanf_r+0x490>
    450e:	4640      	mov	r0, r8
    4510:	4621      	mov	r1, r4
    4512:	f7ff f871 	bl	35f8 <__ssrefill_r>
    4516:	2800      	cmp	r0, #0
    4518:	f43f ab1c 	beq.w	3b54 <__ssvfscanf_r+0x490>
    451c:	465b      	mov	r3, fp
    451e:	46ab      	mov	fp, r5
    4520:	463d      	mov	r5, r7
    4522:	461f      	mov	r7, r3
    4524:	f1b9 0f00 	cmp.w	r9, #0
    4528:	f47f aa39 	bne.w	399e <__ssvfscanf_r+0x2da>
    452c:	f7ff bb29 	b.w	3b82 <__ssvfscanf_r+0x4be>
    4530:	f01c 0f04 	tst.w	ip, #4
    4534:	f000 8083 	beq.w	463e <__ssvfscanf_r+0xf7a>
    4538:	9a09      	ldr	r2, [sp, #36]	; 0x24
    453a:	6813      	ldr	r3, [r2, #0]
    453c:	3204      	adds	r2, #4
    453e:	9209      	str	r2, [sp, #36]	; 0x24
    4540:	8018      	strh	r0, [r3, #0]
    4542:	e7c6      	b.n	44d2 <__ssvfscanf_r+0xe0e>
    4544:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    4548:	2701      	movs	r7, #1
    454a:	2300      	movs	r3, #0
    454c:	e56f      	b.n	402e <__ssvfscanf_r+0x96a>
    454e:	9b08      	ldr	r3, [sp, #32]
    4550:	4640      	mov	r0, r8
    4552:	1c59      	adds	r1, r3, #1
    4554:	230a      	movs	r3, #10
    4556:	f005 fe33 	bl	a1c0 <_strtol_r>
    455a:	9e10      	ldr	r6, [sp, #64]	; 0x40
    455c:	1b82      	subs	r2, r0, r6
    455e:	9808      	ldr	r0, [sp, #32]
    4560:	f8dd c00c 	ldr.w	ip, [sp, #12]
    4564:	4584      	cmp	ip, r0
    4566:	bf9c      	itt	ls
    4568:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    456c:	9108      	strls	r1, [sp, #32]
    456e:	f64d 41fc 	movw	r1, #56572	; 0xdcfc
    4572:	9808      	ldr	r0, [sp, #32]
    4574:	f2c0 0100 	movt	r1, #0
    4578:	f004 fc98 	bl	8eac <sprintf>
    457c:	e5c3      	b.n	4106 <__ssvfscanf_r+0xa42>
    457e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    4580:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    4584:	ebb3 020c 	subs.w	r2, r3, ip
    4588:	f43f adbd 	beq.w	4106 <__ssvfscanf_r+0xa42>
    458c:	4252      	negs	r2, r2
    458e:	9608      	str	r6, [sp, #32]
    4590:	e7e5      	b.n	455e <__ssvfscanf_r+0xe9a>
    4592:	4640      	mov	r0, r8
    4594:	4622      	mov	r2, r4
    4596:	f7ff f84d 	bl	3634 <_sungetc_r>
    459a:	3d01      	subs	r5, #1
    459c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    45a0:	e59e      	b.n	40e0 <__ssvfscanf_r+0xa1c>
    45a2:	9808      	ldr	r0, [sp, #32]
    45a4:	444f      	add	r7, r9
    45a6:	f10a 3aff 	add.w	sl, sl, #4294967295
    45aa:	bb08      	cbnz	r0, 45f0 <__ssvfscanf_r+0xf2c>
    45ac:	3504      	adds	r5, #4
    45ae:	f8dd 9020 	ldr.w	r9, [sp, #32]
    45b2:	e7a8      	b.n	4506 <__ssvfscanf_r+0xe42>
    45b4:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    45b8:	f04f 0b01 	mov.w	fp, #1
    45bc:	2300      	movs	r3, #0
    45be:	e536      	b.n	402e <__ssvfscanf_r+0x96a>
    45c0:	f019 0f01 	tst.w	r9, #1
    45c4:	d10d      	bne.n	45e2 <__ssvfscanf_r+0xf1e>
    45c6:	f019 0f02 	tst.w	r9, #2
    45ca:	d013      	beq.n	45f4 <__ssvfscanf_r+0xf30>
    45cc:	9909      	ldr	r1, [sp, #36]	; 0x24
    45ce:	680b      	ldr	r3, [r1, #0]
    45d0:	3104      	adds	r1, #4
    45d2:	9109      	str	r1, [sp, #36]	; 0x24
    45d4:	4628      	mov	r0, r5
    45d6:	ea4f 71e0 	mov.w	r1, r0, asr #31
    45da:	e9c3 0100 	strd	r0, r1, [r3]
    45de:	f7ff b894 	b.w	370a <__ssvfscanf_r+0x46>
    45e2:	9809      	ldr	r0, [sp, #36]	; 0x24
    45e4:	6803      	ldr	r3, [r0, #0]
    45e6:	3004      	adds	r0, #4
    45e8:	9009      	str	r0, [sp, #36]	; 0x24
    45ea:	601d      	str	r5, [r3, #0]
    45ec:	f7ff b88d 	b.w	370a <__ssvfscanf_r+0x46>
    45f0:	4699      	mov	r9, r3
    45f2:	e788      	b.n	4506 <__ssvfscanf_r+0xe42>
    45f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    45f6:	6813      	ldr	r3, [r2, #0]
    45f8:	3204      	adds	r2, #4
    45fa:	9209      	str	r2, [sp, #36]	; 0x24
    45fc:	601d      	str	r5, [r3, #0]
    45fe:	f7ff b884 	b.w	370a <__ssvfscanf_r+0x46>
    4602:	6828      	ldr	r0, [r5, #0]
    4604:	e723      	b.n	444e <__ssvfscanf_r+0xd8a>
    4606:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4608:	9306      	str	r3, [sp, #24]
    460a:	1d16      	adds	r6, r2, #4
    460c:	f8d2 9000 	ldr.w	r9, [r2]
    4610:	f004 fbfe 	bl	8e10 <__isnand>
    4614:	9b06      	ldr	r3, [sp, #24]
    4616:	2800      	cmp	r0, #0
    4618:	d155      	bne.n	46c6 <__ssvfscanf_r+0x1002>
    461a:	4650      	mov	r0, sl
    461c:	4659      	mov	r1, fp
    461e:	f008 fe6f 	bl	d300 <__aeabi_d2f>
    4622:	f8c9 0000 	str.w	r0, [r9]
    4626:	e57e      	b.n	4126 <__ssvfscanf_r+0xa62>
    4628:	6822      	ldr	r2, [r4, #0]
    462a:	4456      	add	r6, sl
    462c:	ebca 0303 	rsb	r3, sl, r3
    4630:	19ad      	adds	r5, r5, r6
    4632:	6063      	str	r3, [r4, #4]
    4634:	eb02 030a 	add.w	r3, r2, sl
    4638:	6023      	str	r3, [r4, #0]
    463a:	f7ff b866 	b.w	370a <__ssvfscanf_r+0x46>
    463e:	f01c 0201 	ands.w	r2, ip, #1
    4642:	d122      	bne.n	468a <__ssvfscanf_r+0xfc6>
    4644:	f01c 0f02 	tst.w	ip, #2
    4648:	d01f      	beq.n	468a <__ssvfscanf_r+0xfc6>
    464a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    464c:	f24a 5309 	movw	r3, #42249	; 0xa509
    4650:	f2c0 0300 	movt	r3, #0
    4654:	4651      	mov	r1, sl
    4656:	4298      	cmp	r0, r3
    4658:	4640      	mov	r0, r8
    465a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    465c:	d039      	beq.n	46d2 <__ssvfscanf_r+0x100e>
    465e:	f005 fe5b 	bl	a318 <_strtoll_r>
    4662:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4664:	6813      	ldr	r3, [r2, #0]
    4666:	3204      	adds	r2, #4
    4668:	9209      	str	r2, [sp, #36]	; 0x24
    466a:	6059      	str	r1, [r3, #4]
    466c:	6018      	str	r0, [r3, #0]
    466e:	e730      	b.n	44d2 <__ssvfscanf_r+0xe0e>
    4670:	4632      	mov	r2, r6
    4672:	6821      	ldr	r1, [r4, #0]
    4674:	f003 fc10 	bl	7e98 <memcpy>
    4678:	6862      	ldr	r2, [r4, #4]
    467a:	6823      	ldr	r3, [r4, #0]
    467c:	4655      	mov	r5, sl
    467e:	1b92      	subs	r2, r2, r6
    4680:	46ca      	mov	sl, r9
    4682:	199e      	adds	r6, r3, r6
    4684:	6062      	str	r2, [r4, #4]
    4686:	6026      	str	r6, [r4, #0]
    4688:	e610      	b.n	42ac <__ssvfscanf_r+0xbe8>
    468a:	9e09      	ldr	r6, [sp, #36]	; 0x24
    468c:	6833      	ldr	r3, [r6, #0]
    468e:	3604      	adds	r6, #4
    4690:	9609      	str	r6, [sp, #36]	; 0x24
    4692:	6018      	str	r0, [r3, #0]
    4694:	e71d      	b.n	44d2 <__ssvfscanf_r+0xe0e>
    4696:	ad13      	add	r5, sp, #76	; 0x4c
    4698:	e003      	b.n	46a2 <__ssvfscanf_r+0xfde>
    469a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    469e:	f7fe ffc9 	bl	3634 <_sungetc_r>
    46a2:	42b5      	cmp	r5, r6
    46a4:	4640      	mov	r0, r8
    46a6:	4622      	mov	r2, r4
    46a8:	d3f7      	bcc.n	469a <__ssvfscanf_r+0xfd6>
    46aa:	f7ff b859 	b.w	3760 <__ssvfscanf_r+0x9c>
    46ae:	ad13      	add	r5, sp, #76	; 0x4c
    46b0:	e003      	b.n	46ba <__ssvfscanf_r+0xff6>
    46b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    46b6:	f7fe ffbd 	bl	3634 <_sungetc_r>
    46ba:	42b5      	cmp	r5, r6
    46bc:	4640      	mov	r0, r8
    46be:	4622      	mov	r2, r4
    46c0:	d3f7      	bcc.n	46b2 <__ssvfscanf_r+0xfee>
    46c2:	f7ff b84d 	b.w	3760 <__ssvfscanf_r+0x9c>
    46c6:	4618      	mov	r0, r3
    46c8:	f004 fbea 	bl	8ea0 <nanf>
    46cc:	f8c9 0000 	str.w	r0, [r9]
    46d0:	e529      	b.n	4126 <__ssvfscanf_r+0xa62>
    46d2:	f005 ffc3 	bl	a65c <_strtoull_r>
    46d6:	e7c4      	b.n	4662 <__ssvfscanf_r+0xf9e>
    46d8:	ad13      	add	r5, sp, #76	; 0x4c
    46da:	e003      	b.n	46e4 <__ssvfscanf_r+0x1020>
    46dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    46e0:	f7fe ffa8 	bl	3634 <_sungetc_r>
    46e4:	42b5      	cmp	r5, r6
    46e6:	4640      	mov	r0, r8
    46e8:	4622      	mov	r2, r4
    46ea:	d3f7      	bcc.n	46dc <__ssvfscanf_r+0x1018>
    46ec:	f7ff b838 	b.w	3760 <__ssvfscanf_r+0x9c>

000046f0 <__submore>:
    46f0:	f101 0344 	add.w	r3, r1, #68	; 0x44
    46f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    46f8:	460c      	mov	r4, r1
    46fa:	6b49      	ldr	r1, [r1, #52]	; 0x34
    46fc:	4299      	cmp	r1, r3
    46fe:	d018      	beq.n	4732 <__submore+0x42>
    4700:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    4702:	006f      	lsls	r7, r5, #1
    4704:	463a      	mov	r2, r7
    4706:	f004 f997 	bl	8a38 <_realloc_r>
    470a:	4606      	mov	r6, r0
    470c:	b168      	cbz	r0, 472a <__submore+0x3a>
    470e:	eb00 0805 	add.w	r8, r0, r5
    4712:	462a      	mov	r2, r5
    4714:	4640      	mov	r0, r8
    4716:	4631      	mov	r1, r6
    4718:	f003 fbbe 	bl	7e98 <memcpy>
    471c:	63a7      	str	r7, [r4, #56]	; 0x38
    471e:	f8c4 8000 	str.w	r8, [r4]
    4722:	2000      	movs	r0, #0
    4724:	6366      	str	r6, [r4, #52]	; 0x34
    4726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    472a:	f04f 30ff 	mov.w	r0, #4294967295
    472e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4732:	f44f 6180 	mov.w	r1, #1024	; 0x400
    4736:	f7fe fa85 	bl	2c44 <_malloc_r>
    473a:	4603      	mov	r3, r0
    473c:	2800      	cmp	r0, #0
    473e:	d0f4      	beq.n	472a <__submore+0x3a>
    4740:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    4744:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    4748:	3205      	adds	r2, #5
    474a:	6360      	str	r0, [r4, #52]	; 0x34
    474c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    4750:	63a0      	str	r0, [r4, #56]	; 0x38
    4752:	7091      	strb	r1, [r2, #2]
    4754:	2000      	movs	r0, #0
    4756:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    475a:	7051      	strb	r1, [r2, #1]
    475c:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    4760:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    4764:	6022      	str	r2, [r4, #0]
    4766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    476a:	bf00      	nop

0000476c <_ungetc_r>:
    476c:	f1b1 3fff 	cmp.w	r1, #4294967295
    4770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4772:	460c      	mov	r4, r1
    4774:	4615      	mov	r5, r2
    4776:	4606      	mov	r6, r0
    4778:	d03a      	beq.n	47f0 <_ungetc_r+0x84>
    477a:	b110      	cbz	r0, 4782 <_ungetc_r+0x16>
    477c:	6983      	ldr	r3, [r0, #24]
    477e:	2b00      	cmp	r3, #0
    4780:	d041      	beq.n	4806 <_ungetc_r+0x9a>
    4782:	f64d 637c 	movw	r3, #56956	; 0xde7c
    4786:	f2c0 0300 	movt	r3, #0
    478a:	429d      	cmp	r5, r3
    478c:	bf08      	it	eq
    478e:	6875      	ldreq	r5, [r6, #4]
    4790:	d00e      	beq.n	47b0 <_ungetc_r+0x44>
    4792:	f64d 639c 	movw	r3, #56988	; 0xde9c
    4796:	f2c0 0300 	movt	r3, #0
    479a:	429d      	cmp	r5, r3
    479c:	bf08      	it	eq
    479e:	68b5      	ldreq	r5, [r6, #8]
    47a0:	d006      	beq.n	47b0 <_ungetc_r+0x44>
    47a2:	f64d 63bc 	movw	r3, #57020	; 0xdebc
    47a6:	f2c0 0300 	movt	r3, #0
    47aa:	429d      	cmp	r5, r3
    47ac:	bf08      	it	eq
    47ae:	68f5      	ldreq	r5, [r6, #12]
    47b0:	89ab      	ldrh	r3, [r5, #12]
    47b2:	b299      	uxth	r1, r3
    47b4:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    47b8:	d01c      	beq.n	47f4 <_ungetc_r+0x88>
    47ba:	f64f 72df 	movw	r2, #65503	; 0xffdf
    47be:	f2c0 0200 	movt	r2, #0
    47c2:	ea01 0202 	and.w	r2, r1, r2
    47c6:	81aa      	strh	r2, [r5, #12]
    47c8:	b293      	uxth	r3, r2
    47ca:	f013 0f04 	tst.w	r3, #4
    47ce:	d03e      	beq.n	484e <_ungetc_r+0xe2>
    47d0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    47d2:	b2e7      	uxtb	r7, r4
    47d4:	b1d3      	cbz	r3, 480c <_ungetc_r+0xa0>
    47d6:	686a      	ldr	r2, [r5, #4]
    47d8:	6bab      	ldr	r3, [r5, #56]	; 0x38
    47da:	429a      	cmp	r2, r3
    47dc:	da41      	bge.n	4862 <_ungetc_r+0xf6>
    47de:	682b      	ldr	r3, [r5, #0]
    47e0:	463c      	mov	r4, r7
    47e2:	1e5a      	subs	r2, r3, #1
    47e4:	602a      	str	r2, [r5, #0]
    47e6:	f803 7c01 	strb.w	r7, [r3, #-1]
    47ea:	686b      	ldr	r3, [r5, #4]
    47ec:	3301      	adds	r3, #1
    47ee:	606b      	str	r3, [r5, #4]
    47f0:	4620      	mov	r0, r4
    47f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    47f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    47f8:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    47fa:	81ab      	strh	r3, [r5, #12]
    47fc:	b299      	uxth	r1, r3
    47fe:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    4802:	666b      	str	r3, [r5, #100]	; 0x64
    4804:	e7d9      	b.n	47ba <_ungetc_r+0x4e>
    4806:	f002 febf 	bl	7588 <__sinit>
    480a:	e7ba      	b.n	4782 <_ungetc_r+0x16>
    480c:	692b      	ldr	r3, [r5, #16]
    480e:	2b00      	cmp	r3, #0
    4810:	d030      	beq.n	4874 <_ungetc_r+0x108>
    4812:	682a      	ldr	r2, [r5, #0]
    4814:	4293      	cmp	r3, r2
    4816:	d204      	bcs.n	4822 <_ungetc_r+0xb6>
    4818:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    481c:	1e53      	subs	r3, r2, #1
    481e:	42bc      	cmp	r4, r7
    4820:	d010      	beq.n	4844 <_ungetc_r+0xd8>
    4822:	6869      	ldr	r1, [r5, #4]
    4824:	462b      	mov	r3, r5
    4826:	463c      	mov	r4, r7
    4828:	63ea      	str	r2, [r5, #60]	; 0x3c
    482a:	f803 7f46 	strb.w	r7, [r3, #70]!
    482e:	f105 0244 	add.w	r2, r5, #68	; 0x44
    4832:	6429      	str	r1, [r5, #64]	; 0x40
    4834:	4620      	mov	r0, r4
    4836:	636a      	str	r2, [r5, #52]	; 0x34
    4838:	2201      	movs	r2, #1
    483a:	602b      	str	r3, [r5, #0]
    483c:	606a      	str	r2, [r5, #4]
    483e:	2203      	movs	r2, #3
    4840:	63aa      	str	r2, [r5, #56]	; 0x38
    4842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4844:	686a      	ldr	r2, [r5, #4]
    4846:	602b      	str	r3, [r5, #0]
    4848:	1c53      	adds	r3, r2, #1
    484a:	606b      	str	r3, [r5, #4]
    484c:	e7d0      	b.n	47f0 <_ungetc_r+0x84>
    484e:	f013 0f10 	tst.w	r3, #16
    4852:	d00c      	beq.n	486e <_ungetc_r+0x102>
    4854:	f013 0f08 	tst.w	r3, #8
    4858:	d10e      	bne.n	4878 <_ungetc_r+0x10c>
    485a:	f042 0204 	orr.w	r2, r2, #4
    485e:	81aa      	strh	r2, [r5, #12]
    4860:	e7b6      	b.n	47d0 <_ungetc_r+0x64>
    4862:	4630      	mov	r0, r6
    4864:	4629      	mov	r1, r5
    4866:	f7ff ff43 	bl	46f0 <__submore>
    486a:	2800      	cmp	r0, #0
    486c:	d0b7      	beq.n	47de <_ungetc_r+0x72>
    486e:	f04f 34ff 	mov.w	r4, #4294967295
    4872:	e7bd      	b.n	47f0 <_ungetc_r+0x84>
    4874:	682a      	ldr	r2, [r5, #0]
    4876:	e7d4      	b.n	4822 <_ungetc_r+0xb6>
    4878:	4630      	mov	r0, r6
    487a:	4629      	mov	r1, r5
    487c:	f002 fd14 	bl	72a8 <_fflush_r>
    4880:	2800      	cmp	r0, #0
    4882:	d1f4      	bne.n	486e <_ungetc_r+0x102>
    4884:	89a9      	ldrh	r1, [r5, #12]
    4886:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    488a:	f2c0 0200 	movt	r2, #0
    488e:	61a8      	str	r0, [r5, #24]
    4890:	ea01 0202 	and.w	r2, r1, r2
    4894:	60a8      	str	r0, [r5, #8]
    4896:	81aa      	strh	r2, [r5, #12]
    4898:	e7df      	b.n	485a <_ungetc_r+0xee>
    489a:	bf00      	nop

0000489c <ungetc>:
    489c:	f240 0324 	movw	r3, #36	; 0x24
    48a0:	460a      	mov	r2, r1
    48a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48a6:	4601      	mov	r1, r0
    48a8:	6818      	ldr	r0, [r3, #0]
    48aa:	e75f      	b.n	476c <_ungetc_r>

000048ac <__sprint_r>:
    48ac:	6893      	ldr	r3, [r2, #8]
    48ae:	b510      	push	{r4, lr}
    48b0:	4614      	mov	r4, r2
    48b2:	b913      	cbnz	r3, 48ba <__sprint_r+0xe>
    48b4:	6053      	str	r3, [r2, #4]
    48b6:	4618      	mov	r0, r3
    48b8:	bd10      	pop	{r4, pc}
    48ba:	f002 ffc9 	bl	7850 <__sfvwrite_r>
    48be:	2300      	movs	r3, #0
    48c0:	6063      	str	r3, [r4, #4]
    48c2:	60a3      	str	r3, [r4, #8]
    48c4:	bd10      	pop	{r4, pc}
    48c6:	bf00      	nop

000048c8 <_vfprintf_r>:
    48c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    48cc:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    48d0:	b083      	sub	sp, #12
    48d2:	460e      	mov	r6, r1
    48d4:	4615      	mov	r5, r2
    48d6:	469a      	mov	sl, r3
    48d8:	4681      	mov	r9, r0
    48da:	f003 f9b7 	bl	7c4c <_localeconv_r>
    48de:	6800      	ldr	r0, [r0, #0]
    48e0:	901d      	str	r0, [sp, #116]	; 0x74
    48e2:	f1b9 0f00 	cmp.w	r9, #0
    48e6:	d004      	beq.n	48f2 <_vfprintf_r+0x2a>
    48e8:	f8d9 3018 	ldr.w	r3, [r9, #24]
    48ec:	2b00      	cmp	r3, #0
    48ee:	f000 815a 	beq.w	4ba6 <_vfprintf_r+0x2de>
    48f2:	f64d 637c 	movw	r3, #56956	; 0xde7c
    48f6:	f2c0 0300 	movt	r3, #0
    48fa:	429e      	cmp	r6, r3
    48fc:	bf08      	it	eq
    48fe:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    4902:	d010      	beq.n	4926 <_vfprintf_r+0x5e>
    4904:	f64d 639c 	movw	r3, #56988	; 0xde9c
    4908:	f2c0 0300 	movt	r3, #0
    490c:	429e      	cmp	r6, r3
    490e:	bf08      	it	eq
    4910:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    4914:	d007      	beq.n	4926 <_vfprintf_r+0x5e>
    4916:	f64d 63bc 	movw	r3, #57020	; 0xdebc
    491a:	f2c0 0300 	movt	r3, #0
    491e:	429e      	cmp	r6, r3
    4920:	bf08      	it	eq
    4922:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    4926:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    492a:	fa1f f38c 	uxth.w	r3, ip
    492e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    4932:	d109      	bne.n	4948 <_vfprintf_r+0x80>
    4934:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    4938:	6e72      	ldr	r2, [r6, #100]	; 0x64
    493a:	f8a6 c00c 	strh.w	ip, [r6, #12]
    493e:	fa1f f38c 	uxth.w	r3, ip
    4942:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    4946:	6672      	str	r2, [r6, #100]	; 0x64
    4948:	f013 0f08 	tst.w	r3, #8
    494c:	f001 8301 	beq.w	5f52 <_vfprintf_r+0x168a>
    4950:	6932      	ldr	r2, [r6, #16]
    4952:	2a00      	cmp	r2, #0
    4954:	f001 82fd 	beq.w	5f52 <_vfprintf_r+0x168a>
    4958:	f003 031a 	and.w	r3, r3, #26
    495c:	2b0a      	cmp	r3, #10
    495e:	f000 80e0 	beq.w	4b22 <_vfprintf_r+0x25a>
    4962:	2200      	movs	r2, #0
    4964:	9212      	str	r2, [sp, #72]	; 0x48
    4966:	921a      	str	r2, [sp, #104]	; 0x68
    4968:	2300      	movs	r3, #0
    496a:	921c      	str	r2, [sp, #112]	; 0x70
    496c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4970:	9211      	str	r2, [sp, #68]	; 0x44
    4972:	3404      	adds	r4, #4
    4974:	9219      	str	r2, [sp, #100]	; 0x64
    4976:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    497a:	931b      	str	r3, [sp, #108]	; 0x6c
    497c:	3204      	adds	r2, #4
    497e:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    4982:	3228      	adds	r2, #40	; 0x28
    4984:	3303      	adds	r3, #3
    4986:	9218      	str	r2, [sp, #96]	; 0x60
    4988:	9307      	str	r3, [sp, #28]
    498a:	2300      	movs	r3, #0
    498c:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    4990:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4994:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4998:	782b      	ldrb	r3, [r5, #0]
    499a:	1e1a      	subs	r2, r3, #0
    499c:	bf18      	it	ne
    499e:	2201      	movne	r2, #1
    49a0:	2b25      	cmp	r3, #37	; 0x25
    49a2:	bf0c      	ite	eq
    49a4:	2200      	moveq	r2, #0
    49a6:	f002 0201 	andne.w	r2, r2, #1
    49aa:	b332      	cbz	r2, 49fa <_vfprintf_r+0x132>
    49ac:	462f      	mov	r7, r5
    49ae:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    49b2:	1e1a      	subs	r2, r3, #0
    49b4:	bf18      	it	ne
    49b6:	2201      	movne	r2, #1
    49b8:	2b25      	cmp	r3, #37	; 0x25
    49ba:	bf0c      	ite	eq
    49bc:	2200      	moveq	r2, #0
    49be:	f002 0201 	andne.w	r2, r2, #1
    49c2:	2a00      	cmp	r2, #0
    49c4:	d1f3      	bne.n	49ae <_vfprintf_r+0xe6>
    49c6:	ebb7 0805 	subs.w	r8, r7, r5
    49ca:	bf08      	it	eq
    49cc:	463d      	moveq	r5, r7
    49ce:	d014      	beq.n	49fa <_vfprintf_r+0x132>
    49d0:	f8c4 8004 	str.w	r8, [r4, #4]
    49d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    49d8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    49dc:	3301      	adds	r3, #1
    49de:	6025      	str	r5, [r4, #0]
    49e0:	2b07      	cmp	r3, #7
    49e2:	4442      	add	r2, r8
    49e4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    49e8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    49ec:	dc78      	bgt.n	4ae0 <_vfprintf_r+0x218>
    49ee:	3408      	adds	r4, #8
    49f0:	9811      	ldr	r0, [sp, #68]	; 0x44
    49f2:	463d      	mov	r5, r7
    49f4:	4440      	add	r0, r8
    49f6:	9011      	str	r0, [sp, #68]	; 0x44
    49f8:	783b      	ldrb	r3, [r7, #0]
    49fa:	2b00      	cmp	r3, #0
    49fc:	d07c      	beq.n	4af8 <_vfprintf_r+0x230>
    49fe:	1c6b      	adds	r3, r5, #1
    4a00:	f04f 37ff 	mov.w	r7, #4294967295
    4a04:	202b      	movs	r0, #43	; 0x2b
    4a06:	f04f 0c20 	mov.w	ip, #32
    4a0a:	2100      	movs	r1, #0
    4a0c:	f04f 0200 	mov.w	r2, #0
    4a10:	910f      	str	r1, [sp, #60]	; 0x3c
    4a12:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    4a16:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    4a1a:	786a      	ldrb	r2, [r5, #1]
    4a1c:	910a      	str	r1, [sp, #40]	; 0x28
    4a1e:	1c5d      	adds	r5, r3, #1
    4a20:	f1a2 0320 	sub.w	r3, r2, #32
    4a24:	2b58      	cmp	r3, #88	; 0x58
    4a26:	f200 8286 	bhi.w	4f36 <_vfprintf_r+0x66e>
    4a2a:	e8df f013 	tbh	[pc, r3, lsl #1]
    4a2e:	0298      	.short	0x0298
    4a30:	02840284 	.word	0x02840284
    4a34:	028402a4 	.word	0x028402a4
    4a38:	02840284 	.word	0x02840284
    4a3c:	02840284 	.word	0x02840284
    4a40:	02ad0284 	.word	0x02ad0284
    4a44:	028402ba 	.word	0x028402ba
    4a48:	02ca02c1 	.word	0x02ca02c1
    4a4c:	02e70284 	.word	0x02e70284
    4a50:	02f002f0 	.word	0x02f002f0
    4a54:	02f002f0 	.word	0x02f002f0
    4a58:	02f002f0 	.word	0x02f002f0
    4a5c:	02f002f0 	.word	0x02f002f0
    4a60:	028402f0 	.word	0x028402f0
    4a64:	02840284 	.word	0x02840284
    4a68:	02840284 	.word	0x02840284
    4a6c:	02840284 	.word	0x02840284
    4a70:	02840284 	.word	0x02840284
    4a74:	03040284 	.word	0x03040284
    4a78:	02840326 	.word	0x02840326
    4a7c:	02840326 	.word	0x02840326
    4a80:	02840284 	.word	0x02840284
    4a84:	036a0284 	.word	0x036a0284
    4a88:	02840284 	.word	0x02840284
    4a8c:	02840481 	.word	0x02840481
    4a90:	02840284 	.word	0x02840284
    4a94:	02840284 	.word	0x02840284
    4a98:	02840414 	.word	0x02840414
    4a9c:	042f0284 	.word	0x042f0284
    4aa0:	02840284 	.word	0x02840284
    4aa4:	02840284 	.word	0x02840284
    4aa8:	02840284 	.word	0x02840284
    4aac:	02840284 	.word	0x02840284
    4ab0:	02840284 	.word	0x02840284
    4ab4:	0465044f 	.word	0x0465044f
    4ab8:	03260326 	.word	0x03260326
    4abc:	03730326 	.word	0x03730326
    4ac0:	02840465 	.word	0x02840465
    4ac4:	03790284 	.word	0x03790284
    4ac8:	03850284 	.word	0x03850284
    4acc:	03ad0396 	.word	0x03ad0396
    4ad0:	0284040a 	.word	0x0284040a
    4ad4:	028403cc 	.word	0x028403cc
    4ad8:	028403f4 	.word	0x028403f4
    4adc:	00c00284 	.word	0x00c00284
    4ae0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4ae4:	4648      	mov	r0, r9
    4ae6:	4631      	mov	r1, r6
    4ae8:	320c      	adds	r2, #12
    4aea:	f7ff fedf 	bl	48ac <__sprint_r>
    4aee:	b958      	cbnz	r0, 4b08 <_vfprintf_r+0x240>
    4af0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4af4:	3404      	adds	r4, #4
    4af6:	e77b      	b.n	49f0 <_vfprintf_r+0x128>
    4af8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4afc:	2b00      	cmp	r3, #0
    4afe:	f041 8192 	bne.w	5e26 <_vfprintf_r+0x155e>
    4b02:	2300      	movs	r3, #0
    4b04:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4b08:	89b3      	ldrh	r3, [r6, #12]
    4b0a:	f013 0f40 	tst.w	r3, #64	; 0x40
    4b0e:	d002      	beq.n	4b16 <_vfprintf_r+0x24e>
    4b10:	f04f 30ff 	mov.w	r0, #4294967295
    4b14:	9011      	str	r0, [sp, #68]	; 0x44
    4b16:	9811      	ldr	r0, [sp, #68]	; 0x44
    4b18:	b05f      	add	sp, #380	; 0x17c
    4b1a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    4b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b22:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    4b26:	2b00      	cmp	r3, #0
    4b28:	f6ff af1b 	blt.w	4962 <_vfprintf_r+0x9a>
    4b2c:	6a37      	ldr	r7, [r6, #32]
    4b2e:	f02c 0c02 	bic.w	ip, ip, #2
    4b32:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    4b36:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    4b3a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    4b3e:	340c      	adds	r4, #12
    4b40:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    4b44:	462a      	mov	r2, r5
    4b46:	4653      	mov	r3, sl
    4b48:	4648      	mov	r0, r9
    4b4a:	4621      	mov	r1, r4
    4b4c:	ad1f      	add	r5, sp, #124	; 0x7c
    4b4e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    4b52:	2700      	movs	r7, #0
    4b54:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    4b58:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    4b5c:	f44f 6580 	mov.w	r5, #1024	; 0x400
    4b60:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    4b64:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    4b68:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    4b6c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    4b70:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    4b74:	f7ff fea8 	bl	48c8 <_vfprintf_r>
    4b78:	2800      	cmp	r0, #0
    4b7a:	9011      	str	r0, [sp, #68]	; 0x44
    4b7c:	db09      	blt.n	4b92 <_vfprintf_r+0x2ca>
    4b7e:	4621      	mov	r1, r4
    4b80:	4648      	mov	r0, r9
    4b82:	f002 fb91 	bl	72a8 <_fflush_r>
    4b86:	9911      	ldr	r1, [sp, #68]	; 0x44
    4b88:	42b8      	cmp	r0, r7
    4b8a:	bf18      	it	ne
    4b8c:	f04f 31ff 	movne.w	r1, #4294967295
    4b90:	9111      	str	r1, [sp, #68]	; 0x44
    4b92:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    4b96:	f013 0f40 	tst.w	r3, #64	; 0x40
    4b9a:	d0bc      	beq.n	4b16 <_vfprintf_r+0x24e>
    4b9c:	89b3      	ldrh	r3, [r6, #12]
    4b9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4ba2:	81b3      	strh	r3, [r6, #12]
    4ba4:	e7b7      	b.n	4b16 <_vfprintf_r+0x24e>
    4ba6:	4648      	mov	r0, r9
    4ba8:	f002 fcee 	bl	7588 <__sinit>
    4bac:	e6a1      	b.n	48f2 <_vfprintf_r+0x2a>
    4bae:	980a      	ldr	r0, [sp, #40]	; 0x28
    4bb0:	f64d 5c48 	movw	ip, #56648	; 0xdd48
    4bb4:	f2c0 0c00 	movt	ip, #0
    4bb8:	9216      	str	r2, [sp, #88]	; 0x58
    4bba:	f010 0f20 	tst.w	r0, #32
    4bbe:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    4bc2:	f000 836e 	beq.w	52a2 <_vfprintf_r+0x9da>
    4bc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4bc8:	1dcb      	adds	r3, r1, #7
    4bca:	f023 0307 	bic.w	r3, r3, #7
    4bce:	f103 0208 	add.w	r2, r3, #8
    4bd2:	920b      	str	r2, [sp, #44]	; 0x2c
    4bd4:	e9d3 ab00 	ldrd	sl, fp, [r3]
    4bd8:	ea5a 020b 	orrs.w	r2, sl, fp
    4bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4bde:	bf0c      	ite	eq
    4be0:	2200      	moveq	r2, #0
    4be2:	2201      	movne	r2, #1
    4be4:	4213      	tst	r3, r2
    4be6:	f040 866b 	bne.w	58c0 <_vfprintf_r+0xff8>
    4bea:	2302      	movs	r3, #2
    4bec:	f04f 0100 	mov.w	r1, #0
    4bf0:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    4bf4:	2f00      	cmp	r7, #0
    4bf6:	bfa2      	ittt	ge
    4bf8:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    4bfc:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    4c00:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    4c04:	2f00      	cmp	r7, #0
    4c06:	bf18      	it	ne
    4c08:	f042 0201 	orrne.w	r2, r2, #1
    4c0c:	2a00      	cmp	r2, #0
    4c0e:	f000 841e 	beq.w	544e <_vfprintf_r+0xb86>
    4c12:	2b01      	cmp	r3, #1
    4c14:	f000 85de 	beq.w	57d4 <_vfprintf_r+0xf0c>
    4c18:	2b02      	cmp	r3, #2
    4c1a:	f000 85c1 	beq.w	57a0 <_vfprintf_r+0xed8>
    4c1e:	9918      	ldr	r1, [sp, #96]	; 0x60
    4c20:	9113      	str	r1, [sp, #76]	; 0x4c
    4c22:	ea4f 08da 	mov.w	r8, sl, lsr #3
    4c26:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    4c2a:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    4c2e:	f00a 0007 	and.w	r0, sl, #7
    4c32:	46e3      	mov	fp, ip
    4c34:	46c2      	mov	sl, r8
    4c36:	3030      	adds	r0, #48	; 0x30
    4c38:	ea5a 020b 	orrs.w	r2, sl, fp
    4c3c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    4c40:	d1ef      	bne.n	4c22 <_vfprintf_r+0x35a>
    4c42:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4c46:	9113      	str	r1, [sp, #76]	; 0x4c
    4c48:	f01c 0f01 	tst.w	ip, #1
    4c4c:	f040 868c 	bne.w	5968 <_vfprintf_r+0x10a0>
    4c50:	9818      	ldr	r0, [sp, #96]	; 0x60
    4c52:	1a40      	subs	r0, r0, r1
    4c54:	9010      	str	r0, [sp, #64]	; 0x40
    4c56:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4c5a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4c5c:	9717      	str	r7, [sp, #92]	; 0x5c
    4c5e:	42ba      	cmp	r2, r7
    4c60:	bfb8      	it	lt
    4c62:	463a      	movlt	r2, r7
    4c64:	920c      	str	r2, [sp, #48]	; 0x30
    4c66:	b113      	cbz	r3, 4c6e <_vfprintf_r+0x3a6>
    4c68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4c6a:	3201      	adds	r2, #1
    4c6c:	920c      	str	r2, [sp, #48]	; 0x30
    4c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4c70:	980a      	ldr	r0, [sp, #40]	; 0x28
    4c72:	f013 0302 	ands.w	r3, r3, #2
    4c76:	9315      	str	r3, [sp, #84]	; 0x54
    4c78:	bf1e      	ittt	ne
    4c7a:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    4c7e:	f10c 0c02 	addne.w	ip, ip, #2
    4c82:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    4c86:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    4c8a:	9014      	str	r0, [sp, #80]	; 0x50
    4c8c:	d14d      	bne.n	4d2a <_vfprintf_r+0x462>
    4c8e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4c90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4c92:	1a8f      	subs	r7, r1, r2
    4c94:	2f00      	cmp	r7, #0
    4c96:	dd48      	ble.n	4d2a <_vfprintf_r+0x462>
    4c98:	2f10      	cmp	r7, #16
    4c9a:	f64d 5804 	movw	r8, #56580	; 0xdd04
    4c9e:	bfd8      	it	le
    4ca0:	f2c0 0800 	movtle	r8, #0
    4ca4:	dd30      	ble.n	4d08 <_vfprintf_r+0x440>
    4ca6:	f2c0 0800 	movt	r8, #0
    4caa:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    4cae:	4643      	mov	r3, r8
    4cb0:	f04f 0a10 	mov.w	sl, #16
    4cb4:	46a8      	mov	r8, r5
    4cb6:	f10b 0b0c 	add.w	fp, fp, #12
    4cba:	461d      	mov	r5, r3
    4cbc:	e002      	b.n	4cc4 <_vfprintf_r+0x3fc>
    4cbe:	3f10      	subs	r7, #16
    4cc0:	2f10      	cmp	r7, #16
    4cc2:	dd1e      	ble.n	4d02 <_vfprintf_r+0x43a>
    4cc4:	f8c4 a004 	str.w	sl, [r4, #4]
    4cc8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4ccc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4cd0:	3301      	adds	r3, #1
    4cd2:	6025      	str	r5, [r4, #0]
    4cd4:	3210      	adds	r2, #16
    4cd6:	2b07      	cmp	r3, #7
    4cd8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4cdc:	f104 0408 	add.w	r4, r4, #8
    4ce0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4ce4:	ddeb      	ble.n	4cbe <_vfprintf_r+0x3f6>
    4ce6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4cea:	4648      	mov	r0, r9
    4cec:	4631      	mov	r1, r6
    4cee:	465a      	mov	r2, fp
    4cf0:	3404      	adds	r4, #4
    4cf2:	f7ff fddb 	bl	48ac <__sprint_r>
    4cf6:	2800      	cmp	r0, #0
    4cf8:	f47f af06 	bne.w	4b08 <_vfprintf_r+0x240>
    4cfc:	3f10      	subs	r7, #16
    4cfe:	2f10      	cmp	r7, #16
    4d00:	dce0      	bgt.n	4cc4 <_vfprintf_r+0x3fc>
    4d02:	462b      	mov	r3, r5
    4d04:	4645      	mov	r5, r8
    4d06:	4698      	mov	r8, r3
    4d08:	6067      	str	r7, [r4, #4]
    4d0a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4d0e:	f8c4 8000 	str.w	r8, [r4]
    4d12:	1c5a      	adds	r2, r3, #1
    4d14:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4d18:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4d1c:	19db      	adds	r3, r3, r7
    4d1e:	2a07      	cmp	r2, #7
    4d20:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4d24:	f300 858a 	bgt.w	583c <_vfprintf_r+0xf74>
    4d28:	3408      	adds	r4, #8
    4d2a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4d2e:	b19b      	cbz	r3, 4d58 <_vfprintf_r+0x490>
    4d30:	2301      	movs	r3, #1
    4d32:	6063      	str	r3, [r4, #4]
    4d34:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4d38:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    4d3c:	3207      	adds	r2, #7
    4d3e:	6022      	str	r2, [r4, #0]
    4d40:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4d44:	3301      	adds	r3, #1
    4d46:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4d4a:	3201      	adds	r2, #1
    4d4c:	2b07      	cmp	r3, #7
    4d4e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4d52:	f300 84b6 	bgt.w	56c2 <_vfprintf_r+0xdfa>
    4d56:	3408      	adds	r4, #8
    4d58:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4d5a:	b19b      	cbz	r3, 4d84 <_vfprintf_r+0x4bc>
    4d5c:	2302      	movs	r3, #2
    4d5e:	6063      	str	r3, [r4, #4]
    4d60:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4d64:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    4d68:	3204      	adds	r2, #4
    4d6a:	6022      	str	r2, [r4, #0]
    4d6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4d70:	3301      	adds	r3, #1
    4d72:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4d76:	3202      	adds	r2, #2
    4d78:	2b07      	cmp	r3, #7
    4d7a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4d7e:	f300 84af 	bgt.w	56e0 <_vfprintf_r+0xe18>
    4d82:	3408      	adds	r4, #8
    4d84:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    4d88:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    4d8c:	f000 8376 	beq.w	547c <_vfprintf_r+0xbb4>
    4d90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    4d92:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4d94:	1a9f      	subs	r7, r3, r2
    4d96:	2f00      	cmp	r7, #0
    4d98:	dd43      	ble.n	4e22 <_vfprintf_r+0x55a>
    4d9a:	2f10      	cmp	r7, #16
    4d9c:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 592c <_vfprintf_r+0x1064>
    4da0:	dd2e      	ble.n	4e00 <_vfprintf_r+0x538>
    4da2:	4643      	mov	r3, r8
    4da4:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    4da8:	46a8      	mov	r8, r5
    4daa:	f04f 0a10 	mov.w	sl, #16
    4dae:	f10b 0b0c 	add.w	fp, fp, #12
    4db2:	461d      	mov	r5, r3
    4db4:	e002      	b.n	4dbc <_vfprintf_r+0x4f4>
    4db6:	3f10      	subs	r7, #16
    4db8:	2f10      	cmp	r7, #16
    4dba:	dd1e      	ble.n	4dfa <_vfprintf_r+0x532>
    4dbc:	f8c4 a004 	str.w	sl, [r4, #4]
    4dc0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4dc4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4dc8:	3301      	adds	r3, #1
    4dca:	6025      	str	r5, [r4, #0]
    4dcc:	3210      	adds	r2, #16
    4dce:	2b07      	cmp	r3, #7
    4dd0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4dd4:	f104 0408 	add.w	r4, r4, #8
    4dd8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4ddc:	ddeb      	ble.n	4db6 <_vfprintf_r+0x4ee>
    4dde:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4de2:	4648      	mov	r0, r9
    4de4:	4631      	mov	r1, r6
    4de6:	465a      	mov	r2, fp
    4de8:	3404      	adds	r4, #4
    4dea:	f7ff fd5f 	bl	48ac <__sprint_r>
    4dee:	2800      	cmp	r0, #0
    4df0:	f47f ae8a 	bne.w	4b08 <_vfprintf_r+0x240>
    4df4:	3f10      	subs	r7, #16
    4df6:	2f10      	cmp	r7, #16
    4df8:	dce0      	bgt.n	4dbc <_vfprintf_r+0x4f4>
    4dfa:	462b      	mov	r3, r5
    4dfc:	4645      	mov	r5, r8
    4dfe:	4698      	mov	r8, r3
    4e00:	6067      	str	r7, [r4, #4]
    4e02:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4e06:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4e0a:	3301      	adds	r3, #1
    4e0c:	f8c4 8000 	str.w	r8, [r4]
    4e10:	19d2      	adds	r2, r2, r7
    4e12:	2b07      	cmp	r3, #7
    4e14:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4e18:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4e1c:	f300 8442 	bgt.w	56a4 <_vfprintf_r+0xddc>
    4e20:	3408      	adds	r4, #8
    4e22:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4e26:	f41c 7f80 	tst.w	ip, #256	; 0x100
    4e2a:	f040 829d 	bne.w	5368 <_vfprintf_r+0xaa0>
    4e2e:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e30:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4e32:	6060      	str	r0, [r4, #4]
    4e34:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4e38:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4e3c:	3301      	adds	r3, #1
    4e3e:	6021      	str	r1, [r4, #0]
    4e40:	1812      	adds	r2, r2, r0
    4e42:	2b07      	cmp	r3, #7
    4e44:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4e48:	bfd8      	it	le
    4e4a:	f104 0308 	addle.w	r3, r4, #8
    4e4e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4e52:	f300 839b 	bgt.w	558c <_vfprintf_r+0xcc4>
    4e56:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e58:	f011 0f04 	tst.w	r1, #4
    4e5c:	d055      	beq.n	4f0a <_vfprintf_r+0x642>
    4e5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4e60:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    4e64:	ebcc 0702 	rsb	r7, ip, r2
    4e68:	2f00      	cmp	r7, #0
    4e6a:	dd4e      	ble.n	4f0a <_vfprintf_r+0x642>
    4e6c:	2f10      	cmp	r7, #16
    4e6e:	f64d 5804 	movw	r8, #56580	; 0xdd04
    4e72:	bfd8      	it	le
    4e74:	f2c0 0800 	movtle	r8, #0
    4e78:	dd2e      	ble.n	4ed8 <_vfprintf_r+0x610>
    4e7a:	f2c0 0800 	movt	r8, #0
    4e7e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    4e82:	4642      	mov	r2, r8
    4e84:	2410      	movs	r4, #16
    4e86:	46a8      	mov	r8, r5
    4e88:	f10a 0a0c 	add.w	sl, sl, #12
    4e8c:	4615      	mov	r5, r2
    4e8e:	e002      	b.n	4e96 <_vfprintf_r+0x5ce>
    4e90:	3f10      	subs	r7, #16
    4e92:	2f10      	cmp	r7, #16
    4e94:	dd1d      	ble.n	4ed2 <_vfprintf_r+0x60a>
    4e96:	605c      	str	r4, [r3, #4]
    4e98:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4e9c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4ea0:	3201      	adds	r2, #1
    4ea2:	601d      	str	r5, [r3, #0]
    4ea4:	3110      	adds	r1, #16
    4ea6:	2a07      	cmp	r2, #7
    4ea8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4eac:	f103 0308 	add.w	r3, r3, #8
    4eb0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4eb4:	ddec      	ble.n	4e90 <_vfprintf_r+0x5c8>
    4eb6:	4648      	mov	r0, r9
    4eb8:	4631      	mov	r1, r6
    4eba:	4652      	mov	r2, sl
    4ebc:	f7ff fcf6 	bl	48ac <__sprint_r>
    4ec0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4ec4:	3304      	adds	r3, #4
    4ec6:	2800      	cmp	r0, #0
    4ec8:	f47f ae1e 	bne.w	4b08 <_vfprintf_r+0x240>
    4ecc:	3f10      	subs	r7, #16
    4ece:	2f10      	cmp	r7, #16
    4ed0:	dce1      	bgt.n	4e96 <_vfprintf_r+0x5ce>
    4ed2:	462a      	mov	r2, r5
    4ed4:	4645      	mov	r5, r8
    4ed6:	4690      	mov	r8, r2
    4ed8:	605f      	str	r7, [r3, #4]
    4eda:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4ede:	f8c3 8000 	str.w	r8, [r3]
    4ee2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4ee6:	3201      	adds	r2, #1
    4ee8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4eec:	18fb      	adds	r3, r7, r3
    4eee:	2a07      	cmp	r2, #7
    4ef0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4ef4:	dd0b      	ble.n	4f0e <_vfprintf_r+0x646>
    4ef6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4efa:	4648      	mov	r0, r9
    4efc:	4631      	mov	r1, r6
    4efe:	320c      	adds	r2, #12
    4f00:	f7ff fcd4 	bl	48ac <__sprint_r>
    4f04:	2800      	cmp	r0, #0
    4f06:	f47f adff 	bne.w	4b08 <_vfprintf_r+0x240>
    4f0a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4f0e:	9811      	ldr	r0, [sp, #68]	; 0x44
    4f10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4f12:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4f14:	428a      	cmp	r2, r1
    4f16:	bfac      	ite	ge
    4f18:	1880      	addge	r0, r0, r2
    4f1a:	1840      	addlt	r0, r0, r1
    4f1c:	9011      	str	r0, [sp, #68]	; 0x44
    4f1e:	2b00      	cmp	r3, #0
    4f20:	f040 8342 	bne.w	55a8 <_vfprintf_r+0xce0>
    4f24:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4f28:	2300      	movs	r3, #0
    4f2a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    4f2e:	3404      	adds	r4, #4
    4f30:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4f34:	e530      	b.n	4998 <_vfprintf_r+0xd0>
    4f36:	9216      	str	r2, [sp, #88]	; 0x58
    4f38:	2a00      	cmp	r2, #0
    4f3a:	f43f addd 	beq.w	4af8 <_vfprintf_r+0x230>
    4f3e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    4f42:	2301      	movs	r3, #1
    4f44:	f04f 0c00 	mov.w	ip, #0
    4f48:	3004      	adds	r0, #4
    4f4a:	930c      	str	r3, [sp, #48]	; 0x30
    4f4c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    4f50:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    4f54:	9013      	str	r0, [sp, #76]	; 0x4c
    4f56:	9310      	str	r3, [sp, #64]	; 0x40
    4f58:	2100      	movs	r1, #0
    4f5a:	9117      	str	r1, [sp, #92]	; 0x5c
    4f5c:	e687      	b.n	4c6e <_vfprintf_r+0x3a6>
    4f5e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4f62:	2b00      	cmp	r3, #0
    4f64:	f040 852b 	bne.w	59be <_vfprintf_r+0x10f6>
    4f68:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4f6a:	462b      	mov	r3, r5
    4f6c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    4f70:	782a      	ldrb	r2, [r5, #0]
    4f72:	910b      	str	r1, [sp, #44]	; 0x2c
    4f74:	e553      	b.n	4a1e <_vfprintf_r+0x156>
    4f76:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4f7a:	f043 0301 	orr.w	r3, r3, #1
    4f7e:	930a      	str	r3, [sp, #40]	; 0x28
    4f80:	462b      	mov	r3, r5
    4f82:	782a      	ldrb	r2, [r5, #0]
    4f84:	910b      	str	r1, [sp, #44]	; 0x2c
    4f86:	e54a      	b.n	4a1e <_vfprintf_r+0x156>
    4f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4f8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4f8c:	6809      	ldr	r1, [r1, #0]
    4f8e:	910f      	str	r1, [sp, #60]	; 0x3c
    4f90:	1d11      	adds	r1, r2, #4
    4f92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4f94:	2b00      	cmp	r3, #0
    4f96:	f2c0 8780 	blt.w	5e9a <_vfprintf_r+0x15d2>
    4f9a:	782a      	ldrb	r2, [r5, #0]
    4f9c:	462b      	mov	r3, r5
    4f9e:	910b      	str	r1, [sp, #44]	; 0x2c
    4fa0:	e53d      	b.n	4a1e <_vfprintf_r+0x156>
    4fa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4fa4:	462b      	mov	r3, r5
    4fa6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    4faa:	782a      	ldrb	r2, [r5, #0]
    4fac:	910b      	str	r1, [sp, #44]	; 0x2c
    4fae:	e536      	b.n	4a1e <_vfprintf_r+0x156>
    4fb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4fb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4fb4:	f043 0304 	orr.w	r3, r3, #4
    4fb8:	930a      	str	r3, [sp, #40]	; 0x28
    4fba:	462b      	mov	r3, r5
    4fbc:	782a      	ldrb	r2, [r5, #0]
    4fbe:	910b      	str	r1, [sp, #44]	; 0x2c
    4fc0:	e52d      	b.n	4a1e <_vfprintf_r+0x156>
    4fc2:	462b      	mov	r3, r5
    4fc4:	f813 2b01 	ldrb.w	r2, [r3], #1
    4fc8:	2a2a      	cmp	r2, #42	; 0x2a
    4fca:	f001 80cd 	beq.w	6168 <_vfprintf_r+0x18a0>
    4fce:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4fd2:	2909      	cmp	r1, #9
    4fd4:	f201 8037 	bhi.w	6046 <_vfprintf_r+0x177e>
    4fd8:	3502      	adds	r5, #2
    4fda:	2700      	movs	r7, #0
    4fdc:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    4fe0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    4fe4:	462b      	mov	r3, r5
    4fe6:	3501      	adds	r5, #1
    4fe8:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    4fec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4ff0:	2909      	cmp	r1, #9
    4ff2:	d9f3      	bls.n	4fdc <_vfprintf_r+0x714>
    4ff4:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    4ff8:	461d      	mov	r5, r3
    4ffa:	e511      	b.n	4a20 <_vfprintf_r+0x158>
    4ffc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4ffe:	462b      	mov	r3, r5
    5000:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5002:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    5006:	920a      	str	r2, [sp, #40]	; 0x28
    5008:	782a      	ldrb	r2, [r5, #0]
    500a:	910b      	str	r1, [sp, #44]	; 0x2c
    500c:	e507      	b.n	4a1e <_vfprintf_r+0x156>
    500e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5012:	f04f 0800 	mov.w	r8, #0
    5016:	462b      	mov	r3, r5
    5018:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    501c:	f813 2b01 	ldrb.w	r2, [r3], #1
    5020:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    5024:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5028:	461d      	mov	r5, r3
    502a:	2909      	cmp	r1, #9
    502c:	d9f3      	bls.n	5016 <_vfprintf_r+0x74e>
    502e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    5032:	461d      	mov	r5, r3
    5034:	e4f4      	b.n	4a20 <_vfprintf_r+0x158>
    5036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5038:	9216      	str	r2, [sp, #88]	; 0x58
    503a:	f043 0310 	orr.w	r3, r3, #16
    503e:	930a      	str	r3, [sp, #40]	; 0x28
    5040:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5044:	f01c 0f20 	tst.w	ip, #32
    5048:	f000 815d 	beq.w	5306 <_vfprintf_r+0xa3e>
    504c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    504e:	1dc3      	adds	r3, r0, #7
    5050:	f023 0307 	bic.w	r3, r3, #7
    5054:	f103 0108 	add.w	r1, r3, #8
    5058:	910b      	str	r1, [sp, #44]	; 0x2c
    505a:	e9d3 ab00 	ldrd	sl, fp, [r3]
    505e:	f1ba 0f00 	cmp.w	sl, #0
    5062:	f17b 0200 	sbcs.w	r2, fp, #0
    5066:	f2c0 849b 	blt.w	59a0 <_vfprintf_r+0x10d8>
    506a:	ea5a 030b 	orrs.w	r3, sl, fp
    506e:	f04f 0301 	mov.w	r3, #1
    5072:	bf0c      	ite	eq
    5074:	2200      	moveq	r2, #0
    5076:	2201      	movne	r2, #1
    5078:	e5bc      	b.n	4bf4 <_vfprintf_r+0x32c>
    507a:	980a      	ldr	r0, [sp, #40]	; 0x28
    507c:	9216      	str	r2, [sp, #88]	; 0x58
    507e:	f010 0f08 	tst.w	r0, #8
    5082:	f000 84ed 	beq.w	5a60 <_vfprintf_r+0x1198>
    5086:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5088:	1dcb      	adds	r3, r1, #7
    508a:	f023 0307 	bic.w	r3, r3, #7
    508e:	f103 0208 	add.w	r2, r3, #8
    5092:	920b      	str	r2, [sp, #44]	; 0x2c
    5094:	f8d3 8004 	ldr.w	r8, [r3, #4]
    5098:	f8d3 a000 	ldr.w	sl, [r3]
    509c:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    50a0:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    50a4:	4650      	mov	r0, sl
    50a6:	4641      	mov	r1, r8
    50a8:	f003 fea0 	bl	8dec <__isinfd>
    50ac:	4683      	mov	fp, r0
    50ae:	2800      	cmp	r0, #0
    50b0:	f000 8599 	beq.w	5be6 <_vfprintf_r+0x131e>
    50b4:	4650      	mov	r0, sl
    50b6:	2200      	movs	r2, #0
    50b8:	2300      	movs	r3, #0
    50ba:	4641      	mov	r1, r8
    50bc:	f008 f8b0 	bl	d220 <__aeabi_dcmplt>
    50c0:	2800      	cmp	r0, #0
    50c2:	f040 850b 	bne.w	5adc <_vfprintf_r+0x1214>
    50c6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    50ca:	f64d 513c 	movw	r1, #56636	; 0xdd3c
    50ce:	f64d 5238 	movw	r2, #56632	; 0xdd38
    50d2:	9816      	ldr	r0, [sp, #88]	; 0x58
    50d4:	f2c0 0100 	movt	r1, #0
    50d8:	f2c0 0200 	movt	r2, #0
    50dc:	f04f 0c03 	mov.w	ip, #3
    50e0:	2847      	cmp	r0, #71	; 0x47
    50e2:	bfd8      	it	le
    50e4:	4611      	movle	r1, r2
    50e6:	9113      	str	r1, [sp, #76]	; 0x4c
    50e8:	990a      	ldr	r1, [sp, #40]	; 0x28
    50ea:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    50ee:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    50f2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    50f6:	910a      	str	r1, [sp, #40]	; 0x28
    50f8:	f04f 0c00 	mov.w	ip, #0
    50fc:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    5100:	e5b1      	b.n	4c66 <_vfprintf_r+0x39e>
    5102:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5106:	f043 0308 	orr.w	r3, r3, #8
    510a:	930a      	str	r3, [sp, #40]	; 0x28
    510c:	462b      	mov	r3, r5
    510e:	782a      	ldrb	r2, [r5, #0]
    5110:	910b      	str	r1, [sp, #44]	; 0x2c
    5112:	e484      	b.n	4a1e <_vfprintf_r+0x156>
    5114:	990a      	ldr	r1, [sp, #40]	; 0x28
    5116:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    511a:	910a      	str	r1, [sp, #40]	; 0x28
    511c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    511e:	e73c      	b.n	4f9a <_vfprintf_r+0x6d2>
    5120:	782a      	ldrb	r2, [r5, #0]
    5122:	2a6c      	cmp	r2, #108	; 0x6c
    5124:	f000 8555 	beq.w	5bd2 <_vfprintf_r+0x130a>
    5128:	990b      	ldr	r1, [sp, #44]	; 0x2c
    512a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    512c:	910b      	str	r1, [sp, #44]	; 0x2c
    512e:	f043 0310 	orr.w	r3, r3, #16
    5132:	930a      	str	r3, [sp, #40]	; 0x28
    5134:	462b      	mov	r3, r5
    5136:	e472      	b.n	4a1e <_vfprintf_r+0x156>
    5138:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    513a:	f012 0f20 	tst.w	r2, #32
    513e:	f000 8482 	beq.w	5a46 <_vfprintf_r+0x117e>
    5142:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5144:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5146:	6803      	ldr	r3, [r0, #0]
    5148:	4610      	mov	r0, r2
    514a:	ea4f 71e0 	mov.w	r1, r0, asr #31
    514e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5150:	e9c3 0100 	strd	r0, r1, [r3]
    5154:	f102 0a04 	add.w	sl, r2, #4
    5158:	e41e      	b.n	4998 <_vfprintf_r+0xd0>
    515a:	9216      	str	r2, [sp, #88]	; 0x58
    515c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    515e:	f012 0320 	ands.w	r3, r2, #32
    5162:	f000 80ef 	beq.w	5344 <_vfprintf_r+0xa7c>
    5166:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5168:	1dda      	adds	r2, r3, #7
    516a:	2300      	movs	r3, #0
    516c:	f022 0207 	bic.w	r2, r2, #7
    5170:	f102 0c08 	add.w	ip, r2, #8
    5174:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5178:	e9d2 ab00 	ldrd	sl, fp, [r2]
    517c:	ea5a 000b 	orrs.w	r0, sl, fp
    5180:	bf0c      	ite	eq
    5182:	2200      	moveq	r2, #0
    5184:	2201      	movne	r2, #1
    5186:	e531      	b.n	4bec <_vfprintf_r+0x324>
    5188:	980b      	ldr	r0, [sp, #44]	; 0x2c
    518a:	2178      	movs	r1, #120	; 0x78
    518c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5190:	9116      	str	r1, [sp, #88]	; 0x58
    5192:	6803      	ldr	r3, [r0, #0]
    5194:	f64d 5048 	movw	r0, #56648	; 0xdd48
    5198:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    519c:	2130      	movs	r1, #48	; 0x30
    519e:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    51a2:	f04c 0c02 	orr.w	ip, ip, #2
    51a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    51a8:	1e1a      	subs	r2, r3, #0
    51aa:	bf18      	it	ne
    51ac:	2201      	movne	r2, #1
    51ae:	f2c0 0000 	movt	r0, #0
    51b2:	469a      	mov	sl, r3
    51b4:	f04f 0b00 	mov.w	fp, #0
    51b8:	3104      	adds	r1, #4
    51ba:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    51be:	9019      	str	r0, [sp, #100]	; 0x64
    51c0:	2302      	movs	r3, #2
    51c2:	910b      	str	r1, [sp, #44]	; 0x2c
    51c4:	e512      	b.n	4bec <_vfprintf_r+0x324>
    51c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    51c8:	9216      	str	r2, [sp, #88]	; 0x58
    51ca:	f04f 0200 	mov.w	r2, #0
    51ce:	1d18      	adds	r0, r3, #4
    51d0:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    51d4:	681b      	ldr	r3, [r3, #0]
    51d6:	900b      	str	r0, [sp, #44]	; 0x2c
    51d8:	9313      	str	r3, [sp, #76]	; 0x4c
    51da:	2b00      	cmp	r3, #0
    51dc:	f000 86c6 	beq.w	5f6c <_vfprintf_r+0x16a4>
    51e0:	2f00      	cmp	r7, #0
    51e2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    51e4:	f2c0 868f 	blt.w	5f06 <_vfprintf_r+0x163e>
    51e8:	2100      	movs	r1, #0
    51ea:	463a      	mov	r2, r7
    51ec:	f002 fe1a 	bl	7e24 <memchr>
    51f0:	4603      	mov	r3, r0
    51f2:	2800      	cmp	r0, #0
    51f4:	f000 86f5 	beq.w	5fe2 <_vfprintf_r+0x171a>
    51f8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    51fa:	1a1b      	subs	r3, r3, r0
    51fc:	9310      	str	r3, [sp, #64]	; 0x40
    51fe:	42bb      	cmp	r3, r7
    5200:	f340 85be 	ble.w	5d80 <_vfprintf_r+0x14b8>
    5204:	9710      	str	r7, [sp, #64]	; 0x40
    5206:	2100      	movs	r1, #0
    5208:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    520c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5210:	970c      	str	r7, [sp, #48]	; 0x30
    5212:	9117      	str	r1, [sp, #92]	; 0x5c
    5214:	e527      	b.n	4c66 <_vfprintf_r+0x39e>
    5216:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    521a:	9216      	str	r2, [sp, #88]	; 0x58
    521c:	f01c 0f20 	tst.w	ip, #32
    5220:	d023      	beq.n	526a <_vfprintf_r+0x9a2>
    5222:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5224:	2301      	movs	r3, #1
    5226:	1dc2      	adds	r2, r0, #7
    5228:	f022 0207 	bic.w	r2, r2, #7
    522c:	f102 0108 	add.w	r1, r2, #8
    5230:	910b      	str	r1, [sp, #44]	; 0x2c
    5232:	e9d2 ab00 	ldrd	sl, fp, [r2]
    5236:	ea5a 020b 	orrs.w	r2, sl, fp
    523a:	bf0c      	ite	eq
    523c:	2200      	moveq	r2, #0
    523e:	2201      	movne	r2, #1
    5240:	e4d4      	b.n	4bec <_vfprintf_r+0x324>
    5242:	990a      	ldr	r1, [sp, #40]	; 0x28
    5244:	462b      	mov	r3, r5
    5246:	f041 0120 	orr.w	r1, r1, #32
    524a:	910a      	str	r1, [sp, #40]	; 0x28
    524c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    524e:	782a      	ldrb	r2, [r5, #0]
    5250:	910b      	str	r1, [sp, #44]	; 0x2c
    5252:	f7ff bbe4 	b.w	4a1e <_vfprintf_r+0x156>
    5256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5258:	9216      	str	r2, [sp, #88]	; 0x58
    525a:	f043 0310 	orr.w	r3, r3, #16
    525e:	930a      	str	r3, [sp, #40]	; 0x28
    5260:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5264:	f01c 0f20 	tst.w	ip, #32
    5268:	d1db      	bne.n	5222 <_vfprintf_r+0x95a>
    526a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    526c:	f013 0f10 	tst.w	r3, #16
    5270:	f000 83d5 	beq.w	5a1e <_vfprintf_r+0x1156>
    5274:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5276:	2301      	movs	r3, #1
    5278:	1d02      	adds	r2, r0, #4
    527a:	920b      	str	r2, [sp, #44]	; 0x2c
    527c:	6801      	ldr	r1, [r0, #0]
    527e:	1e0a      	subs	r2, r1, #0
    5280:	bf18      	it	ne
    5282:	2201      	movne	r2, #1
    5284:	468a      	mov	sl, r1
    5286:	f04f 0b00 	mov.w	fp, #0
    528a:	e4af      	b.n	4bec <_vfprintf_r+0x324>
    528c:	980a      	ldr	r0, [sp, #40]	; 0x28
    528e:	9216      	str	r2, [sp, #88]	; 0x58
    5290:	f64d 5224 	movw	r2, #56612	; 0xdd24
    5294:	f010 0f20 	tst.w	r0, #32
    5298:	f2c0 0200 	movt	r2, #0
    529c:	9219      	str	r2, [sp, #100]	; 0x64
    529e:	f47f ac92 	bne.w	4bc6 <_vfprintf_r+0x2fe>
    52a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    52a4:	f013 0f10 	tst.w	r3, #16
    52a8:	f040 831a 	bne.w	58e0 <_vfprintf_r+0x1018>
    52ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    52ae:	f012 0f40 	tst.w	r2, #64	; 0x40
    52b2:	f000 8315 	beq.w	58e0 <_vfprintf_r+0x1018>
    52b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    52b8:	f103 0c04 	add.w	ip, r3, #4
    52bc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    52c0:	f8b3 a000 	ldrh.w	sl, [r3]
    52c4:	46d2      	mov	sl, sl
    52c6:	f04f 0b00 	mov.w	fp, #0
    52ca:	e485      	b.n	4bd8 <_vfprintf_r+0x310>
    52cc:	9216      	str	r2, [sp, #88]	; 0x58
    52ce:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    52d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    52d4:	f04f 0c01 	mov.w	ip, #1
    52d8:	f04f 0000 	mov.w	r0, #0
    52dc:	3104      	adds	r1, #4
    52de:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    52e2:	6813      	ldr	r3, [r2, #0]
    52e4:	3204      	adds	r2, #4
    52e6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    52ea:	920b      	str	r2, [sp, #44]	; 0x2c
    52ec:	9113      	str	r1, [sp, #76]	; 0x4c
    52ee:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    52f2:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    52f6:	e62f      	b.n	4f58 <_vfprintf_r+0x690>
    52f8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    52fc:	9216      	str	r2, [sp, #88]	; 0x58
    52fe:	f01c 0f20 	tst.w	ip, #32
    5302:	f47f aea3 	bne.w	504c <_vfprintf_r+0x784>
    5306:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5308:	f012 0f10 	tst.w	r2, #16
    530c:	f040 82f1 	bne.w	58f2 <_vfprintf_r+0x102a>
    5310:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5312:	f012 0f40 	tst.w	r2, #64	; 0x40
    5316:	f000 82ec 	beq.w	58f2 <_vfprintf_r+0x102a>
    531a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    531c:	f103 0c04 	add.w	ip, r3, #4
    5320:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5324:	f9b3 a000 	ldrsh.w	sl, [r3]
    5328:	46d2      	mov	sl, sl
    532a:	ea4f 7bea 	mov.w	fp, sl, asr #31
    532e:	e696      	b.n	505e <_vfprintf_r+0x796>
    5330:	990a      	ldr	r1, [sp, #40]	; 0x28
    5332:	9216      	str	r2, [sp, #88]	; 0x58
    5334:	f041 0110 	orr.w	r1, r1, #16
    5338:	910a      	str	r1, [sp, #40]	; 0x28
    533a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    533c:	f012 0320 	ands.w	r3, r2, #32
    5340:	f47f af11 	bne.w	5166 <_vfprintf_r+0x89e>
    5344:	990a      	ldr	r1, [sp, #40]	; 0x28
    5346:	f011 0210 	ands.w	r2, r1, #16
    534a:	f000 8354 	beq.w	59f6 <_vfprintf_r+0x112e>
    534e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5350:	f102 0c04 	add.w	ip, r2, #4
    5354:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5358:	6811      	ldr	r1, [r2, #0]
    535a:	1e0a      	subs	r2, r1, #0
    535c:	bf18      	it	ne
    535e:	2201      	movne	r2, #1
    5360:	468a      	mov	sl, r1
    5362:	f04f 0b00 	mov.w	fp, #0
    5366:	e441      	b.n	4bec <_vfprintf_r+0x324>
    5368:	9a16      	ldr	r2, [sp, #88]	; 0x58
    536a:	2a65      	cmp	r2, #101	; 0x65
    536c:	f340 8128 	ble.w	55c0 <_vfprintf_r+0xcf8>
    5370:	9812      	ldr	r0, [sp, #72]	; 0x48
    5372:	2200      	movs	r2, #0
    5374:	2300      	movs	r3, #0
    5376:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5378:	f007 ff48 	bl	d20c <__aeabi_dcmpeq>
    537c:	2800      	cmp	r0, #0
    537e:	f000 81be 	beq.w	56fe <_vfprintf_r+0xe36>
    5382:	2301      	movs	r3, #1
    5384:	6063      	str	r3, [r4, #4]
    5386:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    538a:	f64d 5364 	movw	r3, #56676	; 0xdd64
    538e:	f2c0 0300 	movt	r3, #0
    5392:	6023      	str	r3, [r4, #0]
    5394:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5398:	3201      	adds	r2, #1
    539a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    539e:	3301      	adds	r3, #1
    53a0:	2a07      	cmp	r2, #7
    53a2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    53a6:	bfd8      	it	le
    53a8:	f104 0308 	addle.w	r3, r4, #8
    53ac:	f300 839b 	bgt.w	5ae6 <_vfprintf_r+0x121e>
    53b0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    53b4:	981a      	ldr	r0, [sp, #104]	; 0x68
    53b6:	4282      	cmp	r2, r0
    53b8:	db04      	blt.n	53c4 <_vfprintf_r+0xafc>
    53ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    53bc:	f011 0f01 	tst.w	r1, #1
    53c0:	f43f ad49 	beq.w	4e56 <_vfprintf_r+0x58e>
    53c4:	2201      	movs	r2, #1
    53c6:	605a      	str	r2, [r3, #4]
    53c8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    53cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    53d0:	3201      	adds	r2, #1
    53d2:	981d      	ldr	r0, [sp, #116]	; 0x74
    53d4:	3101      	adds	r1, #1
    53d6:	2a07      	cmp	r2, #7
    53d8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    53dc:	6018      	str	r0, [r3, #0]
    53de:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    53e2:	f300 855f 	bgt.w	5ea4 <_vfprintf_r+0x15dc>
    53e6:	3308      	adds	r3, #8
    53e8:	991a      	ldr	r1, [sp, #104]	; 0x68
    53ea:	1e4f      	subs	r7, r1, #1
    53ec:	2f00      	cmp	r7, #0
    53ee:	f77f ad32 	ble.w	4e56 <_vfprintf_r+0x58e>
    53f2:	2f10      	cmp	r7, #16
    53f4:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 592c <_vfprintf_r+0x1064>
    53f8:	f340 82ea 	ble.w	59d0 <_vfprintf_r+0x1108>
    53fc:	4642      	mov	r2, r8
    53fe:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5402:	46a8      	mov	r8, r5
    5404:	2410      	movs	r4, #16
    5406:	f10a 0a0c 	add.w	sl, sl, #12
    540a:	4615      	mov	r5, r2
    540c:	e003      	b.n	5416 <_vfprintf_r+0xb4e>
    540e:	3f10      	subs	r7, #16
    5410:	2f10      	cmp	r7, #16
    5412:	f340 82da 	ble.w	59ca <_vfprintf_r+0x1102>
    5416:	605c      	str	r4, [r3, #4]
    5418:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    541c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5420:	3201      	adds	r2, #1
    5422:	601d      	str	r5, [r3, #0]
    5424:	3110      	adds	r1, #16
    5426:	2a07      	cmp	r2, #7
    5428:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    542c:	f103 0308 	add.w	r3, r3, #8
    5430:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5434:	ddeb      	ble.n	540e <_vfprintf_r+0xb46>
    5436:	4648      	mov	r0, r9
    5438:	4631      	mov	r1, r6
    543a:	4652      	mov	r2, sl
    543c:	f7ff fa36 	bl	48ac <__sprint_r>
    5440:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5444:	3304      	adds	r3, #4
    5446:	2800      	cmp	r0, #0
    5448:	d0e1      	beq.n	540e <_vfprintf_r+0xb46>
    544a:	f7ff bb5d 	b.w	4b08 <_vfprintf_r+0x240>
    544e:	b97b      	cbnz	r3, 5470 <_vfprintf_r+0xba8>
    5450:	990a      	ldr	r1, [sp, #40]	; 0x28
    5452:	f011 0f01 	tst.w	r1, #1
    5456:	d00b      	beq.n	5470 <_vfprintf_r+0xba8>
    5458:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    545c:	2330      	movs	r3, #48	; 0x30
    545e:	3204      	adds	r2, #4
    5460:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    5464:	3227      	adds	r2, #39	; 0x27
    5466:	2301      	movs	r3, #1
    5468:	9213      	str	r2, [sp, #76]	; 0x4c
    546a:	9310      	str	r3, [sp, #64]	; 0x40
    546c:	f7ff bbf3 	b.w	4c56 <_vfprintf_r+0x38e>
    5470:	9818      	ldr	r0, [sp, #96]	; 0x60
    5472:	2100      	movs	r1, #0
    5474:	9110      	str	r1, [sp, #64]	; 0x40
    5476:	9013      	str	r0, [sp, #76]	; 0x4c
    5478:	f7ff bbed 	b.w	4c56 <_vfprintf_r+0x38e>
    547c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    547e:	990c      	ldr	r1, [sp, #48]	; 0x30
    5480:	1a47      	subs	r7, r0, r1
    5482:	2f00      	cmp	r7, #0
    5484:	f77f ac84 	ble.w	4d90 <_vfprintf_r+0x4c8>
    5488:	2f10      	cmp	r7, #16
    548a:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 592c <_vfprintf_r+0x1064>
    548e:	dd2e      	ble.n	54ee <_vfprintf_r+0xc26>
    5490:	4643      	mov	r3, r8
    5492:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5496:	46a8      	mov	r8, r5
    5498:	f04f 0a10 	mov.w	sl, #16
    549c:	f10b 0b0c 	add.w	fp, fp, #12
    54a0:	461d      	mov	r5, r3
    54a2:	e002      	b.n	54aa <_vfprintf_r+0xbe2>
    54a4:	3f10      	subs	r7, #16
    54a6:	2f10      	cmp	r7, #16
    54a8:	dd1e      	ble.n	54e8 <_vfprintf_r+0xc20>
    54aa:	f8c4 a004 	str.w	sl, [r4, #4]
    54ae:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    54b2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    54b6:	3301      	adds	r3, #1
    54b8:	6025      	str	r5, [r4, #0]
    54ba:	3210      	adds	r2, #16
    54bc:	2b07      	cmp	r3, #7
    54be:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    54c2:	f104 0408 	add.w	r4, r4, #8
    54c6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    54ca:	ddeb      	ble.n	54a4 <_vfprintf_r+0xbdc>
    54cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    54d0:	4648      	mov	r0, r9
    54d2:	4631      	mov	r1, r6
    54d4:	465a      	mov	r2, fp
    54d6:	3404      	adds	r4, #4
    54d8:	f7ff f9e8 	bl	48ac <__sprint_r>
    54dc:	2800      	cmp	r0, #0
    54de:	f47f ab13 	bne.w	4b08 <_vfprintf_r+0x240>
    54e2:	3f10      	subs	r7, #16
    54e4:	2f10      	cmp	r7, #16
    54e6:	dce0      	bgt.n	54aa <_vfprintf_r+0xbe2>
    54e8:	462b      	mov	r3, r5
    54ea:	4645      	mov	r5, r8
    54ec:	4698      	mov	r8, r3
    54ee:	6067      	str	r7, [r4, #4]
    54f0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    54f4:	f8c4 8000 	str.w	r8, [r4]
    54f8:	1c5a      	adds	r2, r3, #1
    54fa:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    54fe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5502:	19db      	adds	r3, r3, r7
    5504:	2a07      	cmp	r2, #7
    5506:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    550a:	f300 823a 	bgt.w	5982 <_vfprintf_r+0x10ba>
    550e:	3408      	adds	r4, #8
    5510:	e43e      	b.n	4d90 <_vfprintf_r+0x4c8>
    5512:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5514:	6063      	str	r3, [r4, #4]
    5516:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    551a:	6021      	str	r1, [r4, #0]
    551c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5520:	3201      	adds	r2, #1
    5522:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5526:	18cb      	adds	r3, r1, r3
    5528:	2a07      	cmp	r2, #7
    552a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    552e:	f300 8549 	bgt.w	5fc4 <_vfprintf_r+0x16fc>
    5532:	3408      	adds	r4, #8
    5534:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    5536:	2301      	movs	r3, #1
    5538:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    553c:	6063      	str	r3, [r4, #4]
    553e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5542:	6022      	str	r2, [r4, #0]
    5544:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5548:	3301      	adds	r3, #1
    554a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    554e:	3201      	adds	r2, #1
    5550:	2b07      	cmp	r3, #7
    5552:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5556:	bfd8      	it	le
    5558:	f104 0308 	addle.w	r3, r4, #8
    555c:	f300 8523 	bgt.w	5fa6 <_vfprintf_r+0x16de>
    5560:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5562:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    5566:	19c7      	adds	r7, r0, r7
    5568:	981a      	ldr	r0, [sp, #104]	; 0x68
    556a:	601f      	str	r7, [r3, #0]
    556c:	1a81      	subs	r1, r0, r2
    556e:	6059      	str	r1, [r3, #4]
    5570:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5574:	1a8a      	subs	r2, r1, r2
    5576:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    557a:	1812      	adds	r2, r2, r0
    557c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5580:	3101      	adds	r1, #1
    5582:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    5586:	2907      	cmp	r1, #7
    5588:	f340 8232 	ble.w	59f0 <_vfprintf_r+0x1128>
    558c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5590:	4648      	mov	r0, r9
    5592:	4631      	mov	r1, r6
    5594:	320c      	adds	r2, #12
    5596:	f7ff f989 	bl	48ac <__sprint_r>
    559a:	2800      	cmp	r0, #0
    559c:	f47f aab4 	bne.w	4b08 <_vfprintf_r+0x240>
    55a0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    55a4:	3304      	adds	r3, #4
    55a6:	e456      	b.n	4e56 <_vfprintf_r+0x58e>
    55a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    55ac:	4648      	mov	r0, r9
    55ae:	4631      	mov	r1, r6
    55b0:	320c      	adds	r2, #12
    55b2:	f7ff f97b 	bl	48ac <__sprint_r>
    55b6:	2800      	cmp	r0, #0
    55b8:	f43f acb4 	beq.w	4f24 <_vfprintf_r+0x65c>
    55bc:	f7ff baa4 	b.w	4b08 <_vfprintf_r+0x240>
    55c0:	991a      	ldr	r1, [sp, #104]	; 0x68
    55c2:	2901      	cmp	r1, #1
    55c4:	dd4c      	ble.n	5660 <_vfprintf_r+0xd98>
    55c6:	2301      	movs	r3, #1
    55c8:	6063      	str	r3, [r4, #4]
    55ca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    55ce:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    55d2:	3301      	adds	r3, #1
    55d4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    55d6:	3201      	adds	r2, #1
    55d8:	2b07      	cmp	r3, #7
    55da:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    55de:	6020      	str	r0, [r4, #0]
    55e0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    55e4:	f300 81b2 	bgt.w	594c <_vfprintf_r+0x1084>
    55e8:	3408      	adds	r4, #8
    55ea:	2301      	movs	r3, #1
    55ec:	6063      	str	r3, [r4, #4]
    55ee:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    55f2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    55f6:	3301      	adds	r3, #1
    55f8:	991d      	ldr	r1, [sp, #116]	; 0x74
    55fa:	3201      	adds	r2, #1
    55fc:	2b07      	cmp	r3, #7
    55fe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5602:	6021      	str	r1, [r4, #0]
    5604:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5608:	f300 8192 	bgt.w	5930 <_vfprintf_r+0x1068>
    560c:	3408      	adds	r4, #8
    560e:	9812      	ldr	r0, [sp, #72]	; 0x48
    5610:	2200      	movs	r2, #0
    5612:	2300      	movs	r3, #0
    5614:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5616:	f007 fdf9 	bl	d20c <__aeabi_dcmpeq>
    561a:	2800      	cmp	r0, #0
    561c:	f040 811d 	bne.w	585a <_vfprintf_r+0xf92>
    5620:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    5622:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5624:	1e5a      	subs	r2, r3, #1
    5626:	6062      	str	r2, [r4, #4]
    5628:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    562c:	1c41      	adds	r1, r0, #1
    562e:	6021      	str	r1, [r4, #0]
    5630:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5634:	3301      	adds	r3, #1
    5636:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    563a:	188a      	adds	r2, r1, r2
    563c:	2b07      	cmp	r3, #7
    563e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5642:	dc21      	bgt.n	5688 <_vfprintf_r+0xdc0>
    5644:	3408      	adds	r4, #8
    5646:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    5648:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    564c:	981c      	ldr	r0, [sp, #112]	; 0x70
    564e:	6022      	str	r2, [r4, #0]
    5650:	6063      	str	r3, [r4, #4]
    5652:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5656:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    565a:	3301      	adds	r3, #1
    565c:	f7ff bbf0 	b.w	4e40 <_vfprintf_r+0x578>
    5660:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5662:	f012 0f01 	tst.w	r2, #1
    5666:	d1ae      	bne.n	55c6 <_vfprintf_r+0xcfe>
    5668:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    566a:	2301      	movs	r3, #1
    566c:	6063      	str	r3, [r4, #4]
    566e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5672:	6022      	str	r2, [r4, #0]
    5674:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5678:	3301      	adds	r3, #1
    567a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    567e:	3201      	adds	r2, #1
    5680:	2b07      	cmp	r3, #7
    5682:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5686:	dddd      	ble.n	5644 <_vfprintf_r+0xd7c>
    5688:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    568c:	4648      	mov	r0, r9
    568e:	4631      	mov	r1, r6
    5690:	320c      	adds	r2, #12
    5692:	f7ff f90b 	bl	48ac <__sprint_r>
    5696:	2800      	cmp	r0, #0
    5698:	f47f aa36 	bne.w	4b08 <_vfprintf_r+0x240>
    569c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    56a0:	3404      	adds	r4, #4
    56a2:	e7d0      	b.n	5646 <_vfprintf_r+0xd7e>
    56a4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    56a8:	4648      	mov	r0, r9
    56aa:	4631      	mov	r1, r6
    56ac:	320c      	adds	r2, #12
    56ae:	f7ff f8fd 	bl	48ac <__sprint_r>
    56b2:	2800      	cmp	r0, #0
    56b4:	f47f aa28 	bne.w	4b08 <_vfprintf_r+0x240>
    56b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    56bc:	3404      	adds	r4, #4
    56be:	f7ff bbb0 	b.w	4e22 <_vfprintf_r+0x55a>
    56c2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    56c6:	4648      	mov	r0, r9
    56c8:	4631      	mov	r1, r6
    56ca:	320c      	adds	r2, #12
    56cc:	f7ff f8ee 	bl	48ac <__sprint_r>
    56d0:	2800      	cmp	r0, #0
    56d2:	f47f aa19 	bne.w	4b08 <_vfprintf_r+0x240>
    56d6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    56da:	3404      	adds	r4, #4
    56dc:	f7ff bb3c 	b.w	4d58 <_vfprintf_r+0x490>
    56e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    56e4:	4648      	mov	r0, r9
    56e6:	4631      	mov	r1, r6
    56e8:	320c      	adds	r2, #12
    56ea:	f7ff f8df 	bl	48ac <__sprint_r>
    56ee:	2800      	cmp	r0, #0
    56f0:	f47f aa0a 	bne.w	4b08 <_vfprintf_r+0x240>
    56f4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    56f8:	3404      	adds	r4, #4
    56fa:	f7ff bb43 	b.w	4d84 <_vfprintf_r+0x4bc>
    56fe:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    5702:	2b00      	cmp	r3, #0
    5704:	f340 81fd 	ble.w	5b02 <_vfprintf_r+0x123a>
    5708:	991a      	ldr	r1, [sp, #104]	; 0x68
    570a:	428b      	cmp	r3, r1
    570c:	f6ff af01 	blt.w	5512 <_vfprintf_r+0xc4a>
    5710:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5712:	6061      	str	r1, [r4, #4]
    5714:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5718:	6022      	str	r2, [r4, #0]
    571a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    571e:	3301      	adds	r3, #1
    5720:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5724:	1852      	adds	r2, r2, r1
    5726:	2b07      	cmp	r3, #7
    5728:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    572c:	bfd8      	it	le
    572e:	f104 0308 	addle.w	r3, r4, #8
    5732:	f300 8429 	bgt.w	5f88 <_vfprintf_r+0x16c0>
    5736:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    573a:	981a      	ldr	r0, [sp, #104]	; 0x68
    573c:	1a24      	subs	r4, r4, r0
    573e:	2c00      	cmp	r4, #0
    5740:	f340 81b3 	ble.w	5aaa <_vfprintf_r+0x11e2>
    5744:	2c10      	cmp	r4, #16
    5746:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 592c <_vfprintf_r+0x1064>
    574a:	f340 819d 	ble.w	5a88 <_vfprintf_r+0x11c0>
    574e:	4642      	mov	r2, r8
    5750:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5754:	46a8      	mov	r8, r5
    5756:	2710      	movs	r7, #16
    5758:	f10a 0a0c 	add.w	sl, sl, #12
    575c:	4615      	mov	r5, r2
    575e:	e003      	b.n	5768 <_vfprintf_r+0xea0>
    5760:	3c10      	subs	r4, #16
    5762:	2c10      	cmp	r4, #16
    5764:	f340 818d 	ble.w	5a82 <_vfprintf_r+0x11ba>
    5768:	605f      	str	r7, [r3, #4]
    576a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    576e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5772:	3201      	adds	r2, #1
    5774:	601d      	str	r5, [r3, #0]
    5776:	3110      	adds	r1, #16
    5778:	2a07      	cmp	r2, #7
    577a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    577e:	f103 0308 	add.w	r3, r3, #8
    5782:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5786:	ddeb      	ble.n	5760 <_vfprintf_r+0xe98>
    5788:	4648      	mov	r0, r9
    578a:	4631      	mov	r1, r6
    578c:	4652      	mov	r2, sl
    578e:	f7ff f88d 	bl	48ac <__sprint_r>
    5792:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5796:	3304      	adds	r3, #4
    5798:	2800      	cmp	r0, #0
    579a:	d0e1      	beq.n	5760 <_vfprintf_r+0xe98>
    579c:	f7ff b9b4 	b.w	4b08 <_vfprintf_r+0x240>
    57a0:	9a18      	ldr	r2, [sp, #96]	; 0x60
    57a2:	9819      	ldr	r0, [sp, #100]	; 0x64
    57a4:	4613      	mov	r3, r2
    57a6:	9213      	str	r2, [sp, #76]	; 0x4c
    57a8:	f00a 020f 	and.w	r2, sl, #15
    57ac:	ea4f 111a 	mov.w	r1, sl, lsr #4
    57b0:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    57b4:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    57b8:	5c82      	ldrb	r2, [r0, r2]
    57ba:	468a      	mov	sl, r1
    57bc:	46e3      	mov	fp, ip
    57be:	ea5a 0c0b 	orrs.w	ip, sl, fp
    57c2:	f803 2d01 	strb.w	r2, [r3, #-1]!
    57c6:	d1ef      	bne.n	57a8 <_vfprintf_r+0xee0>
    57c8:	9818      	ldr	r0, [sp, #96]	; 0x60
    57ca:	9313      	str	r3, [sp, #76]	; 0x4c
    57cc:	1ac0      	subs	r0, r0, r3
    57ce:	9010      	str	r0, [sp, #64]	; 0x40
    57d0:	f7ff ba41 	b.w	4c56 <_vfprintf_r+0x38e>
    57d4:	2209      	movs	r2, #9
    57d6:	2300      	movs	r3, #0
    57d8:	4552      	cmp	r2, sl
    57da:	eb73 000b 	sbcs.w	r0, r3, fp
    57de:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    57e2:	d21f      	bcs.n	5824 <_vfprintf_r+0xf5c>
    57e4:	4623      	mov	r3, r4
    57e6:	4644      	mov	r4, r8
    57e8:	46b8      	mov	r8, r7
    57ea:	461f      	mov	r7, r3
    57ec:	4650      	mov	r0, sl
    57ee:	4659      	mov	r1, fp
    57f0:	220a      	movs	r2, #10
    57f2:	2300      	movs	r3, #0
    57f4:	f007 fe4a 	bl	d48c <__aeabi_uldivmod>
    57f8:	2300      	movs	r3, #0
    57fa:	4650      	mov	r0, sl
    57fc:	4659      	mov	r1, fp
    57fe:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    5802:	220a      	movs	r2, #10
    5804:	f804 cd01 	strb.w	ip, [r4, #-1]!
    5808:	f007 fe40 	bl	d48c <__aeabi_uldivmod>
    580c:	2209      	movs	r2, #9
    580e:	2300      	movs	r3, #0
    5810:	4682      	mov	sl, r0
    5812:	468b      	mov	fp, r1
    5814:	4552      	cmp	r2, sl
    5816:	eb73 030b 	sbcs.w	r3, r3, fp
    581a:	d3e7      	bcc.n	57ec <_vfprintf_r+0xf24>
    581c:	463b      	mov	r3, r7
    581e:	4647      	mov	r7, r8
    5820:	46a0      	mov	r8, r4
    5822:	461c      	mov	r4, r3
    5824:	f108 30ff 	add.w	r0, r8, #4294967295
    5828:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    582c:	9013      	str	r0, [sp, #76]	; 0x4c
    582e:	f808 ac01 	strb.w	sl, [r8, #-1]
    5832:	9918      	ldr	r1, [sp, #96]	; 0x60
    5834:	1a09      	subs	r1, r1, r0
    5836:	9110      	str	r1, [sp, #64]	; 0x40
    5838:	f7ff ba0d 	b.w	4c56 <_vfprintf_r+0x38e>
    583c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5840:	4648      	mov	r0, r9
    5842:	4631      	mov	r1, r6
    5844:	320c      	adds	r2, #12
    5846:	f7ff f831 	bl	48ac <__sprint_r>
    584a:	2800      	cmp	r0, #0
    584c:	f47f a95c 	bne.w	4b08 <_vfprintf_r+0x240>
    5850:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5854:	3404      	adds	r4, #4
    5856:	f7ff ba68 	b.w	4d2a <_vfprintf_r+0x462>
    585a:	991a      	ldr	r1, [sp, #104]	; 0x68
    585c:	1e4f      	subs	r7, r1, #1
    585e:	2f00      	cmp	r7, #0
    5860:	f77f aef1 	ble.w	5646 <_vfprintf_r+0xd7e>
    5864:	2f10      	cmp	r7, #16
    5866:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 592c <_vfprintf_r+0x1064>
    586a:	dd4e      	ble.n	590a <_vfprintf_r+0x1042>
    586c:	4643      	mov	r3, r8
    586e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5872:	46a8      	mov	r8, r5
    5874:	f04f 0a10 	mov.w	sl, #16
    5878:	f10b 0b0c 	add.w	fp, fp, #12
    587c:	461d      	mov	r5, r3
    587e:	e002      	b.n	5886 <_vfprintf_r+0xfbe>
    5880:	3f10      	subs	r7, #16
    5882:	2f10      	cmp	r7, #16
    5884:	dd3e      	ble.n	5904 <_vfprintf_r+0x103c>
    5886:	f8c4 a004 	str.w	sl, [r4, #4]
    588a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    588e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5892:	3301      	adds	r3, #1
    5894:	6025      	str	r5, [r4, #0]
    5896:	3210      	adds	r2, #16
    5898:	2b07      	cmp	r3, #7
    589a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    589e:	f104 0408 	add.w	r4, r4, #8
    58a2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    58a6:	ddeb      	ble.n	5880 <_vfprintf_r+0xfb8>
    58a8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    58ac:	4648      	mov	r0, r9
    58ae:	4631      	mov	r1, r6
    58b0:	465a      	mov	r2, fp
    58b2:	3404      	adds	r4, #4
    58b4:	f7fe fffa 	bl	48ac <__sprint_r>
    58b8:	2800      	cmp	r0, #0
    58ba:	d0e1      	beq.n	5880 <_vfprintf_r+0xfb8>
    58bc:	f7ff b924 	b.w	4b08 <_vfprintf_r+0x240>
    58c0:	9816      	ldr	r0, [sp, #88]	; 0x58
    58c2:	2130      	movs	r1, #48	; 0x30
    58c4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    58c8:	2201      	movs	r2, #1
    58ca:	2302      	movs	r3, #2
    58cc:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    58d0:	f04c 0c02 	orr.w	ip, ip, #2
    58d4:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    58d8:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    58dc:	f7ff b986 	b.w	4bec <_vfprintf_r+0x324>
    58e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    58e2:	1d01      	adds	r1, r0, #4
    58e4:	6803      	ldr	r3, [r0, #0]
    58e6:	910b      	str	r1, [sp, #44]	; 0x2c
    58e8:	469a      	mov	sl, r3
    58ea:	f04f 0b00 	mov.w	fp, #0
    58ee:	f7ff b973 	b.w	4bd8 <_vfprintf_r+0x310>
    58f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    58f4:	1d01      	adds	r1, r0, #4
    58f6:	6803      	ldr	r3, [r0, #0]
    58f8:	910b      	str	r1, [sp, #44]	; 0x2c
    58fa:	469a      	mov	sl, r3
    58fc:	ea4f 7bea 	mov.w	fp, sl, asr #31
    5900:	f7ff bbad 	b.w	505e <_vfprintf_r+0x796>
    5904:	462b      	mov	r3, r5
    5906:	4645      	mov	r5, r8
    5908:	4698      	mov	r8, r3
    590a:	6067      	str	r7, [r4, #4]
    590c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5910:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5914:	3301      	adds	r3, #1
    5916:	f8c4 8000 	str.w	r8, [r4]
    591a:	19d2      	adds	r2, r2, r7
    591c:	2b07      	cmp	r3, #7
    591e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5922:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5926:	f77f ae8d 	ble.w	5644 <_vfprintf_r+0xd7c>
    592a:	e6ad      	b.n	5688 <_vfprintf_r+0xdc0>
    592c:	0000dd14 	.word	0x0000dd14
    5930:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5934:	4648      	mov	r0, r9
    5936:	4631      	mov	r1, r6
    5938:	320c      	adds	r2, #12
    593a:	f7fe ffb7 	bl	48ac <__sprint_r>
    593e:	2800      	cmp	r0, #0
    5940:	f47f a8e2 	bne.w	4b08 <_vfprintf_r+0x240>
    5944:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5948:	3404      	adds	r4, #4
    594a:	e660      	b.n	560e <_vfprintf_r+0xd46>
    594c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5950:	4648      	mov	r0, r9
    5952:	4631      	mov	r1, r6
    5954:	320c      	adds	r2, #12
    5956:	f7fe ffa9 	bl	48ac <__sprint_r>
    595a:	2800      	cmp	r0, #0
    595c:	f47f a8d4 	bne.w	4b08 <_vfprintf_r+0x240>
    5960:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5964:	3404      	adds	r4, #4
    5966:	e640      	b.n	55ea <_vfprintf_r+0xd22>
    5968:	2830      	cmp	r0, #48	; 0x30
    596a:	f000 82ec 	beq.w	5f46 <_vfprintf_r+0x167e>
    596e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5970:	2330      	movs	r3, #48	; 0x30
    5972:	f800 3d01 	strb.w	r3, [r0, #-1]!
    5976:	9918      	ldr	r1, [sp, #96]	; 0x60
    5978:	9013      	str	r0, [sp, #76]	; 0x4c
    597a:	1a09      	subs	r1, r1, r0
    597c:	9110      	str	r1, [sp, #64]	; 0x40
    597e:	f7ff b96a 	b.w	4c56 <_vfprintf_r+0x38e>
    5982:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5986:	4648      	mov	r0, r9
    5988:	4631      	mov	r1, r6
    598a:	320c      	adds	r2, #12
    598c:	f7fe ff8e 	bl	48ac <__sprint_r>
    5990:	2800      	cmp	r0, #0
    5992:	f47f a8b9 	bne.w	4b08 <_vfprintf_r+0x240>
    5996:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    599a:	3404      	adds	r4, #4
    599c:	f7ff b9f8 	b.w	4d90 <_vfprintf_r+0x4c8>
    59a0:	f1da 0a00 	rsbs	sl, sl, #0
    59a4:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    59a8:	232d      	movs	r3, #45	; 0x2d
    59aa:	ea5a 0c0b 	orrs.w	ip, sl, fp
    59ae:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    59b2:	bf0c      	ite	eq
    59b4:	2200      	moveq	r2, #0
    59b6:	2201      	movne	r2, #1
    59b8:	2301      	movs	r3, #1
    59ba:	f7ff b91b 	b.w	4bf4 <_vfprintf_r+0x32c>
    59be:	990b      	ldr	r1, [sp, #44]	; 0x2c
    59c0:	462b      	mov	r3, r5
    59c2:	782a      	ldrb	r2, [r5, #0]
    59c4:	910b      	str	r1, [sp, #44]	; 0x2c
    59c6:	f7ff b82a 	b.w	4a1e <_vfprintf_r+0x156>
    59ca:	462a      	mov	r2, r5
    59cc:	4645      	mov	r5, r8
    59ce:	4690      	mov	r8, r2
    59d0:	605f      	str	r7, [r3, #4]
    59d2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    59d6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    59da:	3201      	adds	r2, #1
    59dc:	f8c3 8000 	str.w	r8, [r3]
    59e0:	19c9      	adds	r1, r1, r7
    59e2:	2a07      	cmp	r2, #7
    59e4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    59e8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    59ec:	f73f adce 	bgt.w	558c <_vfprintf_r+0xcc4>
    59f0:	3308      	adds	r3, #8
    59f2:	f7ff ba30 	b.w	4e56 <_vfprintf_r+0x58e>
    59f6:	980a      	ldr	r0, [sp, #40]	; 0x28
    59f8:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    59fc:	f000 81ed 	beq.w	5dda <_vfprintf_r+0x1512>
    5a00:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5a02:	4613      	mov	r3, r2
    5a04:	1d0a      	adds	r2, r1, #4
    5a06:	920b      	str	r2, [sp, #44]	; 0x2c
    5a08:	f8b1 a000 	ldrh.w	sl, [r1]
    5a0c:	f1ba 0200 	subs.w	r2, sl, #0
    5a10:	bf18      	it	ne
    5a12:	2201      	movne	r2, #1
    5a14:	46d2      	mov	sl, sl
    5a16:	f04f 0b00 	mov.w	fp, #0
    5a1a:	f7ff b8e7 	b.w	4bec <_vfprintf_r+0x324>
    5a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5a20:	f013 0f40 	tst.w	r3, #64	; 0x40
    5a24:	f000 81cc 	beq.w	5dc0 <_vfprintf_r+0x14f8>
    5a28:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5a2a:	2301      	movs	r3, #1
    5a2c:	1d01      	adds	r1, r0, #4
    5a2e:	910b      	str	r1, [sp, #44]	; 0x2c
    5a30:	f8b0 a000 	ldrh.w	sl, [r0]
    5a34:	f1ba 0200 	subs.w	r2, sl, #0
    5a38:	bf18      	it	ne
    5a3a:	2201      	movne	r2, #1
    5a3c:	46d2      	mov	sl, sl
    5a3e:	f04f 0b00 	mov.w	fp, #0
    5a42:	f7ff b8d3 	b.w	4bec <_vfprintf_r+0x324>
    5a46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5a48:	f013 0f10 	tst.w	r3, #16
    5a4c:	f000 81a4 	beq.w	5d98 <_vfprintf_r+0x14d0>
    5a50:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5a52:	9911      	ldr	r1, [sp, #68]	; 0x44
    5a54:	f100 0a04 	add.w	sl, r0, #4
    5a58:	6803      	ldr	r3, [r0, #0]
    5a5a:	6019      	str	r1, [r3, #0]
    5a5c:	f7fe bf9c 	b.w	4998 <_vfprintf_r+0xd0>
    5a60:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5a62:	1dc3      	adds	r3, r0, #7
    5a64:	f023 0307 	bic.w	r3, r3, #7
    5a68:	f103 0108 	add.w	r1, r3, #8
    5a6c:	910b      	str	r1, [sp, #44]	; 0x2c
    5a6e:	f8d3 8004 	ldr.w	r8, [r3, #4]
    5a72:	f8d3 a000 	ldr.w	sl, [r3]
    5a76:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    5a7a:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    5a7e:	f7ff bb11 	b.w	50a4 <_vfprintf_r+0x7dc>
    5a82:	462a      	mov	r2, r5
    5a84:	4645      	mov	r5, r8
    5a86:	4690      	mov	r8, r2
    5a88:	605c      	str	r4, [r3, #4]
    5a8a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5a8e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5a92:	3201      	adds	r2, #1
    5a94:	f8c3 8000 	str.w	r8, [r3]
    5a98:	1909      	adds	r1, r1, r4
    5a9a:	2a07      	cmp	r2, #7
    5a9c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5aa0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5aa4:	f300 82ea 	bgt.w	607c <_vfprintf_r+0x17b4>
    5aa8:	3308      	adds	r3, #8
    5aaa:	990a      	ldr	r1, [sp, #40]	; 0x28
    5aac:	f011 0f01 	tst.w	r1, #1
    5ab0:	f43f a9d1 	beq.w	4e56 <_vfprintf_r+0x58e>
    5ab4:	2201      	movs	r2, #1
    5ab6:	605a      	str	r2, [r3, #4]
    5ab8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5abc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5ac0:	3201      	adds	r2, #1
    5ac2:	981d      	ldr	r0, [sp, #116]	; 0x74
    5ac4:	3101      	adds	r1, #1
    5ac6:	2a07      	cmp	r2, #7
    5ac8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5acc:	6018      	str	r0, [r3, #0]
    5ace:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5ad2:	f73f ad5b 	bgt.w	558c <_vfprintf_r+0xcc4>
    5ad6:	3308      	adds	r3, #8
    5ad8:	f7ff b9bd 	b.w	4e56 <_vfprintf_r+0x58e>
    5adc:	232d      	movs	r3, #45	; 0x2d
    5ade:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    5ae2:	f7ff baf2 	b.w	50ca <_vfprintf_r+0x802>
    5ae6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5aea:	4648      	mov	r0, r9
    5aec:	4631      	mov	r1, r6
    5aee:	320c      	adds	r2, #12
    5af0:	f7fe fedc 	bl	48ac <__sprint_r>
    5af4:	2800      	cmp	r0, #0
    5af6:	f47f a807 	bne.w	4b08 <_vfprintf_r+0x240>
    5afa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5afe:	3304      	adds	r3, #4
    5b00:	e456      	b.n	53b0 <_vfprintf_r+0xae8>
    5b02:	2301      	movs	r3, #1
    5b04:	6063      	str	r3, [r4, #4]
    5b06:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5b0a:	f64d 5364 	movw	r3, #56676	; 0xdd64
    5b0e:	f2c0 0300 	movt	r3, #0
    5b12:	6023      	str	r3, [r4, #0]
    5b14:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5b18:	3201      	adds	r2, #1
    5b1a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5b1e:	3301      	adds	r3, #1
    5b20:	2a07      	cmp	r2, #7
    5b22:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5b26:	bfd8      	it	le
    5b28:	f104 0308 	addle.w	r3, r4, #8
    5b2c:	f300 8187 	bgt.w	5e3e <_vfprintf_r+0x1576>
    5b30:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    5b34:	b93a      	cbnz	r2, 5b46 <_vfprintf_r+0x127e>
    5b36:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    5b38:	b92a      	cbnz	r2, 5b46 <_vfprintf_r+0x127e>
    5b3a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5b3e:	f01c 0f01 	tst.w	ip, #1
    5b42:	f43f a988 	beq.w	4e56 <_vfprintf_r+0x58e>
    5b46:	2201      	movs	r2, #1
    5b48:	605a      	str	r2, [r3, #4]
    5b4a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5b4e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5b52:	3201      	adds	r2, #1
    5b54:	981d      	ldr	r0, [sp, #116]	; 0x74
    5b56:	3101      	adds	r1, #1
    5b58:	2a07      	cmp	r2, #7
    5b5a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5b5e:	6018      	str	r0, [r3, #0]
    5b60:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5b64:	f300 8179 	bgt.w	5e5a <_vfprintf_r+0x1592>
    5b68:	3308      	adds	r3, #8
    5b6a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    5b6e:	427f      	negs	r7, r7
    5b70:	2f00      	cmp	r7, #0
    5b72:	f340 81b3 	ble.w	5edc <_vfprintf_r+0x1614>
    5b76:	2f10      	cmp	r7, #16
    5b78:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 61cc <_vfprintf_r+0x1904>
    5b7c:	f340 81d2 	ble.w	5f24 <_vfprintf_r+0x165c>
    5b80:	4642      	mov	r2, r8
    5b82:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5b86:	46a8      	mov	r8, r5
    5b88:	2410      	movs	r4, #16
    5b8a:	f10a 0a0c 	add.w	sl, sl, #12
    5b8e:	4615      	mov	r5, r2
    5b90:	e003      	b.n	5b9a <_vfprintf_r+0x12d2>
    5b92:	3f10      	subs	r7, #16
    5b94:	2f10      	cmp	r7, #16
    5b96:	f340 81c2 	ble.w	5f1e <_vfprintf_r+0x1656>
    5b9a:	605c      	str	r4, [r3, #4]
    5b9c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5ba0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5ba4:	3201      	adds	r2, #1
    5ba6:	601d      	str	r5, [r3, #0]
    5ba8:	3110      	adds	r1, #16
    5baa:	2a07      	cmp	r2, #7
    5bac:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5bb0:	f103 0308 	add.w	r3, r3, #8
    5bb4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5bb8:	ddeb      	ble.n	5b92 <_vfprintf_r+0x12ca>
    5bba:	4648      	mov	r0, r9
    5bbc:	4631      	mov	r1, r6
    5bbe:	4652      	mov	r2, sl
    5bc0:	f7fe fe74 	bl	48ac <__sprint_r>
    5bc4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5bc8:	3304      	adds	r3, #4
    5bca:	2800      	cmp	r0, #0
    5bcc:	d0e1      	beq.n	5b92 <_vfprintf_r+0x12ca>
    5bce:	f7fe bf9b 	b.w	4b08 <_vfprintf_r+0x240>
    5bd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5bd4:	1c6b      	adds	r3, r5, #1
    5bd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5bd8:	f042 0220 	orr.w	r2, r2, #32
    5bdc:	920a      	str	r2, [sp, #40]	; 0x28
    5bde:	786a      	ldrb	r2, [r5, #1]
    5be0:	910b      	str	r1, [sp, #44]	; 0x2c
    5be2:	f7fe bf1c 	b.w	4a1e <_vfprintf_r+0x156>
    5be6:	4650      	mov	r0, sl
    5be8:	4641      	mov	r1, r8
    5bea:	f003 f911 	bl	8e10 <__isnand>
    5bee:	2800      	cmp	r0, #0
    5bf0:	f040 80ff 	bne.w	5df2 <_vfprintf_r+0x152a>
    5bf4:	f1b7 3fff 	cmp.w	r7, #4294967295
    5bf8:	f000 8251 	beq.w	609e <_vfprintf_r+0x17d6>
    5bfc:	9816      	ldr	r0, [sp, #88]	; 0x58
    5bfe:	2867      	cmp	r0, #103	; 0x67
    5c00:	bf14      	ite	ne
    5c02:	2300      	movne	r3, #0
    5c04:	2301      	moveq	r3, #1
    5c06:	2847      	cmp	r0, #71	; 0x47
    5c08:	bf08      	it	eq
    5c0a:	f043 0301 	orreq.w	r3, r3, #1
    5c0e:	b113      	cbz	r3, 5c16 <_vfprintf_r+0x134e>
    5c10:	2f00      	cmp	r7, #0
    5c12:	bf08      	it	eq
    5c14:	2701      	moveq	r7, #1
    5c16:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    5c1a:	4643      	mov	r3, r8
    5c1c:	4652      	mov	r2, sl
    5c1e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c20:	e9c0 2300 	strd	r2, r3, [r0]
    5c24:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    5c28:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    5c2c:	910a      	str	r1, [sp, #40]	; 0x28
    5c2e:	2b00      	cmp	r3, #0
    5c30:	f2c0 8264 	blt.w	60fc <_vfprintf_r+0x1834>
    5c34:	2100      	movs	r1, #0
    5c36:	9117      	str	r1, [sp, #92]	; 0x5c
    5c38:	9816      	ldr	r0, [sp, #88]	; 0x58
    5c3a:	2866      	cmp	r0, #102	; 0x66
    5c3c:	bf14      	ite	ne
    5c3e:	2300      	movne	r3, #0
    5c40:	2301      	moveq	r3, #1
    5c42:	2846      	cmp	r0, #70	; 0x46
    5c44:	bf08      	it	eq
    5c46:	f043 0301 	orreq.w	r3, r3, #1
    5c4a:	9310      	str	r3, [sp, #64]	; 0x40
    5c4c:	2b00      	cmp	r3, #0
    5c4e:	f000 81d1 	beq.w	5ff4 <_vfprintf_r+0x172c>
    5c52:	46bc      	mov	ip, r7
    5c54:	2303      	movs	r3, #3
    5c56:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    5c5a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    5c5e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    5c62:	4648      	mov	r0, r9
    5c64:	9300      	str	r3, [sp, #0]
    5c66:	9102      	str	r1, [sp, #8]
    5c68:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    5c6c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5c70:	310c      	adds	r1, #12
    5c72:	f8cd c004 	str.w	ip, [sp, #4]
    5c76:	9103      	str	r1, [sp, #12]
    5c78:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    5c7c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    5c80:	9104      	str	r1, [sp, #16]
    5c82:	f000 fbc5 	bl	6410 <_dtoa_r>
    5c86:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5c88:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    5c8c:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    5c90:	bf18      	it	ne
    5c92:	2301      	movne	r3, #1
    5c94:	2a47      	cmp	r2, #71	; 0x47
    5c96:	bf0c      	ite	eq
    5c98:	2300      	moveq	r3, #0
    5c9a:	f003 0301 	andne.w	r3, r3, #1
    5c9e:	9013      	str	r0, [sp, #76]	; 0x4c
    5ca0:	b933      	cbnz	r3, 5cb0 <_vfprintf_r+0x13e8>
    5ca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ca4:	f013 0f01 	tst.w	r3, #1
    5ca8:	bf08      	it	eq
    5caa:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    5cae:	d016      	beq.n	5cde <_vfprintf_r+0x1416>
    5cb0:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5cb2:	9910      	ldr	r1, [sp, #64]	; 0x40
    5cb4:	eb00 0b0c 	add.w	fp, r0, ip
    5cb8:	b131      	cbz	r1, 5cc8 <_vfprintf_r+0x1400>
    5cba:	7803      	ldrb	r3, [r0, #0]
    5cbc:	2b30      	cmp	r3, #48	; 0x30
    5cbe:	f000 80da 	beq.w	5e76 <_vfprintf_r+0x15ae>
    5cc2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    5cc6:	449b      	add	fp, r3
    5cc8:	4650      	mov	r0, sl
    5cca:	2200      	movs	r2, #0
    5ccc:	2300      	movs	r3, #0
    5cce:	4641      	mov	r1, r8
    5cd0:	f007 fa9c 	bl	d20c <__aeabi_dcmpeq>
    5cd4:	2800      	cmp	r0, #0
    5cd6:	f000 81c2 	beq.w	605e <_vfprintf_r+0x1796>
    5cda:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    5cde:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5ce0:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5ce2:	2a67      	cmp	r2, #103	; 0x67
    5ce4:	bf14      	ite	ne
    5ce6:	2300      	movne	r3, #0
    5ce8:	2301      	moveq	r3, #1
    5cea:	2a47      	cmp	r2, #71	; 0x47
    5cec:	bf08      	it	eq
    5cee:	f043 0301 	orreq.w	r3, r3, #1
    5cf2:	ebc0 000b 	rsb	r0, r0, fp
    5cf6:	901a      	str	r0, [sp, #104]	; 0x68
    5cf8:	2b00      	cmp	r3, #0
    5cfa:	f000 818a 	beq.w	6012 <_vfprintf_r+0x174a>
    5cfe:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    5d02:	f111 0f03 	cmn.w	r1, #3
    5d06:	9110      	str	r1, [sp, #64]	; 0x40
    5d08:	db02      	blt.n	5d10 <_vfprintf_r+0x1448>
    5d0a:	428f      	cmp	r7, r1
    5d0c:	f280 818c 	bge.w	6028 <_vfprintf_r+0x1760>
    5d10:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5d12:	3a02      	subs	r2, #2
    5d14:	9216      	str	r2, [sp, #88]	; 0x58
    5d16:	9910      	ldr	r1, [sp, #64]	; 0x40
    5d18:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5d1a:	1e4b      	subs	r3, r1, #1
    5d1c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    5d20:	2b00      	cmp	r3, #0
    5d22:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    5d26:	f2c0 8234 	blt.w	6192 <_vfprintf_r+0x18ca>
    5d2a:	222b      	movs	r2, #43	; 0x2b
    5d2c:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    5d30:	2b09      	cmp	r3, #9
    5d32:	f300 81b6 	bgt.w	60a2 <_vfprintf_r+0x17da>
    5d36:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    5d3a:	3330      	adds	r3, #48	; 0x30
    5d3c:	3204      	adds	r2, #4
    5d3e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    5d42:	2330      	movs	r3, #48	; 0x30
    5d44:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    5d48:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    5d4c:	981a      	ldr	r0, [sp, #104]	; 0x68
    5d4e:	991a      	ldr	r1, [sp, #104]	; 0x68
    5d50:	1ad3      	subs	r3, r2, r3
    5d52:	1818      	adds	r0, r3, r0
    5d54:	931c      	str	r3, [sp, #112]	; 0x70
    5d56:	2901      	cmp	r1, #1
    5d58:	9010      	str	r0, [sp, #64]	; 0x40
    5d5a:	f340 8210 	ble.w	617e <_vfprintf_r+0x18b6>
    5d5e:	9810      	ldr	r0, [sp, #64]	; 0x40
    5d60:	3001      	adds	r0, #1
    5d62:	9010      	str	r0, [sp, #64]	; 0x40
    5d64:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    5d68:	910c      	str	r1, [sp, #48]	; 0x30
    5d6a:	9817      	ldr	r0, [sp, #92]	; 0x5c
    5d6c:	2800      	cmp	r0, #0
    5d6e:	f000 816e 	beq.w	604e <_vfprintf_r+0x1786>
    5d72:	232d      	movs	r3, #45	; 0x2d
    5d74:	2100      	movs	r1, #0
    5d76:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    5d7a:	9117      	str	r1, [sp, #92]	; 0x5c
    5d7c:	f7fe bf74 	b.w	4c68 <_vfprintf_r+0x3a0>
    5d80:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5d82:	f04f 0c00 	mov.w	ip, #0
    5d86:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5d8a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    5d8e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    5d92:	920c      	str	r2, [sp, #48]	; 0x30
    5d94:	f7fe bf67 	b.w	4c66 <_vfprintf_r+0x39e>
    5d98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5d9a:	f012 0f40 	tst.w	r2, #64	; 0x40
    5d9e:	bf17      	itett	ne
    5da0:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    5da2:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    5da4:	9911      	ldrne	r1, [sp, #68]	; 0x44
    5da6:	f100 0a04 	addne.w	sl, r0, #4
    5daa:	bf11      	iteee	ne
    5dac:	6803      	ldrne	r3, [r0, #0]
    5dae:	f102 0a04 	addeq.w	sl, r2, #4
    5db2:	6813      	ldreq	r3, [r2, #0]
    5db4:	9811      	ldreq	r0, [sp, #68]	; 0x44
    5db6:	bf14      	ite	ne
    5db8:	8019      	strhne	r1, [r3, #0]
    5dba:	6018      	streq	r0, [r3, #0]
    5dbc:	f7fe bdec 	b.w	4998 <_vfprintf_r+0xd0>
    5dc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5dc2:	1d13      	adds	r3, r2, #4
    5dc4:	930b      	str	r3, [sp, #44]	; 0x2c
    5dc6:	6811      	ldr	r1, [r2, #0]
    5dc8:	2301      	movs	r3, #1
    5dca:	1e0a      	subs	r2, r1, #0
    5dcc:	bf18      	it	ne
    5dce:	2201      	movne	r2, #1
    5dd0:	468a      	mov	sl, r1
    5dd2:	f04f 0b00 	mov.w	fp, #0
    5dd6:	f7fe bf09 	b.w	4bec <_vfprintf_r+0x324>
    5dda:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5ddc:	1d02      	adds	r2, r0, #4
    5dde:	920b      	str	r2, [sp, #44]	; 0x2c
    5de0:	6801      	ldr	r1, [r0, #0]
    5de2:	1e0a      	subs	r2, r1, #0
    5de4:	bf18      	it	ne
    5de6:	2201      	movne	r2, #1
    5de8:	468a      	mov	sl, r1
    5dea:	f04f 0b00 	mov.w	fp, #0
    5dee:	f7fe befd 	b.w	4bec <_vfprintf_r+0x324>
    5df2:	f64d 5244 	movw	r2, #56644	; 0xdd44
    5df6:	f64d 5340 	movw	r3, #56640	; 0xdd40
    5dfa:	9916      	ldr	r1, [sp, #88]	; 0x58
    5dfc:	f2c0 0300 	movt	r3, #0
    5e00:	f2c0 0200 	movt	r2, #0
    5e04:	2003      	movs	r0, #3
    5e06:	2947      	cmp	r1, #71	; 0x47
    5e08:	bfd8      	it	le
    5e0a:	461a      	movle	r2, r3
    5e0c:	9213      	str	r2, [sp, #76]	; 0x4c
    5e0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5e10:	900c      	str	r0, [sp, #48]	; 0x30
    5e12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    5e16:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    5e1a:	920a      	str	r2, [sp, #40]	; 0x28
    5e1c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5e20:	9010      	str	r0, [sp, #64]	; 0x40
    5e22:	f7fe bf20 	b.w	4c66 <_vfprintf_r+0x39e>
    5e26:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5e2a:	4648      	mov	r0, r9
    5e2c:	4631      	mov	r1, r6
    5e2e:	320c      	adds	r2, #12
    5e30:	f7fe fd3c 	bl	48ac <__sprint_r>
    5e34:	2800      	cmp	r0, #0
    5e36:	f47e ae67 	bne.w	4b08 <_vfprintf_r+0x240>
    5e3a:	f7fe be62 	b.w	4b02 <_vfprintf_r+0x23a>
    5e3e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5e42:	4648      	mov	r0, r9
    5e44:	4631      	mov	r1, r6
    5e46:	320c      	adds	r2, #12
    5e48:	f7fe fd30 	bl	48ac <__sprint_r>
    5e4c:	2800      	cmp	r0, #0
    5e4e:	f47e ae5b 	bne.w	4b08 <_vfprintf_r+0x240>
    5e52:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5e56:	3304      	adds	r3, #4
    5e58:	e66a      	b.n	5b30 <_vfprintf_r+0x1268>
    5e5a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5e5e:	4648      	mov	r0, r9
    5e60:	4631      	mov	r1, r6
    5e62:	320c      	adds	r2, #12
    5e64:	f7fe fd22 	bl	48ac <__sprint_r>
    5e68:	2800      	cmp	r0, #0
    5e6a:	f47e ae4d 	bne.w	4b08 <_vfprintf_r+0x240>
    5e6e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5e72:	3304      	adds	r3, #4
    5e74:	e679      	b.n	5b6a <_vfprintf_r+0x12a2>
    5e76:	4650      	mov	r0, sl
    5e78:	2200      	movs	r2, #0
    5e7a:	2300      	movs	r3, #0
    5e7c:	4641      	mov	r1, r8
    5e7e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    5e82:	f007 f9c3 	bl	d20c <__aeabi_dcmpeq>
    5e86:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    5e8a:	2800      	cmp	r0, #0
    5e8c:	f47f af19 	bne.w	5cc2 <_vfprintf_r+0x13fa>
    5e90:	f1cc 0301 	rsb	r3, ip, #1
    5e94:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    5e98:	e715      	b.n	5cc6 <_vfprintf_r+0x13fe>
    5e9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5e9c:	4252      	negs	r2, r2
    5e9e:	920f      	str	r2, [sp, #60]	; 0x3c
    5ea0:	f7ff b887 	b.w	4fb2 <_vfprintf_r+0x6ea>
    5ea4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5ea8:	4648      	mov	r0, r9
    5eaa:	4631      	mov	r1, r6
    5eac:	320c      	adds	r2, #12
    5eae:	f7fe fcfd 	bl	48ac <__sprint_r>
    5eb2:	2800      	cmp	r0, #0
    5eb4:	f47e ae28 	bne.w	4b08 <_vfprintf_r+0x240>
    5eb8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5ebc:	3304      	adds	r3, #4
    5ebe:	f7ff ba93 	b.w	53e8 <_vfprintf_r+0xb20>
    5ec2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5ec6:	4648      	mov	r0, r9
    5ec8:	4631      	mov	r1, r6
    5eca:	320c      	adds	r2, #12
    5ecc:	f7fe fcee 	bl	48ac <__sprint_r>
    5ed0:	2800      	cmp	r0, #0
    5ed2:	f47e ae19 	bne.w	4b08 <_vfprintf_r+0x240>
    5ed6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5eda:	3304      	adds	r3, #4
    5edc:	991a      	ldr	r1, [sp, #104]	; 0x68
    5ede:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5ee0:	6059      	str	r1, [r3, #4]
    5ee2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5ee6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5eea:	6018      	str	r0, [r3, #0]
    5eec:	3201      	adds	r2, #1
    5eee:	981a      	ldr	r0, [sp, #104]	; 0x68
    5ef0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5ef4:	1809      	adds	r1, r1, r0
    5ef6:	2a07      	cmp	r2, #7
    5ef8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5efc:	f73f ab46 	bgt.w	558c <_vfprintf_r+0xcc4>
    5f00:	3308      	adds	r3, #8
    5f02:	f7fe bfa8 	b.w	4e56 <_vfprintf_r+0x58e>
    5f06:	2100      	movs	r1, #0
    5f08:	9117      	str	r1, [sp, #92]	; 0x5c
    5f0a:	f7fd fb45 	bl	3598 <strlen>
    5f0e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5f12:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    5f16:	9010      	str	r0, [sp, #64]	; 0x40
    5f18:	920c      	str	r2, [sp, #48]	; 0x30
    5f1a:	f7fe bea4 	b.w	4c66 <_vfprintf_r+0x39e>
    5f1e:	462a      	mov	r2, r5
    5f20:	4645      	mov	r5, r8
    5f22:	4690      	mov	r8, r2
    5f24:	605f      	str	r7, [r3, #4]
    5f26:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5f2a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5f2e:	3201      	adds	r2, #1
    5f30:	f8c3 8000 	str.w	r8, [r3]
    5f34:	19c9      	adds	r1, r1, r7
    5f36:	2a07      	cmp	r2, #7
    5f38:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5f3c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5f40:	dcbf      	bgt.n	5ec2 <_vfprintf_r+0x15fa>
    5f42:	3308      	adds	r3, #8
    5f44:	e7ca      	b.n	5edc <_vfprintf_r+0x1614>
    5f46:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5f48:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5f4a:	1a51      	subs	r1, r2, r1
    5f4c:	9110      	str	r1, [sp, #64]	; 0x40
    5f4e:	f7fe be82 	b.w	4c56 <_vfprintf_r+0x38e>
    5f52:	4648      	mov	r0, r9
    5f54:	4631      	mov	r1, r6
    5f56:	f000 f949 	bl	61ec <__swsetup_r>
    5f5a:	2800      	cmp	r0, #0
    5f5c:	f47e add8 	bne.w	4b10 <_vfprintf_r+0x248>
    5f60:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    5f64:	fa1f f38c 	uxth.w	r3, ip
    5f68:	f7fe bcf6 	b.w	4958 <_vfprintf_r+0x90>
    5f6c:	2f06      	cmp	r7, #6
    5f6e:	bf28      	it	cs
    5f70:	2706      	movcs	r7, #6
    5f72:	f64d 515c 	movw	r1, #56668	; 0xdd5c
    5f76:	f2c0 0100 	movt	r1, #0
    5f7a:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    5f7e:	9710      	str	r7, [sp, #64]	; 0x40
    5f80:	9113      	str	r1, [sp, #76]	; 0x4c
    5f82:	920c      	str	r2, [sp, #48]	; 0x30
    5f84:	f7fe bfe8 	b.w	4f58 <_vfprintf_r+0x690>
    5f88:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5f8c:	4648      	mov	r0, r9
    5f8e:	4631      	mov	r1, r6
    5f90:	320c      	adds	r2, #12
    5f92:	f7fe fc8b 	bl	48ac <__sprint_r>
    5f96:	2800      	cmp	r0, #0
    5f98:	f47e adb6 	bne.w	4b08 <_vfprintf_r+0x240>
    5f9c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5fa0:	3304      	adds	r3, #4
    5fa2:	f7ff bbc8 	b.w	5736 <_vfprintf_r+0xe6e>
    5fa6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5faa:	4648      	mov	r0, r9
    5fac:	4631      	mov	r1, r6
    5fae:	320c      	adds	r2, #12
    5fb0:	f7fe fc7c 	bl	48ac <__sprint_r>
    5fb4:	2800      	cmp	r0, #0
    5fb6:	f47e ada7 	bne.w	4b08 <_vfprintf_r+0x240>
    5fba:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5fbe:	3304      	adds	r3, #4
    5fc0:	f7ff bace 	b.w	5560 <_vfprintf_r+0xc98>
    5fc4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5fc8:	4648      	mov	r0, r9
    5fca:	4631      	mov	r1, r6
    5fcc:	320c      	adds	r2, #12
    5fce:	f7fe fc6d 	bl	48ac <__sprint_r>
    5fd2:	2800      	cmp	r0, #0
    5fd4:	f47e ad98 	bne.w	4b08 <_vfprintf_r+0x240>
    5fd8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5fdc:	3404      	adds	r4, #4
    5fde:	f7ff baa9 	b.w	5534 <_vfprintf_r+0xc6c>
    5fe2:	9710      	str	r7, [sp, #64]	; 0x40
    5fe4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    5fe8:	9017      	str	r0, [sp, #92]	; 0x5c
    5fea:	970c      	str	r7, [sp, #48]	; 0x30
    5fec:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5ff0:	f7fe be39 	b.w	4c66 <_vfprintf_r+0x39e>
    5ff4:	9916      	ldr	r1, [sp, #88]	; 0x58
    5ff6:	2965      	cmp	r1, #101	; 0x65
    5ff8:	bf14      	ite	ne
    5ffa:	2300      	movne	r3, #0
    5ffc:	2301      	moveq	r3, #1
    5ffe:	2945      	cmp	r1, #69	; 0x45
    6000:	bf08      	it	eq
    6002:	f043 0301 	orreq.w	r3, r3, #1
    6006:	2b00      	cmp	r3, #0
    6008:	d046      	beq.n	6098 <_vfprintf_r+0x17d0>
    600a:	f107 0c01 	add.w	ip, r7, #1
    600e:	2302      	movs	r3, #2
    6010:	e621      	b.n	5c56 <_vfprintf_r+0x138e>
    6012:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6014:	2b65      	cmp	r3, #101	; 0x65
    6016:	dd76      	ble.n	6106 <_vfprintf_r+0x183e>
    6018:	9a16      	ldr	r2, [sp, #88]	; 0x58
    601a:	2a66      	cmp	r2, #102	; 0x66
    601c:	bf1c      	itt	ne
    601e:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    6022:	9310      	strne	r3, [sp, #64]	; 0x40
    6024:	f000 8083 	beq.w	612e <_vfprintf_r+0x1866>
    6028:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    602a:	9810      	ldr	r0, [sp, #64]	; 0x40
    602c:	4283      	cmp	r3, r0
    602e:	dc6e      	bgt.n	610e <_vfprintf_r+0x1846>
    6030:	990a      	ldr	r1, [sp, #40]	; 0x28
    6032:	f011 0f01 	tst.w	r1, #1
    6036:	f040 808e 	bne.w	6156 <_vfprintf_r+0x188e>
    603a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    603e:	2367      	movs	r3, #103	; 0x67
    6040:	920c      	str	r2, [sp, #48]	; 0x30
    6042:	9316      	str	r3, [sp, #88]	; 0x58
    6044:	e691      	b.n	5d6a <_vfprintf_r+0x14a2>
    6046:	2700      	movs	r7, #0
    6048:	461d      	mov	r5, r3
    604a:	f7fe bce9 	b.w	4a20 <_vfprintf_r+0x158>
    604e:	9910      	ldr	r1, [sp, #64]	; 0x40
    6050:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6054:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    6058:	910c      	str	r1, [sp, #48]	; 0x30
    605a:	f7fe be04 	b.w	4c66 <_vfprintf_r+0x39e>
    605e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    6062:	459b      	cmp	fp, r3
    6064:	bf98      	it	ls
    6066:	469b      	movls	fp, r3
    6068:	f67f ae39 	bls.w	5cde <_vfprintf_r+0x1416>
    606c:	2230      	movs	r2, #48	; 0x30
    606e:	f803 2b01 	strb.w	r2, [r3], #1
    6072:	459b      	cmp	fp, r3
    6074:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    6078:	d8f9      	bhi.n	606e <_vfprintf_r+0x17a6>
    607a:	e630      	b.n	5cde <_vfprintf_r+0x1416>
    607c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6080:	4648      	mov	r0, r9
    6082:	4631      	mov	r1, r6
    6084:	320c      	adds	r2, #12
    6086:	f7fe fc11 	bl	48ac <__sprint_r>
    608a:	2800      	cmp	r0, #0
    608c:	f47e ad3c 	bne.w	4b08 <_vfprintf_r+0x240>
    6090:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6094:	3304      	adds	r3, #4
    6096:	e508      	b.n	5aaa <_vfprintf_r+0x11e2>
    6098:	46bc      	mov	ip, r7
    609a:	3302      	adds	r3, #2
    609c:	e5db      	b.n	5c56 <_vfprintf_r+0x138e>
    609e:	3707      	adds	r7, #7
    60a0:	e5b9      	b.n	5c16 <_vfprintf_r+0x134e>
    60a2:	f246 6c67 	movw	ip, #26215	; 0x6667
    60a6:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    60aa:	3103      	adds	r1, #3
    60ac:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    60b0:	fb8c 2003 	smull	r2, r0, ip, r3
    60b4:	17da      	asrs	r2, r3, #31
    60b6:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    60ba:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    60be:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    60c2:	4613      	mov	r3, r2
    60c4:	3030      	adds	r0, #48	; 0x30
    60c6:	2a09      	cmp	r2, #9
    60c8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    60cc:	dcf0      	bgt.n	60b0 <_vfprintf_r+0x17e8>
    60ce:	3330      	adds	r3, #48	; 0x30
    60d0:	1e48      	subs	r0, r1, #1
    60d2:	b2da      	uxtb	r2, r3
    60d4:	f801 2c01 	strb.w	r2, [r1, #-1]
    60d8:	9b07      	ldr	r3, [sp, #28]
    60da:	4283      	cmp	r3, r0
    60dc:	d96a      	bls.n	61b4 <_vfprintf_r+0x18ec>
    60de:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    60e2:	3303      	adds	r3, #3
    60e4:	e001      	b.n	60ea <_vfprintf_r+0x1822>
    60e6:	f811 2b01 	ldrb.w	r2, [r1], #1
    60ea:	f803 2c01 	strb.w	r2, [r3, #-1]
    60ee:	461a      	mov	r2, r3
    60f0:	f8dd c01c 	ldr.w	ip, [sp, #28]
    60f4:	3301      	adds	r3, #1
    60f6:	458c      	cmp	ip, r1
    60f8:	d8f5      	bhi.n	60e6 <_vfprintf_r+0x181e>
    60fa:	e625      	b.n	5d48 <_vfprintf_r+0x1480>
    60fc:	222d      	movs	r2, #45	; 0x2d
    60fe:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    6102:	9217      	str	r2, [sp, #92]	; 0x5c
    6104:	e598      	b.n	5c38 <_vfprintf_r+0x1370>
    6106:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    610a:	9010      	str	r0, [sp, #64]	; 0x40
    610c:	e603      	b.n	5d16 <_vfprintf_r+0x144e>
    610e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6110:	991a      	ldr	r1, [sp, #104]	; 0x68
    6112:	2b00      	cmp	r3, #0
    6114:	bfda      	itte	le
    6116:	9810      	ldrle	r0, [sp, #64]	; 0x40
    6118:	f1c0 0302 	rsble	r3, r0, #2
    611c:	2301      	movgt	r3, #1
    611e:	185b      	adds	r3, r3, r1
    6120:	2267      	movs	r2, #103	; 0x67
    6122:	9310      	str	r3, [sp, #64]	; 0x40
    6124:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    6128:	9216      	str	r2, [sp, #88]	; 0x58
    612a:	930c      	str	r3, [sp, #48]	; 0x30
    612c:	e61d      	b.n	5d6a <_vfprintf_r+0x14a2>
    612e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    6132:	2800      	cmp	r0, #0
    6134:	9010      	str	r0, [sp, #64]	; 0x40
    6136:	dd31      	ble.n	619c <_vfprintf_r+0x18d4>
    6138:	b91f      	cbnz	r7, 6142 <_vfprintf_r+0x187a>
    613a:	990a      	ldr	r1, [sp, #40]	; 0x28
    613c:	f011 0f01 	tst.w	r1, #1
    6140:	d00e      	beq.n	6160 <_vfprintf_r+0x1898>
    6142:	9810      	ldr	r0, [sp, #64]	; 0x40
    6144:	2166      	movs	r1, #102	; 0x66
    6146:	9116      	str	r1, [sp, #88]	; 0x58
    6148:	1c43      	adds	r3, r0, #1
    614a:	19db      	adds	r3, r3, r7
    614c:	9310      	str	r3, [sp, #64]	; 0x40
    614e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    6152:	920c      	str	r2, [sp, #48]	; 0x30
    6154:	e609      	b.n	5d6a <_vfprintf_r+0x14a2>
    6156:	9810      	ldr	r0, [sp, #64]	; 0x40
    6158:	2167      	movs	r1, #103	; 0x67
    615a:	9116      	str	r1, [sp, #88]	; 0x58
    615c:	3001      	adds	r0, #1
    615e:	9010      	str	r0, [sp, #64]	; 0x40
    6160:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6164:	920c      	str	r2, [sp, #48]	; 0x30
    6166:	e600      	b.n	5d6a <_vfprintf_r+0x14a2>
    6168:	990b      	ldr	r1, [sp, #44]	; 0x2c
    616a:	781a      	ldrb	r2, [r3, #0]
    616c:	680f      	ldr	r7, [r1, #0]
    616e:	3104      	adds	r1, #4
    6170:	910b      	str	r1, [sp, #44]	; 0x2c
    6172:	2f00      	cmp	r7, #0
    6174:	bfb8      	it	lt
    6176:	f04f 37ff 	movlt.w	r7, #4294967295
    617a:	f7fe bc50 	b.w	4a1e <_vfprintf_r+0x156>
    617e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6180:	f012 0f01 	tst.w	r2, #1
    6184:	bf04      	itt	eq
    6186:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    618a:	930c      	streq	r3, [sp, #48]	; 0x30
    618c:	f43f aded 	beq.w	5d6a <_vfprintf_r+0x14a2>
    6190:	e5e5      	b.n	5d5e <_vfprintf_r+0x1496>
    6192:	222d      	movs	r2, #45	; 0x2d
    6194:	425b      	negs	r3, r3
    6196:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    619a:	e5c9      	b.n	5d30 <_vfprintf_r+0x1468>
    619c:	b977      	cbnz	r7, 61bc <_vfprintf_r+0x18f4>
    619e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    61a0:	f013 0f01 	tst.w	r3, #1
    61a4:	d10a      	bne.n	61bc <_vfprintf_r+0x18f4>
    61a6:	f04f 0c01 	mov.w	ip, #1
    61aa:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    61ae:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    61b2:	e5da      	b.n	5d6a <_vfprintf_r+0x14a2>
    61b4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    61b8:	3202      	adds	r2, #2
    61ba:	e5c5      	b.n	5d48 <_vfprintf_r+0x1480>
    61bc:	3702      	adds	r7, #2
    61be:	2166      	movs	r1, #102	; 0x66
    61c0:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    61c4:	9710      	str	r7, [sp, #64]	; 0x40
    61c6:	9116      	str	r1, [sp, #88]	; 0x58
    61c8:	920c      	str	r2, [sp, #48]	; 0x30
    61ca:	e5ce      	b.n	5d6a <_vfprintf_r+0x14a2>
    61cc:	0000dd14 	.word	0x0000dd14

000061d0 <vfprintf>:
    61d0:	b410      	push	{r4}
    61d2:	f240 0424 	movw	r4, #36	; 0x24
    61d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    61da:	468c      	mov	ip, r1
    61dc:	4613      	mov	r3, r2
    61de:	4601      	mov	r1, r0
    61e0:	4662      	mov	r2, ip
    61e2:	6820      	ldr	r0, [r4, #0]
    61e4:	bc10      	pop	{r4}
    61e6:	f7fe bb6f 	b.w	48c8 <_vfprintf_r>
    61ea:	bf00      	nop

000061ec <__swsetup_r>:
    61ec:	b570      	push	{r4, r5, r6, lr}
    61ee:	f240 0524 	movw	r5, #36	; 0x24
    61f2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    61f6:	4606      	mov	r6, r0
    61f8:	460c      	mov	r4, r1
    61fa:	6828      	ldr	r0, [r5, #0]
    61fc:	b110      	cbz	r0, 6204 <__swsetup_r+0x18>
    61fe:	6983      	ldr	r3, [r0, #24]
    6200:	2b00      	cmp	r3, #0
    6202:	d036      	beq.n	6272 <__swsetup_r+0x86>
    6204:	f64d 637c 	movw	r3, #56956	; 0xde7c
    6208:	f2c0 0300 	movt	r3, #0
    620c:	429c      	cmp	r4, r3
    620e:	d038      	beq.n	6282 <__swsetup_r+0x96>
    6210:	f64d 639c 	movw	r3, #56988	; 0xde9c
    6214:	f2c0 0300 	movt	r3, #0
    6218:	429c      	cmp	r4, r3
    621a:	d041      	beq.n	62a0 <__swsetup_r+0xb4>
    621c:	f64d 63bc 	movw	r3, #57020	; 0xdebc
    6220:	f2c0 0300 	movt	r3, #0
    6224:	429c      	cmp	r4, r3
    6226:	bf04      	itt	eq
    6228:	682b      	ldreq	r3, [r5, #0]
    622a:	68dc      	ldreq	r4, [r3, #12]
    622c:	89a2      	ldrh	r2, [r4, #12]
    622e:	4611      	mov	r1, r2
    6230:	b293      	uxth	r3, r2
    6232:	f013 0f08 	tst.w	r3, #8
    6236:	4618      	mov	r0, r3
    6238:	bf18      	it	ne
    623a:	6922      	ldrne	r2, [r4, #16]
    623c:	d033      	beq.n	62a6 <__swsetup_r+0xba>
    623e:	b31a      	cbz	r2, 6288 <__swsetup_r+0x9c>
    6240:	f013 0101 	ands.w	r1, r3, #1
    6244:	d007      	beq.n	6256 <__swsetup_r+0x6a>
    6246:	6963      	ldr	r3, [r4, #20]
    6248:	2100      	movs	r1, #0
    624a:	60a1      	str	r1, [r4, #8]
    624c:	425b      	negs	r3, r3
    624e:	61a3      	str	r3, [r4, #24]
    6250:	b142      	cbz	r2, 6264 <__swsetup_r+0x78>
    6252:	2000      	movs	r0, #0
    6254:	bd70      	pop	{r4, r5, r6, pc}
    6256:	f013 0f02 	tst.w	r3, #2
    625a:	bf08      	it	eq
    625c:	6961      	ldreq	r1, [r4, #20]
    625e:	60a1      	str	r1, [r4, #8]
    6260:	2a00      	cmp	r2, #0
    6262:	d1f6      	bne.n	6252 <__swsetup_r+0x66>
    6264:	89a3      	ldrh	r3, [r4, #12]
    6266:	f013 0f80 	tst.w	r3, #128	; 0x80
    626a:	d0f2      	beq.n	6252 <__swsetup_r+0x66>
    626c:	f04f 30ff 	mov.w	r0, #4294967295
    6270:	bd70      	pop	{r4, r5, r6, pc}
    6272:	f001 f989 	bl	7588 <__sinit>
    6276:	f64d 637c 	movw	r3, #56956	; 0xde7c
    627a:	f2c0 0300 	movt	r3, #0
    627e:	429c      	cmp	r4, r3
    6280:	d1c6      	bne.n	6210 <__swsetup_r+0x24>
    6282:	682b      	ldr	r3, [r5, #0]
    6284:	685c      	ldr	r4, [r3, #4]
    6286:	e7d1      	b.n	622c <__swsetup_r+0x40>
    6288:	f403 7120 	and.w	r1, r3, #640	; 0x280
    628c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    6290:	d0d6      	beq.n	6240 <__swsetup_r+0x54>
    6292:	4630      	mov	r0, r6
    6294:	4621      	mov	r1, r4
    6296:	f001 fd0d 	bl	7cb4 <__smakebuf_r>
    629a:	89a3      	ldrh	r3, [r4, #12]
    629c:	6922      	ldr	r2, [r4, #16]
    629e:	e7cf      	b.n	6240 <__swsetup_r+0x54>
    62a0:	682b      	ldr	r3, [r5, #0]
    62a2:	689c      	ldr	r4, [r3, #8]
    62a4:	e7c2      	b.n	622c <__swsetup_r+0x40>
    62a6:	f013 0f10 	tst.w	r3, #16
    62aa:	d0df      	beq.n	626c <__swsetup_r+0x80>
    62ac:	f013 0f04 	tst.w	r3, #4
    62b0:	bf08      	it	eq
    62b2:	6922      	ldreq	r2, [r4, #16]
    62b4:	d017      	beq.n	62e6 <__swsetup_r+0xfa>
    62b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    62b8:	b151      	cbz	r1, 62d0 <__swsetup_r+0xe4>
    62ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
    62be:	4299      	cmp	r1, r3
    62c0:	d003      	beq.n	62ca <__swsetup_r+0xde>
    62c2:	4630      	mov	r0, r6
    62c4:	f001 f9e4 	bl	7690 <_free_r>
    62c8:	89a2      	ldrh	r2, [r4, #12]
    62ca:	b290      	uxth	r0, r2
    62cc:	2300      	movs	r3, #0
    62ce:	6363      	str	r3, [r4, #52]	; 0x34
    62d0:	6922      	ldr	r2, [r4, #16]
    62d2:	f64f 71db 	movw	r1, #65499	; 0xffdb
    62d6:	f2c0 0100 	movt	r1, #0
    62da:	2300      	movs	r3, #0
    62dc:	ea00 0101 	and.w	r1, r0, r1
    62e0:	6063      	str	r3, [r4, #4]
    62e2:	81a1      	strh	r1, [r4, #12]
    62e4:	6022      	str	r2, [r4, #0]
    62e6:	f041 0308 	orr.w	r3, r1, #8
    62ea:	81a3      	strh	r3, [r4, #12]
    62ec:	b29b      	uxth	r3, r3
    62ee:	e7a6      	b.n	623e <__swsetup_r+0x52>

000062f0 <quorem>:
    62f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    62f4:	6903      	ldr	r3, [r0, #16]
    62f6:	690e      	ldr	r6, [r1, #16]
    62f8:	4682      	mov	sl, r0
    62fa:	4689      	mov	r9, r1
    62fc:	429e      	cmp	r6, r3
    62fe:	f300 8083 	bgt.w	6408 <quorem+0x118>
    6302:	1cf2      	adds	r2, r6, #3
    6304:	f101 0514 	add.w	r5, r1, #20
    6308:	f100 0414 	add.w	r4, r0, #20
    630c:	3e01      	subs	r6, #1
    630e:	0092      	lsls	r2, r2, #2
    6310:	188b      	adds	r3, r1, r2
    6312:	1812      	adds	r2, r2, r0
    6314:	f103 0804 	add.w	r8, r3, #4
    6318:	6859      	ldr	r1, [r3, #4]
    631a:	6850      	ldr	r0, [r2, #4]
    631c:	3101      	adds	r1, #1
    631e:	f006 fa17 	bl	c750 <__aeabi_uidiv>
    6322:	4607      	mov	r7, r0
    6324:	2800      	cmp	r0, #0
    6326:	d039      	beq.n	639c <quorem+0xac>
    6328:	2300      	movs	r3, #0
    632a:	469c      	mov	ip, r3
    632c:	461a      	mov	r2, r3
    632e:	58e9      	ldr	r1, [r5, r3]
    6330:	58e0      	ldr	r0, [r4, r3]
    6332:	fa1f fe81 	uxth.w	lr, r1
    6336:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    633a:	b281      	uxth	r1, r0
    633c:	fb0e ce07 	mla	lr, lr, r7, ip
    6340:	1851      	adds	r1, r2, r1
    6342:	fb0b fc07 	mul.w	ip, fp, r7
    6346:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    634a:	fa1f fe8e 	uxth.w	lr, lr
    634e:	ebce 0101 	rsb	r1, lr, r1
    6352:	fa1f f28c 	uxth.w	r2, ip
    6356:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    635a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    635e:	fa1f fe81 	uxth.w	lr, r1
    6362:	eb02 4221 	add.w	r2, r2, r1, asr #16
    6366:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    636a:	50e1      	str	r1, [r4, r3]
    636c:	3304      	adds	r3, #4
    636e:	1412      	asrs	r2, r2, #16
    6370:	1959      	adds	r1, r3, r5
    6372:	4588      	cmp	r8, r1
    6374:	d2db      	bcs.n	632e <quorem+0x3e>
    6376:	1d32      	adds	r2, r6, #4
    6378:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    637c:	6859      	ldr	r1, [r3, #4]
    637e:	b969      	cbnz	r1, 639c <quorem+0xac>
    6380:	429c      	cmp	r4, r3
    6382:	d209      	bcs.n	6398 <quorem+0xa8>
    6384:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    6388:	b112      	cbz	r2, 6390 <quorem+0xa0>
    638a:	e005      	b.n	6398 <quorem+0xa8>
    638c:	681a      	ldr	r2, [r3, #0]
    638e:	b91a      	cbnz	r2, 6398 <quorem+0xa8>
    6390:	3b04      	subs	r3, #4
    6392:	3e01      	subs	r6, #1
    6394:	429c      	cmp	r4, r3
    6396:	d3f9      	bcc.n	638c <quorem+0x9c>
    6398:	f8ca 6010 	str.w	r6, [sl, #16]
    639c:	4649      	mov	r1, r9
    639e:	4650      	mov	r0, sl
    63a0:	f001 fef0 	bl	8184 <__mcmp>
    63a4:	2800      	cmp	r0, #0
    63a6:	db2c      	blt.n	6402 <quorem+0x112>
    63a8:	2300      	movs	r3, #0
    63aa:	3701      	adds	r7, #1
    63ac:	469c      	mov	ip, r3
    63ae:	58ea      	ldr	r2, [r5, r3]
    63b0:	58e0      	ldr	r0, [r4, r3]
    63b2:	b291      	uxth	r1, r2
    63b4:	0c12      	lsrs	r2, r2, #16
    63b6:	fa1f f980 	uxth.w	r9, r0
    63ba:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    63be:	ebc1 0109 	rsb	r1, r1, r9
    63c2:	4461      	add	r1, ip
    63c4:	eb02 4221 	add.w	r2, r2, r1, asr #16
    63c8:	b289      	uxth	r1, r1
    63ca:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    63ce:	50e1      	str	r1, [r4, r3]
    63d0:	3304      	adds	r3, #4
    63d2:	ea4f 4c22 	mov.w	ip, r2, asr #16
    63d6:	195a      	adds	r2, r3, r5
    63d8:	4590      	cmp	r8, r2
    63da:	d2e8      	bcs.n	63ae <quorem+0xbe>
    63dc:	1d32      	adds	r2, r6, #4
    63de:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    63e2:	6859      	ldr	r1, [r3, #4]
    63e4:	b969      	cbnz	r1, 6402 <quorem+0x112>
    63e6:	429c      	cmp	r4, r3
    63e8:	d209      	bcs.n	63fe <quorem+0x10e>
    63ea:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    63ee:	b112      	cbz	r2, 63f6 <quorem+0x106>
    63f0:	e005      	b.n	63fe <quorem+0x10e>
    63f2:	681a      	ldr	r2, [r3, #0]
    63f4:	b91a      	cbnz	r2, 63fe <quorem+0x10e>
    63f6:	3b04      	subs	r3, #4
    63f8:	3e01      	subs	r6, #1
    63fa:	429c      	cmp	r4, r3
    63fc:	d3f9      	bcc.n	63f2 <quorem+0x102>
    63fe:	f8ca 6010 	str.w	r6, [sl, #16]
    6402:	4638      	mov	r0, r7
    6404:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6408:	2000      	movs	r0, #0
    640a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    640e:	bf00      	nop

00006410 <_dtoa_r>:
    6410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6414:	6a46      	ldr	r6, [r0, #36]	; 0x24
    6416:	b0a1      	sub	sp, #132	; 0x84
    6418:	4604      	mov	r4, r0
    641a:	4690      	mov	r8, r2
    641c:	4699      	mov	r9, r3
    641e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    6420:	2e00      	cmp	r6, #0
    6422:	f000 8423 	beq.w	6c6c <_dtoa_r+0x85c>
    6426:	6832      	ldr	r2, [r6, #0]
    6428:	b182      	cbz	r2, 644c <_dtoa_r+0x3c>
    642a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    642c:	f04f 0c01 	mov.w	ip, #1
    6430:	6876      	ldr	r6, [r6, #4]
    6432:	4620      	mov	r0, r4
    6434:	680b      	ldr	r3, [r1, #0]
    6436:	6056      	str	r6, [r2, #4]
    6438:	684a      	ldr	r2, [r1, #4]
    643a:	4619      	mov	r1, r3
    643c:	fa0c f202 	lsl.w	r2, ip, r2
    6440:	609a      	str	r2, [r3, #8]
    6442:	f001 ffd9 	bl	83f8 <_Bfree>
    6446:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6448:	2200      	movs	r2, #0
    644a:	601a      	str	r2, [r3, #0]
    644c:	f1b9 0600 	subs.w	r6, r9, #0
    6450:	db38      	blt.n	64c4 <_dtoa_r+0xb4>
    6452:	2300      	movs	r3, #0
    6454:	602b      	str	r3, [r5, #0]
    6456:	f240 0300 	movw	r3, #0
    645a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    645e:	461a      	mov	r2, r3
    6460:	ea06 0303 	and.w	r3, r6, r3
    6464:	4293      	cmp	r3, r2
    6466:	d017      	beq.n	6498 <_dtoa_r+0x88>
    6468:	2200      	movs	r2, #0
    646a:	2300      	movs	r3, #0
    646c:	4640      	mov	r0, r8
    646e:	4649      	mov	r1, r9
    6470:	e9cd 8906 	strd	r8, r9, [sp, #24]
    6474:	f006 feca 	bl	d20c <__aeabi_dcmpeq>
    6478:	2800      	cmp	r0, #0
    647a:	d029      	beq.n	64d0 <_dtoa_r+0xc0>
    647c:	982c      	ldr	r0, [sp, #176]	; 0xb0
    647e:	2301      	movs	r3, #1
    6480:	992e      	ldr	r1, [sp, #184]	; 0xb8
    6482:	6003      	str	r3, [r0, #0]
    6484:	2900      	cmp	r1, #0
    6486:	f000 80d0 	beq.w	662a <_dtoa_r+0x21a>
    648a:	4b79      	ldr	r3, [pc, #484]	; (6670 <_dtoa_r+0x260>)
    648c:	1e58      	subs	r0, r3, #1
    648e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    6490:	6013      	str	r3, [r2, #0]
    6492:	b021      	add	sp, #132	; 0x84
    6494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6498:	982c      	ldr	r0, [sp, #176]	; 0xb0
    649a:	f242 730f 	movw	r3, #9999	; 0x270f
    649e:	6003      	str	r3, [r0, #0]
    64a0:	f1b8 0f00 	cmp.w	r8, #0
    64a4:	f000 8095 	beq.w	65d2 <_dtoa_r+0x1c2>
    64a8:	f64d 6078 	movw	r0, #56952	; 0xde78
    64ac:	f2c0 0000 	movt	r0, #0
    64b0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    64b2:	2900      	cmp	r1, #0
    64b4:	d0ed      	beq.n	6492 <_dtoa_r+0x82>
    64b6:	78c2      	ldrb	r2, [r0, #3]
    64b8:	1cc3      	adds	r3, r0, #3
    64ba:	2a00      	cmp	r2, #0
    64bc:	d0e7      	beq.n	648e <_dtoa_r+0x7e>
    64be:	f100 0308 	add.w	r3, r0, #8
    64c2:	e7e4      	b.n	648e <_dtoa_r+0x7e>
    64c4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    64c8:	2301      	movs	r3, #1
    64ca:	46b1      	mov	r9, r6
    64cc:	602b      	str	r3, [r5, #0]
    64ce:	e7c2      	b.n	6456 <_dtoa_r+0x46>
    64d0:	4620      	mov	r0, r4
    64d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    64d6:	a91e      	add	r1, sp, #120	; 0x78
    64d8:	9100      	str	r1, [sp, #0]
    64da:	a91f      	add	r1, sp, #124	; 0x7c
    64dc:	9101      	str	r1, [sp, #4]
    64de:	f001 ffdd 	bl	849c <__d2b>
    64e2:	f3c6 550a 	ubfx	r5, r6, #20, #11
    64e6:	4683      	mov	fp, r0
    64e8:	2d00      	cmp	r5, #0
    64ea:	d07e      	beq.n	65ea <_dtoa_r+0x1da>
    64ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    64f0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    64f4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    64f6:	3d07      	subs	r5, #7
    64f8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    64fc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    6500:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    6504:	2300      	movs	r3, #0
    6506:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    650a:	9319      	str	r3, [sp, #100]	; 0x64
    650c:	f240 0300 	movw	r3, #0
    6510:	2200      	movs	r2, #0
    6512:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    6516:	f006 fa5d 	bl	c9d4 <__aeabi_dsub>
    651a:	a34f      	add	r3, pc, #316	; (adr r3, 6658 <_dtoa_r+0x248>)
    651c:	e9d3 2300 	ldrd	r2, r3, [r3]
    6520:	f006 fc0c 	bl	cd3c <__aeabi_dmul>
    6524:	a34e      	add	r3, pc, #312	; (adr r3, 6660 <_dtoa_r+0x250>)
    6526:	e9d3 2300 	ldrd	r2, r3, [r3]
    652a:	f006 fa55 	bl	c9d8 <__adddf3>
    652e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    6532:	4628      	mov	r0, r5
    6534:	f006 fb9c 	bl	cc70 <__aeabi_i2d>
    6538:	a34b      	add	r3, pc, #300	; (adr r3, 6668 <_dtoa_r+0x258>)
    653a:	e9d3 2300 	ldrd	r2, r3, [r3]
    653e:	f006 fbfd 	bl	cd3c <__aeabi_dmul>
    6542:	4602      	mov	r2, r0
    6544:	460b      	mov	r3, r1
    6546:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    654a:	f006 fa45 	bl	c9d8 <__adddf3>
    654e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    6552:	f006 fe8d 	bl	d270 <__aeabi_d2iz>
    6556:	2200      	movs	r2, #0
    6558:	2300      	movs	r3, #0
    655a:	4606      	mov	r6, r0
    655c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    6560:	f006 fe5e 	bl	d220 <__aeabi_dcmplt>
    6564:	b140      	cbz	r0, 6578 <_dtoa_r+0x168>
    6566:	4630      	mov	r0, r6
    6568:	f006 fb82 	bl	cc70 <__aeabi_i2d>
    656c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    6570:	f006 fe4c 	bl	d20c <__aeabi_dcmpeq>
    6574:	b900      	cbnz	r0, 6578 <_dtoa_r+0x168>
    6576:	3e01      	subs	r6, #1
    6578:	2e16      	cmp	r6, #22
    657a:	d95b      	bls.n	6634 <_dtoa_r+0x224>
    657c:	2301      	movs	r3, #1
    657e:	9318      	str	r3, [sp, #96]	; 0x60
    6580:	3f01      	subs	r7, #1
    6582:	ebb7 0a05 	subs.w	sl, r7, r5
    6586:	bf42      	ittt	mi
    6588:	f1ca 0a00 	rsbmi	sl, sl, #0
    658c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    6590:	f04f 0a00 	movmi.w	sl, #0
    6594:	d401      	bmi.n	659a <_dtoa_r+0x18a>
    6596:	2200      	movs	r2, #0
    6598:	920f      	str	r2, [sp, #60]	; 0x3c
    659a:	2e00      	cmp	r6, #0
    659c:	f2c0 8371 	blt.w	6c82 <_dtoa_r+0x872>
    65a0:	44b2      	add	sl, r6
    65a2:	2300      	movs	r3, #0
    65a4:	9617      	str	r6, [sp, #92]	; 0x5c
    65a6:	9315      	str	r3, [sp, #84]	; 0x54
    65a8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    65aa:	2b09      	cmp	r3, #9
    65ac:	d862      	bhi.n	6674 <_dtoa_r+0x264>
    65ae:	2b05      	cmp	r3, #5
    65b0:	f340 8677 	ble.w	72a2 <_dtoa_r+0xe92>
    65b4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    65b6:	2700      	movs	r7, #0
    65b8:	3804      	subs	r0, #4
    65ba:	902a      	str	r0, [sp, #168]	; 0xa8
    65bc:	992a      	ldr	r1, [sp, #168]	; 0xa8
    65be:	1e8b      	subs	r3, r1, #2
    65c0:	2b03      	cmp	r3, #3
    65c2:	f200 83dd 	bhi.w	6d80 <_dtoa_r+0x970>
    65c6:	e8df f013 	tbh	[pc, r3, lsl #1]
    65ca:	03a5      	.short	0x03a5
    65cc:	03d503d8 	.word	0x03d503d8
    65d0:	03c4      	.short	0x03c4
    65d2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    65d6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    65da:	2e00      	cmp	r6, #0
    65dc:	f47f af64 	bne.w	64a8 <_dtoa_r+0x98>
    65e0:	f64d 606c 	movw	r0, #56940	; 0xde6c
    65e4:	f2c0 0000 	movt	r0, #0
    65e8:	e762      	b.n	64b0 <_dtoa_r+0xa0>
    65ea:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    65ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    65ee:	18fb      	adds	r3, r7, r3
    65f0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    65f4:	1c9d      	adds	r5, r3, #2
    65f6:	2d20      	cmp	r5, #32
    65f8:	bfdc      	itt	le
    65fa:	f1c5 0020 	rsble	r0, r5, #32
    65fe:	fa08 f000 	lslle.w	r0, r8, r0
    6602:	dd08      	ble.n	6616 <_dtoa_r+0x206>
    6604:	3b1e      	subs	r3, #30
    6606:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    660a:	fa16 f202 	lsls.w	r2, r6, r2
    660e:	fa28 f303 	lsr.w	r3, r8, r3
    6612:	ea42 0003 	orr.w	r0, r2, r3
    6616:	f006 fb1b 	bl	cc50 <__aeabi_ui2d>
    661a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    661e:	2201      	movs	r2, #1
    6620:	3d03      	subs	r5, #3
    6622:	9219      	str	r2, [sp, #100]	; 0x64
    6624:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    6628:	e770      	b.n	650c <_dtoa_r+0xfc>
    662a:	f64d 5064 	movw	r0, #56676	; 0xdd64
    662e:	f2c0 0000 	movt	r0, #0
    6632:	e72e      	b.n	6492 <_dtoa_r+0x82>
    6634:	f64d 7320 	movw	r3, #57120	; 0xdf20
    6638:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    663c:	f2c0 0300 	movt	r3, #0
    6640:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    6644:	e9d3 2300 	ldrd	r2, r3, [r3]
    6648:	f006 fdea 	bl	d220 <__aeabi_dcmplt>
    664c:	2800      	cmp	r0, #0
    664e:	f040 8320 	bne.w	6c92 <_dtoa_r+0x882>
    6652:	9018      	str	r0, [sp, #96]	; 0x60
    6654:	e794      	b.n	6580 <_dtoa_r+0x170>
    6656:	bf00      	nop
    6658:	636f4361 	.word	0x636f4361
    665c:	3fd287a7 	.word	0x3fd287a7
    6660:	8b60c8b3 	.word	0x8b60c8b3
    6664:	3fc68a28 	.word	0x3fc68a28
    6668:	509f79fb 	.word	0x509f79fb
    666c:	3fd34413 	.word	0x3fd34413
    6670:	0000dd65 	.word	0x0000dd65
    6674:	2300      	movs	r3, #0
    6676:	f04f 30ff 	mov.w	r0, #4294967295
    667a:	461f      	mov	r7, r3
    667c:	2101      	movs	r1, #1
    667e:	932a      	str	r3, [sp, #168]	; 0xa8
    6680:	9011      	str	r0, [sp, #68]	; 0x44
    6682:	9116      	str	r1, [sp, #88]	; 0x58
    6684:	9008      	str	r0, [sp, #32]
    6686:	932b      	str	r3, [sp, #172]	; 0xac
    6688:	6a65      	ldr	r5, [r4, #36]	; 0x24
    668a:	2300      	movs	r3, #0
    668c:	606b      	str	r3, [r5, #4]
    668e:	4620      	mov	r0, r4
    6690:	6869      	ldr	r1, [r5, #4]
    6692:	f001 fecd 	bl	8430 <_Balloc>
    6696:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6698:	6028      	str	r0, [r5, #0]
    669a:	681b      	ldr	r3, [r3, #0]
    669c:	9310      	str	r3, [sp, #64]	; 0x40
    669e:	2f00      	cmp	r7, #0
    66a0:	f000 815b 	beq.w	695a <_dtoa_r+0x54a>
    66a4:	2e00      	cmp	r6, #0
    66a6:	f340 842a 	ble.w	6efe <_dtoa_r+0xaee>
    66aa:	f64d 7320 	movw	r3, #57120	; 0xdf20
    66ae:	f006 020f 	and.w	r2, r6, #15
    66b2:	f2c0 0300 	movt	r3, #0
    66b6:	1135      	asrs	r5, r6, #4
    66b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    66bc:	f015 0f10 	tst.w	r5, #16
    66c0:	e9d3 0100 	ldrd	r0, r1, [r3]
    66c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    66c8:	f000 82e7 	beq.w	6c9a <_dtoa_r+0x88a>
    66cc:	f64d 73f8 	movw	r3, #57336	; 0xdff8
    66d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    66d4:	f2c0 0300 	movt	r3, #0
    66d8:	f005 050f 	and.w	r5, r5, #15
    66dc:	f04f 0803 	mov.w	r8, #3
    66e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    66e4:	f006 fc54 	bl	cf90 <__aeabi_ddiv>
    66e8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    66ec:	b1bd      	cbz	r5, 671e <_dtoa_r+0x30e>
    66ee:	f64d 77f8 	movw	r7, #57336	; 0xdff8
    66f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    66f6:	f2c0 0700 	movt	r7, #0
    66fa:	f015 0f01 	tst.w	r5, #1
    66fe:	4610      	mov	r0, r2
    6700:	4619      	mov	r1, r3
    6702:	d007      	beq.n	6714 <_dtoa_r+0x304>
    6704:	e9d7 2300 	ldrd	r2, r3, [r7]
    6708:	f108 0801 	add.w	r8, r8, #1
    670c:	f006 fb16 	bl	cd3c <__aeabi_dmul>
    6710:	4602      	mov	r2, r0
    6712:	460b      	mov	r3, r1
    6714:	3708      	adds	r7, #8
    6716:	106d      	asrs	r5, r5, #1
    6718:	d1ef      	bne.n	66fa <_dtoa_r+0x2ea>
    671a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    671e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6722:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    6726:	f006 fc33 	bl	cf90 <__aeabi_ddiv>
    672a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    672e:	9918      	ldr	r1, [sp, #96]	; 0x60
    6730:	2900      	cmp	r1, #0
    6732:	f000 80de 	beq.w	68f2 <_dtoa_r+0x4e2>
    6736:	f240 0300 	movw	r3, #0
    673a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    673e:	2200      	movs	r2, #0
    6740:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    6744:	f04f 0500 	mov.w	r5, #0
    6748:	f006 fd6a 	bl	d220 <__aeabi_dcmplt>
    674c:	b108      	cbz	r0, 6752 <_dtoa_r+0x342>
    674e:	f04f 0501 	mov.w	r5, #1
    6752:	9a08      	ldr	r2, [sp, #32]
    6754:	2a00      	cmp	r2, #0
    6756:	bfd4      	ite	le
    6758:	2500      	movle	r5, #0
    675a:	f005 0501 	andgt.w	r5, r5, #1
    675e:	2d00      	cmp	r5, #0
    6760:	f000 80c7 	beq.w	68f2 <_dtoa_r+0x4e2>
    6764:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6766:	2b00      	cmp	r3, #0
    6768:	f340 80f5 	ble.w	6956 <_dtoa_r+0x546>
    676c:	f240 0300 	movw	r3, #0
    6770:	2200      	movs	r2, #0
    6772:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6776:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    677a:	f006 fadf 	bl	cd3c <__aeabi_dmul>
    677e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6782:	f108 0001 	add.w	r0, r8, #1
    6786:	1e71      	subs	r1, r6, #1
    6788:	9112      	str	r1, [sp, #72]	; 0x48
    678a:	f006 fa71 	bl	cc70 <__aeabi_i2d>
    678e:	4602      	mov	r2, r0
    6790:	460b      	mov	r3, r1
    6792:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6796:	f006 fad1 	bl	cd3c <__aeabi_dmul>
    679a:	f240 0300 	movw	r3, #0
    679e:	2200      	movs	r2, #0
    67a0:	f2c4 031c 	movt	r3, #16412	; 0x401c
    67a4:	f006 f918 	bl	c9d8 <__adddf3>
    67a8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    67ac:	4680      	mov	r8, r0
    67ae:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    67b2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    67b4:	2b00      	cmp	r3, #0
    67b6:	f000 83ad 	beq.w	6f14 <_dtoa_r+0xb04>
    67ba:	f64d 7320 	movw	r3, #57120	; 0xdf20
    67be:	f240 0100 	movw	r1, #0
    67c2:	f2c0 0300 	movt	r3, #0
    67c6:	2000      	movs	r0, #0
    67c8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    67cc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    67d0:	f8cd c00c 	str.w	ip, [sp, #12]
    67d4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    67d8:	f006 fbda 	bl	cf90 <__aeabi_ddiv>
    67dc:	4642      	mov	r2, r8
    67de:	464b      	mov	r3, r9
    67e0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    67e2:	f006 f8f7 	bl	c9d4 <__aeabi_dsub>
    67e6:	4680      	mov	r8, r0
    67e8:	4689      	mov	r9, r1
    67ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    67ee:	f006 fd3f 	bl	d270 <__aeabi_d2iz>
    67f2:	4607      	mov	r7, r0
    67f4:	f006 fa3c 	bl	cc70 <__aeabi_i2d>
    67f8:	4602      	mov	r2, r0
    67fa:	460b      	mov	r3, r1
    67fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6800:	f006 f8e8 	bl	c9d4 <__aeabi_dsub>
    6804:	f107 0330 	add.w	r3, r7, #48	; 0x30
    6808:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    680c:	4640      	mov	r0, r8
    680e:	f805 3b01 	strb.w	r3, [r5], #1
    6812:	4649      	mov	r1, r9
    6814:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6818:	f006 fd20 	bl	d25c <__aeabi_dcmpgt>
    681c:	2800      	cmp	r0, #0
    681e:	f040 8213 	bne.w	6c48 <_dtoa_r+0x838>
    6822:	f240 0100 	movw	r1, #0
    6826:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    682a:	2000      	movs	r0, #0
    682c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    6830:	f006 f8d0 	bl	c9d4 <__aeabi_dsub>
    6834:	4602      	mov	r2, r0
    6836:	460b      	mov	r3, r1
    6838:	4640      	mov	r0, r8
    683a:	4649      	mov	r1, r9
    683c:	f006 fd0e 	bl	d25c <__aeabi_dcmpgt>
    6840:	f8dd c00c 	ldr.w	ip, [sp, #12]
    6844:	2800      	cmp	r0, #0
    6846:	f040 83e7 	bne.w	7018 <_dtoa_r+0xc08>
    684a:	f1bc 0f01 	cmp.w	ip, #1
    684e:	f340 8082 	ble.w	6956 <_dtoa_r+0x546>
    6852:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    6856:	2701      	movs	r7, #1
    6858:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    685c:	961d      	str	r6, [sp, #116]	; 0x74
    685e:	4666      	mov	r6, ip
    6860:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    6864:	940c      	str	r4, [sp, #48]	; 0x30
    6866:	e010      	b.n	688a <_dtoa_r+0x47a>
    6868:	f240 0100 	movw	r1, #0
    686c:	2000      	movs	r0, #0
    686e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    6872:	f006 f8af 	bl	c9d4 <__aeabi_dsub>
    6876:	4642      	mov	r2, r8
    6878:	464b      	mov	r3, r9
    687a:	f006 fcd1 	bl	d220 <__aeabi_dcmplt>
    687e:	2800      	cmp	r0, #0
    6880:	f040 83c7 	bne.w	7012 <_dtoa_r+0xc02>
    6884:	42b7      	cmp	r7, r6
    6886:	f280 848b 	bge.w	71a0 <_dtoa_r+0xd90>
    688a:	f240 0300 	movw	r3, #0
    688e:	4640      	mov	r0, r8
    6890:	4649      	mov	r1, r9
    6892:	2200      	movs	r2, #0
    6894:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6898:	3501      	adds	r5, #1
    689a:	f006 fa4f 	bl	cd3c <__aeabi_dmul>
    689e:	f240 0300 	movw	r3, #0
    68a2:	2200      	movs	r2, #0
    68a4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    68a8:	4680      	mov	r8, r0
    68aa:	4689      	mov	r9, r1
    68ac:	4650      	mov	r0, sl
    68ae:	4659      	mov	r1, fp
    68b0:	f006 fa44 	bl	cd3c <__aeabi_dmul>
    68b4:	468b      	mov	fp, r1
    68b6:	4682      	mov	sl, r0
    68b8:	f006 fcda 	bl	d270 <__aeabi_d2iz>
    68bc:	4604      	mov	r4, r0
    68be:	f006 f9d7 	bl	cc70 <__aeabi_i2d>
    68c2:	3430      	adds	r4, #48	; 0x30
    68c4:	4602      	mov	r2, r0
    68c6:	460b      	mov	r3, r1
    68c8:	4650      	mov	r0, sl
    68ca:	4659      	mov	r1, fp
    68cc:	f006 f882 	bl	c9d4 <__aeabi_dsub>
    68d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    68d2:	464b      	mov	r3, r9
    68d4:	55d4      	strb	r4, [r2, r7]
    68d6:	4642      	mov	r2, r8
    68d8:	3701      	adds	r7, #1
    68da:	4682      	mov	sl, r0
    68dc:	468b      	mov	fp, r1
    68de:	f006 fc9f 	bl	d220 <__aeabi_dcmplt>
    68e2:	4652      	mov	r2, sl
    68e4:	465b      	mov	r3, fp
    68e6:	2800      	cmp	r0, #0
    68e8:	d0be      	beq.n	6868 <_dtoa_r+0x458>
    68ea:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    68ee:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    68f0:	e1aa      	b.n	6c48 <_dtoa_r+0x838>
    68f2:	4640      	mov	r0, r8
    68f4:	f006 f9bc 	bl	cc70 <__aeabi_i2d>
    68f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    68fc:	f006 fa1e 	bl	cd3c <__aeabi_dmul>
    6900:	f240 0300 	movw	r3, #0
    6904:	2200      	movs	r2, #0
    6906:	f2c4 031c 	movt	r3, #16412	; 0x401c
    690a:	f006 f865 	bl	c9d8 <__adddf3>
    690e:	9a08      	ldr	r2, [sp, #32]
    6910:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    6914:	4680      	mov	r8, r0
    6916:	46a9      	mov	r9, r5
    6918:	2a00      	cmp	r2, #0
    691a:	f040 82ec 	bne.w	6ef6 <_dtoa_r+0xae6>
    691e:	f240 0300 	movw	r3, #0
    6922:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6926:	2200      	movs	r2, #0
    6928:	f2c4 0314 	movt	r3, #16404	; 0x4014
    692c:	f006 f852 	bl	c9d4 <__aeabi_dsub>
    6930:	4642      	mov	r2, r8
    6932:	462b      	mov	r3, r5
    6934:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6938:	f006 fc90 	bl	d25c <__aeabi_dcmpgt>
    693c:	2800      	cmp	r0, #0
    693e:	f040 824a 	bne.w	6dd6 <_dtoa_r+0x9c6>
    6942:	4642      	mov	r2, r8
    6944:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6948:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    694c:	f006 fc68 	bl	d220 <__aeabi_dcmplt>
    6950:	2800      	cmp	r0, #0
    6952:	f040 81d5 	bne.w	6d00 <_dtoa_r+0x8f0>
    6956:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    695a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    695c:	ea6f 0703 	mvn.w	r7, r3
    6960:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    6964:	2e0e      	cmp	r6, #14
    6966:	bfcc      	ite	gt
    6968:	2700      	movgt	r7, #0
    696a:	f007 0701 	andle.w	r7, r7, #1
    696e:	2f00      	cmp	r7, #0
    6970:	f000 80b7 	beq.w	6ae2 <_dtoa_r+0x6d2>
    6974:	982b      	ldr	r0, [sp, #172]	; 0xac
    6976:	f64d 7320 	movw	r3, #57120	; 0xdf20
    697a:	f2c0 0300 	movt	r3, #0
    697e:	9908      	ldr	r1, [sp, #32]
    6980:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    6984:	0fc2      	lsrs	r2, r0, #31
    6986:	2900      	cmp	r1, #0
    6988:	bfcc      	ite	gt
    698a:	2200      	movgt	r2, #0
    698c:	f002 0201 	andle.w	r2, r2, #1
    6990:	e9d3 0100 	ldrd	r0, r1, [r3]
    6994:	e9cd 0104 	strd	r0, r1, [sp, #16]
    6998:	2a00      	cmp	r2, #0
    699a:	f040 81a0 	bne.w	6cde <_dtoa_r+0x8ce>
    699e:	4602      	mov	r2, r0
    69a0:	460b      	mov	r3, r1
    69a2:	4640      	mov	r0, r8
    69a4:	4649      	mov	r1, r9
    69a6:	f006 faf3 	bl	cf90 <__aeabi_ddiv>
    69aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
    69ac:	f006 fc60 	bl	d270 <__aeabi_d2iz>
    69b0:	4682      	mov	sl, r0
    69b2:	f006 f95d 	bl	cc70 <__aeabi_i2d>
    69b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    69ba:	f006 f9bf 	bl	cd3c <__aeabi_dmul>
    69be:	4602      	mov	r2, r0
    69c0:	460b      	mov	r3, r1
    69c2:	4640      	mov	r0, r8
    69c4:	4649      	mov	r1, r9
    69c6:	f006 f805 	bl	c9d4 <__aeabi_dsub>
    69ca:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    69ce:	f805 3b01 	strb.w	r3, [r5], #1
    69d2:	9a08      	ldr	r2, [sp, #32]
    69d4:	2a01      	cmp	r2, #1
    69d6:	4680      	mov	r8, r0
    69d8:	4689      	mov	r9, r1
    69da:	d052      	beq.n	6a82 <_dtoa_r+0x672>
    69dc:	f240 0300 	movw	r3, #0
    69e0:	2200      	movs	r2, #0
    69e2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    69e6:	f006 f9a9 	bl	cd3c <__aeabi_dmul>
    69ea:	2200      	movs	r2, #0
    69ec:	2300      	movs	r3, #0
    69ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
    69f2:	f006 fc0b 	bl	d20c <__aeabi_dcmpeq>
    69f6:	2800      	cmp	r0, #0
    69f8:	f040 81eb 	bne.w	6dd2 <_dtoa_r+0x9c2>
    69fc:	9810      	ldr	r0, [sp, #64]	; 0x40
    69fe:	f04f 0801 	mov.w	r8, #1
    6a02:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    6a06:	46a3      	mov	fp, r4
    6a08:	1c87      	adds	r7, r0, #2
    6a0a:	960f      	str	r6, [sp, #60]	; 0x3c
    6a0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
    6a10:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    6a14:	e00a      	b.n	6a2c <_dtoa_r+0x61c>
    6a16:	f006 f991 	bl	cd3c <__aeabi_dmul>
    6a1a:	2200      	movs	r2, #0
    6a1c:	2300      	movs	r3, #0
    6a1e:	4604      	mov	r4, r0
    6a20:	460d      	mov	r5, r1
    6a22:	f006 fbf3 	bl	d20c <__aeabi_dcmpeq>
    6a26:	2800      	cmp	r0, #0
    6a28:	f040 81ce 	bne.w	6dc8 <_dtoa_r+0x9b8>
    6a2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6a30:	4620      	mov	r0, r4
    6a32:	4629      	mov	r1, r5
    6a34:	f108 0801 	add.w	r8, r8, #1
    6a38:	f006 faaa 	bl	cf90 <__aeabi_ddiv>
    6a3c:	463e      	mov	r6, r7
    6a3e:	f006 fc17 	bl	d270 <__aeabi_d2iz>
    6a42:	4682      	mov	sl, r0
    6a44:	f006 f914 	bl	cc70 <__aeabi_i2d>
    6a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6a4c:	f006 f976 	bl	cd3c <__aeabi_dmul>
    6a50:	4602      	mov	r2, r0
    6a52:	460b      	mov	r3, r1
    6a54:	4620      	mov	r0, r4
    6a56:	4629      	mov	r1, r5
    6a58:	f005 ffbc 	bl	c9d4 <__aeabi_dsub>
    6a5c:	2200      	movs	r2, #0
    6a5e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    6a62:	f807 cc01 	strb.w	ip, [r7, #-1]
    6a66:	3701      	adds	r7, #1
    6a68:	45c1      	cmp	r9, r8
    6a6a:	f240 0300 	movw	r3, #0
    6a6e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6a72:	d1d0      	bne.n	6a16 <_dtoa_r+0x606>
    6a74:	4635      	mov	r5, r6
    6a76:	465c      	mov	r4, fp
    6a78:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6a7a:	4680      	mov	r8, r0
    6a7c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    6a80:	4689      	mov	r9, r1
    6a82:	4642      	mov	r2, r8
    6a84:	464b      	mov	r3, r9
    6a86:	4640      	mov	r0, r8
    6a88:	4649      	mov	r1, r9
    6a8a:	f005 ffa5 	bl	c9d8 <__adddf3>
    6a8e:	4680      	mov	r8, r0
    6a90:	4689      	mov	r9, r1
    6a92:	4642      	mov	r2, r8
    6a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6a98:	464b      	mov	r3, r9
    6a9a:	f006 fbc1 	bl	d220 <__aeabi_dcmplt>
    6a9e:	b960      	cbnz	r0, 6aba <_dtoa_r+0x6aa>
    6aa0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6aa4:	4642      	mov	r2, r8
    6aa6:	464b      	mov	r3, r9
    6aa8:	f006 fbb0 	bl	d20c <__aeabi_dcmpeq>
    6aac:	2800      	cmp	r0, #0
    6aae:	f000 8190 	beq.w	6dd2 <_dtoa_r+0x9c2>
    6ab2:	f01a 0f01 	tst.w	sl, #1
    6ab6:	f000 818c 	beq.w	6dd2 <_dtoa_r+0x9c2>
    6aba:	9910      	ldr	r1, [sp, #64]	; 0x40
    6abc:	e000      	b.n	6ac0 <_dtoa_r+0x6b0>
    6abe:	461d      	mov	r5, r3
    6ac0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6ac4:	1e6b      	subs	r3, r5, #1
    6ac6:	2a39      	cmp	r2, #57	; 0x39
    6ac8:	f040 8367 	bne.w	719a <_dtoa_r+0xd8a>
    6acc:	428b      	cmp	r3, r1
    6ace:	d1f6      	bne.n	6abe <_dtoa_r+0x6ae>
    6ad0:	9910      	ldr	r1, [sp, #64]	; 0x40
    6ad2:	2330      	movs	r3, #48	; 0x30
    6ad4:	3601      	adds	r6, #1
    6ad6:	2231      	movs	r2, #49	; 0x31
    6ad8:	700b      	strb	r3, [r1, #0]
    6ada:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6adc:	701a      	strb	r2, [r3, #0]
    6ade:	9612      	str	r6, [sp, #72]	; 0x48
    6ae0:	e0b2      	b.n	6c48 <_dtoa_r+0x838>
    6ae2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6ae4:	2a00      	cmp	r2, #0
    6ae6:	f040 80df 	bne.w	6ca8 <_dtoa_r+0x898>
    6aea:	9f15      	ldr	r7, [sp, #84]	; 0x54
    6aec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6aee:	920c      	str	r2, [sp, #48]	; 0x30
    6af0:	2d00      	cmp	r5, #0
    6af2:	bfd4      	ite	le
    6af4:	2300      	movle	r3, #0
    6af6:	2301      	movgt	r3, #1
    6af8:	f1ba 0f00 	cmp.w	sl, #0
    6afc:	bfd4      	ite	le
    6afe:	2300      	movle	r3, #0
    6b00:	f003 0301 	andgt.w	r3, r3, #1
    6b04:	b14b      	cbz	r3, 6b1a <_dtoa_r+0x70a>
    6b06:	45aa      	cmp	sl, r5
    6b08:	bfb4      	ite	lt
    6b0a:	4653      	movlt	r3, sl
    6b0c:	462b      	movge	r3, r5
    6b0e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6b10:	ebc3 0a0a 	rsb	sl, r3, sl
    6b14:	1aed      	subs	r5, r5, r3
    6b16:	1ac0      	subs	r0, r0, r3
    6b18:	900f      	str	r0, [sp, #60]	; 0x3c
    6b1a:	9915      	ldr	r1, [sp, #84]	; 0x54
    6b1c:	2900      	cmp	r1, #0
    6b1e:	dd1c      	ble.n	6b5a <_dtoa_r+0x74a>
    6b20:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6b22:	2a00      	cmp	r2, #0
    6b24:	f000 82e9 	beq.w	70fa <_dtoa_r+0xcea>
    6b28:	2f00      	cmp	r7, #0
    6b2a:	dd12      	ble.n	6b52 <_dtoa_r+0x742>
    6b2c:	990c      	ldr	r1, [sp, #48]	; 0x30
    6b2e:	463a      	mov	r2, r7
    6b30:	4620      	mov	r0, r4
    6b32:	f001 fedd 	bl	88f0 <__pow5mult>
    6b36:	465a      	mov	r2, fp
    6b38:	900c      	str	r0, [sp, #48]	; 0x30
    6b3a:	4620      	mov	r0, r4
    6b3c:	990c      	ldr	r1, [sp, #48]	; 0x30
    6b3e:	f001 fdef 	bl	8720 <__multiply>
    6b42:	4659      	mov	r1, fp
    6b44:	4603      	mov	r3, r0
    6b46:	4620      	mov	r0, r4
    6b48:	9303      	str	r3, [sp, #12]
    6b4a:	f001 fc55 	bl	83f8 <_Bfree>
    6b4e:	9b03      	ldr	r3, [sp, #12]
    6b50:	469b      	mov	fp, r3
    6b52:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6b54:	1bda      	subs	r2, r3, r7
    6b56:	f040 8311 	bne.w	717c <_dtoa_r+0xd6c>
    6b5a:	2101      	movs	r1, #1
    6b5c:	4620      	mov	r0, r4
    6b5e:	f001 fe79 	bl	8854 <__i2b>
    6b62:	9006      	str	r0, [sp, #24]
    6b64:	9817      	ldr	r0, [sp, #92]	; 0x5c
    6b66:	2800      	cmp	r0, #0
    6b68:	dd05      	ble.n	6b76 <_dtoa_r+0x766>
    6b6a:	9906      	ldr	r1, [sp, #24]
    6b6c:	4620      	mov	r0, r4
    6b6e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    6b70:	f001 febe 	bl	88f0 <__pow5mult>
    6b74:	9006      	str	r0, [sp, #24]
    6b76:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6b78:	2901      	cmp	r1, #1
    6b7a:	f340 810a 	ble.w	6d92 <_dtoa_r+0x982>
    6b7e:	2700      	movs	r7, #0
    6b80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6b82:	2b00      	cmp	r3, #0
    6b84:	f040 8261 	bne.w	704a <_dtoa_r+0xc3a>
    6b88:	2301      	movs	r3, #1
    6b8a:	4453      	add	r3, sl
    6b8c:	f013 031f 	ands.w	r3, r3, #31
    6b90:	f040 812a 	bne.w	6de8 <_dtoa_r+0x9d8>
    6b94:	231c      	movs	r3, #28
    6b96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6b98:	449a      	add	sl, r3
    6b9a:	18ed      	adds	r5, r5, r3
    6b9c:	18d2      	adds	r2, r2, r3
    6b9e:	920f      	str	r2, [sp, #60]	; 0x3c
    6ba0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6ba2:	2b00      	cmp	r3, #0
    6ba4:	dd05      	ble.n	6bb2 <_dtoa_r+0x7a2>
    6ba6:	4659      	mov	r1, fp
    6ba8:	461a      	mov	r2, r3
    6baa:	4620      	mov	r0, r4
    6bac:	f001 fd5a 	bl	8664 <__lshift>
    6bb0:	4683      	mov	fp, r0
    6bb2:	f1ba 0f00 	cmp.w	sl, #0
    6bb6:	dd05      	ble.n	6bc4 <_dtoa_r+0x7b4>
    6bb8:	9906      	ldr	r1, [sp, #24]
    6bba:	4652      	mov	r2, sl
    6bbc:	4620      	mov	r0, r4
    6bbe:	f001 fd51 	bl	8664 <__lshift>
    6bc2:	9006      	str	r0, [sp, #24]
    6bc4:	9818      	ldr	r0, [sp, #96]	; 0x60
    6bc6:	2800      	cmp	r0, #0
    6bc8:	f040 8229 	bne.w	701e <_dtoa_r+0xc0e>
    6bcc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    6bce:	9908      	ldr	r1, [sp, #32]
    6bd0:	2802      	cmp	r0, #2
    6bd2:	bfd4      	ite	le
    6bd4:	2300      	movle	r3, #0
    6bd6:	2301      	movgt	r3, #1
    6bd8:	2900      	cmp	r1, #0
    6bda:	bfcc      	ite	gt
    6bdc:	2300      	movgt	r3, #0
    6bde:	f003 0301 	andle.w	r3, r3, #1
    6be2:	2b00      	cmp	r3, #0
    6be4:	f000 810c 	beq.w	6e00 <_dtoa_r+0x9f0>
    6be8:	2900      	cmp	r1, #0
    6bea:	f040 808c 	bne.w	6d06 <_dtoa_r+0x8f6>
    6bee:	2205      	movs	r2, #5
    6bf0:	9906      	ldr	r1, [sp, #24]
    6bf2:	9b08      	ldr	r3, [sp, #32]
    6bf4:	4620      	mov	r0, r4
    6bf6:	f001 fe37 	bl	8868 <__multadd>
    6bfa:	9006      	str	r0, [sp, #24]
    6bfc:	4658      	mov	r0, fp
    6bfe:	9906      	ldr	r1, [sp, #24]
    6c00:	f001 fac0 	bl	8184 <__mcmp>
    6c04:	2800      	cmp	r0, #0
    6c06:	dd7e      	ble.n	6d06 <_dtoa_r+0x8f6>
    6c08:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6c0a:	3601      	adds	r6, #1
    6c0c:	2700      	movs	r7, #0
    6c0e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    6c12:	2331      	movs	r3, #49	; 0x31
    6c14:	f805 3b01 	strb.w	r3, [r5], #1
    6c18:	9906      	ldr	r1, [sp, #24]
    6c1a:	4620      	mov	r0, r4
    6c1c:	f001 fbec 	bl	83f8 <_Bfree>
    6c20:	f1ba 0f00 	cmp.w	sl, #0
    6c24:	f000 80d5 	beq.w	6dd2 <_dtoa_r+0x9c2>
    6c28:	1e3b      	subs	r3, r7, #0
    6c2a:	bf18      	it	ne
    6c2c:	2301      	movne	r3, #1
    6c2e:	4557      	cmp	r7, sl
    6c30:	bf0c      	ite	eq
    6c32:	2300      	moveq	r3, #0
    6c34:	f003 0301 	andne.w	r3, r3, #1
    6c38:	2b00      	cmp	r3, #0
    6c3a:	f040 80d0 	bne.w	6dde <_dtoa_r+0x9ce>
    6c3e:	4651      	mov	r1, sl
    6c40:	4620      	mov	r0, r4
    6c42:	f001 fbd9 	bl	83f8 <_Bfree>
    6c46:	9612      	str	r6, [sp, #72]	; 0x48
    6c48:	4620      	mov	r0, r4
    6c4a:	4659      	mov	r1, fp
    6c4c:	f001 fbd4 	bl	83f8 <_Bfree>
    6c50:	9a12      	ldr	r2, [sp, #72]	; 0x48
    6c52:	1c53      	adds	r3, r2, #1
    6c54:	2200      	movs	r2, #0
    6c56:	702a      	strb	r2, [r5, #0]
    6c58:	982c      	ldr	r0, [sp, #176]	; 0xb0
    6c5a:	992e      	ldr	r1, [sp, #184]	; 0xb8
    6c5c:	6003      	str	r3, [r0, #0]
    6c5e:	2900      	cmp	r1, #0
    6c60:	f000 81d4 	beq.w	700c <_dtoa_r+0xbfc>
    6c64:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    6c66:	9810      	ldr	r0, [sp, #64]	; 0x40
    6c68:	6015      	str	r5, [r2, #0]
    6c6a:	e412      	b.n	6492 <_dtoa_r+0x82>
    6c6c:	2010      	movs	r0, #16
    6c6e:	f7fb ffe1 	bl	2c34 <malloc>
    6c72:	60c6      	str	r6, [r0, #12]
    6c74:	6046      	str	r6, [r0, #4]
    6c76:	6086      	str	r6, [r0, #8]
    6c78:	6006      	str	r6, [r0, #0]
    6c7a:	4606      	mov	r6, r0
    6c7c:	6260      	str	r0, [r4, #36]	; 0x24
    6c7e:	f7ff bbd2 	b.w	6426 <_dtoa_r+0x16>
    6c82:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6c84:	4271      	negs	r1, r6
    6c86:	2200      	movs	r2, #0
    6c88:	9115      	str	r1, [sp, #84]	; 0x54
    6c8a:	1b80      	subs	r0, r0, r6
    6c8c:	9217      	str	r2, [sp, #92]	; 0x5c
    6c8e:	900f      	str	r0, [sp, #60]	; 0x3c
    6c90:	e48a      	b.n	65a8 <_dtoa_r+0x198>
    6c92:	2100      	movs	r1, #0
    6c94:	3e01      	subs	r6, #1
    6c96:	9118      	str	r1, [sp, #96]	; 0x60
    6c98:	e472      	b.n	6580 <_dtoa_r+0x170>
    6c9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    6c9e:	f04f 0802 	mov.w	r8, #2
    6ca2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    6ca6:	e521      	b.n	66ec <_dtoa_r+0x2dc>
    6ca8:	982a      	ldr	r0, [sp, #168]	; 0xa8
    6caa:	2801      	cmp	r0, #1
    6cac:	f340 826c 	ble.w	7188 <_dtoa_r+0xd78>
    6cb0:	9a08      	ldr	r2, [sp, #32]
    6cb2:	9815      	ldr	r0, [sp, #84]	; 0x54
    6cb4:	1e53      	subs	r3, r2, #1
    6cb6:	4298      	cmp	r0, r3
    6cb8:	f2c0 8258 	blt.w	716c <_dtoa_r+0xd5c>
    6cbc:	1ac7      	subs	r7, r0, r3
    6cbe:	9b08      	ldr	r3, [sp, #32]
    6cc0:	2b00      	cmp	r3, #0
    6cc2:	bfa8      	it	ge
    6cc4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    6cc6:	f2c0 8273 	blt.w	71b0 <_dtoa_r+0xda0>
    6cca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6ccc:	4620      	mov	r0, r4
    6cce:	2101      	movs	r1, #1
    6cd0:	449a      	add	sl, r3
    6cd2:	18d2      	adds	r2, r2, r3
    6cd4:	920f      	str	r2, [sp, #60]	; 0x3c
    6cd6:	f001 fdbd 	bl	8854 <__i2b>
    6cda:	900c      	str	r0, [sp, #48]	; 0x30
    6cdc:	e708      	b.n	6af0 <_dtoa_r+0x6e0>
    6cde:	9b08      	ldr	r3, [sp, #32]
    6ce0:	b973      	cbnz	r3, 6d00 <_dtoa_r+0x8f0>
    6ce2:	f240 0300 	movw	r3, #0
    6ce6:	2200      	movs	r2, #0
    6ce8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    6cec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6cf0:	f006 f824 	bl	cd3c <__aeabi_dmul>
    6cf4:	4642      	mov	r2, r8
    6cf6:	464b      	mov	r3, r9
    6cf8:	f006 faa6 	bl	d248 <__aeabi_dcmpge>
    6cfc:	2800      	cmp	r0, #0
    6cfe:	d06a      	beq.n	6dd6 <_dtoa_r+0x9c6>
    6d00:	2200      	movs	r2, #0
    6d02:	9206      	str	r2, [sp, #24]
    6d04:	920c      	str	r2, [sp, #48]	; 0x30
    6d06:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    6d08:	2700      	movs	r7, #0
    6d0a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    6d0e:	43de      	mvns	r6, r3
    6d10:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6d12:	e781      	b.n	6c18 <_dtoa_r+0x808>
    6d14:	2100      	movs	r1, #0
    6d16:	9116      	str	r1, [sp, #88]	; 0x58
    6d18:	982b      	ldr	r0, [sp, #172]	; 0xac
    6d1a:	2800      	cmp	r0, #0
    6d1c:	f340 819f 	ble.w	705e <_dtoa_r+0xc4e>
    6d20:	982b      	ldr	r0, [sp, #172]	; 0xac
    6d22:	4601      	mov	r1, r0
    6d24:	9011      	str	r0, [sp, #68]	; 0x44
    6d26:	9008      	str	r0, [sp, #32]
    6d28:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6d2a:	2200      	movs	r2, #0
    6d2c:	2917      	cmp	r1, #23
    6d2e:	606a      	str	r2, [r5, #4]
    6d30:	f240 82ab 	bls.w	728a <_dtoa_r+0xe7a>
    6d34:	2304      	movs	r3, #4
    6d36:	005b      	lsls	r3, r3, #1
    6d38:	3201      	adds	r2, #1
    6d3a:	f103 0014 	add.w	r0, r3, #20
    6d3e:	4288      	cmp	r0, r1
    6d40:	d9f9      	bls.n	6d36 <_dtoa_r+0x926>
    6d42:	9b08      	ldr	r3, [sp, #32]
    6d44:	606a      	str	r2, [r5, #4]
    6d46:	2b0e      	cmp	r3, #14
    6d48:	bf8c      	ite	hi
    6d4a:	2700      	movhi	r7, #0
    6d4c:	f007 0701 	andls.w	r7, r7, #1
    6d50:	e49d      	b.n	668e <_dtoa_r+0x27e>
    6d52:	2201      	movs	r2, #1
    6d54:	9216      	str	r2, [sp, #88]	; 0x58
    6d56:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    6d58:	18f3      	adds	r3, r6, r3
    6d5a:	9311      	str	r3, [sp, #68]	; 0x44
    6d5c:	1c59      	adds	r1, r3, #1
    6d5e:	2900      	cmp	r1, #0
    6d60:	bfc8      	it	gt
    6d62:	9108      	strgt	r1, [sp, #32]
    6d64:	dce0      	bgt.n	6d28 <_dtoa_r+0x918>
    6d66:	290e      	cmp	r1, #14
    6d68:	bf8c      	ite	hi
    6d6a:	2700      	movhi	r7, #0
    6d6c:	f007 0701 	andls.w	r7, r7, #1
    6d70:	9108      	str	r1, [sp, #32]
    6d72:	e489      	b.n	6688 <_dtoa_r+0x278>
    6d74:	2301      	movs	r3, #1
    6d76:	9316      	str	r3, [sp, #88]	; 0x58
    6d78:	e7ce      	b.n	6d18 <_dtoa_r+0x908>
    6d7a:	2200      	movs	r2, #0
    6d7c:	9216      	str	r2, [sp, #88]	; 0x58
    6d7e:	e7ea      	b.n	6d56 <_dtoa_r+0x946>
    6d80:	f04f 33ff 	mov.w	r3, #4294967295
    6d84:	2700      	movs	r7, #0
    6d86:	2001      	movs	r0, #1
    6d88:	9311      	str	r3, [sp, #68]	; 0x44
    6d8a:	9016      	str	r0, [sp, #88]	; 0x58
    6d8c:	9308      	str	r3, [sp, #32]
    6d8e:	972b      	str	r7, [sp, #172]	; 0xac
    6d90:	e47a      	b.n	6688 <_dtoa_r+0x278>
    6d92:	f1b8 0f00 	cmp.w	r8, #0
    6d96:	f47f aef2 	bne.w	6b7e <_dtoa_r+0x76e>
    6d9a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    6d9e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    6da2:	2b00      	cmp	r3, #0
    6da4:	f47f aeeb 	bne.w	6b7e <_dtoa_r+0x76e>
    6da8:	f240 0300 	movw	r3, #0
    6dac:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    6db0:	ea09 0303 	and.w	r3, r9, r3
    6db4:	2b00      	cmp	r3, #0
    6db6:	f43f aee2 	beq.w	6b7e <_dtoa_r+0x76e>
    6dba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6dbc:	f10a 0a01 	add.w	sl, sl, #1
    6dc0:	2701      	movs	r7, #1
    6dc2:	3201      	adds	r2, #1
    6dc4:	920f      	str	r2, [sp, #60]	; 0x3c
    6dc6:	e6db      	b.n	6b80 <_dtoa_r+0x770>
    6dc8:	4635      	mov	r5, r6
    6dca:	465c      	mov	r4, fp
    6dcc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6dce:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    6dd2:	9612      	str	r6, [sp, #72]	; 0x48
    6dd4:	e738      	b.n	6c48 <_dtoa_r+0x838>
    6dd6:	2000      	movs	r0, #0
    6dd8:	9006      	str	r0, [sp, #24]
    6dda:	900c      	str	r0, [sp, #48]	; 0x30
    6ddc:	e714      	b.n	6c08 <_dtoa_r+0x7f8>
    6dde:	4639      	mov	r1, r7
    6de0:	4620      	mov	r0, r4
    6de2:	f001 fb09 	bl	83f8 <_Bfree>
    6de6:	e72a      	b.n	6c3e <_dtoa_r+0x82e>
    6de8:	f1c3 0320 	rsb	r3, r3, #32
    6dec:	2b04      	cmp	r3, #4
    6dee:	f340 8254 	ble.w	729a <_dtoa_r+0xe8a>
    6df2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6df4:	3b04      	subs	r3, #4
    6df6:	449a      	add	sl, r3
    6df8:	18ed      	adds	r5, r5, r3
    6dfa:	18c9      	adds	r1, r1, r3
    6dfc:	910f      	str	r1, [sp, #60]	; 0x3c
    6dfe:	e6cf      	b.n	6ba0 <_dtoa_r+0x790>
    6e00:	9916      	ldr	r1, [sp, #88]	; 0x58
    6e02:	2900      	cmp	r1, #0
    6e04:	f000 8131 	beq.w	706a <_dtoa_r+0xc5a>
    6e08:	2d00      	cmp	r5, #0
    6e0a:	dd05      	ble.n	6e18 <_dtoa_r+0xa08>
    6e0c:	990c      	ldr	r1, [sp, #48]	; 0x30
    6e0e:	462a      	mov	r2, r5
    6e10:	4620      	mov	r0, r4
    6e12:	f001 fc27 	bl	8664 <__lshift>
    6e16:	900c      	str	r0, [sp, #48]	; 0x30
    6e18:	2f00      	cmp	r7, #0
    6e1a:	f040 81ea 	bne.w	71f2 <_dtoa_r+0xde2>
    6e1e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    6e22:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6e24:	2301      	movs	r3, #1
    6e26:	f008 0001 	and.w	r0, r8, #1
    6e2a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6e2c:	9011      	str	r0, [sp, #68]	; 0x44
    6e2e:	950f      	str	r5, [sp, #60]	; 0x3c
    6e30:	461d      	mov	r5, r3
    6e32:	960c      	str	r6, [sp, #48]	; 0x30
    6e34:	9906      	ldr	r1, [sp, #24]
    6e36:	4658      	mov	r0, fp
    6e38:	f7ff fa5a 	bl	62f0 <quorem>
    6e3c:	4639      	mov	r1, r7
    6e3e:	3030      	adds	r0, #48	; 0x30
    6e40:	900b      	str	r0, [sp, #44]	; 0x2c
    6e42:	4658      	mov	r0, fp
    6e44:	f001 f99e 	bl	8184 <__mcmp>
    6e48:	9906      	ldr	r1, [sp, #24]
    6e4a:	4652      	mov	r2, sl
    6e4c:	4606      	mov	r6, r0
    6e4e:	4620      	mov	r0, r4
    6e50:	f001 fb8c 	bl	856c <__mdiff>
    6e54:	68c3      	ldr	r3, [r0, #12]
    6e56:	4680      	mov	r8, r0
    6e58:	2b00      	cmp	r3, #0
    6e5a:	d03d      	beq.n	6ed8 <_dtoa_r+0xac8>
    6e5c:	f04f 0901 	mov.w	r9, #1
    6e60:	4641      	mov	r1, r8
    6e62:	4620      	mov	r0, r4
    6e64:	f001 fac8 	bl	83f8 <_Bfree>
    6e68:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6e6a:	ea59 0101 	orrs.w	r1, r9, r1
    6e6e:	d103      	bne.n	6e78 <_dtoa_r+0xa68>
    6e70:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6e72:	2a00      	cmp	r2, #0
    6e74:	f000 81eb 	beq.w	724e <_dtoa_r+0xe3e>
    6e78:	2e00      	cmp	r6, #0
    6e7a:	f2c0 819e 	blt.w	71ba <_dtoa_r+0xdaa>
    6e7e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    6e80:	4332      	orrs	r2, r6
    6e82:	d103      	bne.n	6e8c <_dtoa_r+0xa7c>
    6e84:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6e86:	2b00      	cmp	r3, #0
    6e88:	f000 8197 	beq.w	71ba <_dtoa_r+0xdaa>
    6e8c:	f1b9 0f00 	cmp.w	r9, #0
    6e90:	f300 81ce 	bgt.w	7230 <_dtoa_r+0xe20>
    6e94:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6e96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6e98:	f801 2b01 	strb.w	r2, [r1], #1
    6e9c:	9b08      	ldr	r3, [sp, #32]
    6e9e:	910f      	str	r1, [sp, #60]	; 0x3c
    6ea0:	429d      	cmp	r5, r3
    6ea2:	f000 81c2 	beq.w	722a <_dtoa_r+0xe1a>
    6ea6:	4659      	mov	r1, fp
    6ea8:	220a      	movs	r2, #10
    6eaa:	2300      	movs	r3, #0
    6eac:	4620      	mov	r0, r4
    6eae:	f001 fcdb 	bl	8868 <__multadd>
    6eb2:	4557      	cmp	r7, sl
    6eb4:	4639      	mov	r1, r7
    6eb6:	4683      	mov	fp, r0
    6eb8:	d014      	beq.n	6ee4 <_dtoa_r+0xad4>
    6eba:	220a      	movs	r2, #10
    6ebc:	2300      	movs	r3, #0
    6ebe:	4620      	mov	r0, r4
    6ec0:	3501      	adds	r5, #1
    6ec2:	f001 fcd1 	bl	8868 <__multadd>
    6ec6:	4651      	mov	r1, sl
    6ec8:	220a      	movs	r2, #10
    6eca:	2300      	movs	r3, #0
    6ecc:	4607      	mov	r7, r0
    6ece:	4620      	mov	r0, r4
    6ed0:	f001 fcca 	bl	8868 <__multadd>
    6ed4:	4682      	mov	sl, r0
    6ed6:	e7ad      	b.n	6e34 <_dtoa_r+0xa24>
    6ed8:	4658      	mov	r0, fp
    6eda:	4641      	mov	r1, r8
    6edc:	f001 f952 	bl	8184 <__mcmp>
    6ee0:	4681      	mov	r9, r0
    6ee2:	e7bd      	b.n	6e60 <_dtoa_r+0xa50>
    6ee4:	4620      	mov	r0, r4
    6ee6:	220a      	movs	r2, #10
    6ee8:	2300      	movs	r3, #0
    6eea:	3501      	adds	r5, #1
    6eec:	f001 fcbc 	bl	8868 <__multadd>
    6ef0:	4607      	mov	r7, r0
    6ef2:	4682      	mov	sl, r0
    6ef4:	e79e      	b.n	6e34 <_dtoa_r+0xa24>
    6ef6:	9612      	str	r6, [sp, #72]	; 0x48
    6ef8:	f8dd c020 	ldr.w	ip, [sp, #32]
    6efc:	e459      	b.n	67b2 <_dtoa_r+0x3a2>
    6efe:	4275      	negs	r5, r6
    6f00:	2d00      	cmp	r5, #0
    6f02:	f040 8101 	bne.w	7108 <_dtoa_r+0xcf8>
    6f06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6f0a:	f04f 0802 	mov.w	r8, #2
    6f0e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6f12:	e40c      	b.n	672e <_dtoa_r+0x31e>
    6f14:	f64d 7120 	movw	r1, #57120	; 0xdf20
    6f18:	4642      	mov	r2, r8
    6f1a:	f2c0 0100 	movt	r1, #0
    6f1e:	464b      	mov	r3, r9
    6f20:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    6f24:	f8cd c00c 	str.w	ip, [sp, #12]
    6f28:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6f2a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    6f2e:	f005 ff05 	bl	cd3c <__aeabi_dmul>
    6f32:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    6f36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6f3a:	f006 f999 	bl	d270 <__aeabi_d2iz>
    6f3e:	4607      	mov	r7, r0
    6f40:	f005 fe96 	bl	cc70 <__aeabi_i2d>
    6f44:	460b      	mov	r3, r1
    6f46:	4602      	mov	r2, r0
    6f48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6f4c:	f005 fd42 	bl	c9d4 <__aeabi_dsub>
    6f50:	f107 0330 	add.w	r3, r7, #48	; 0x30
    6f54:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6f58:	f805 3b01 	strb.w	r3, [r5], #1
    6f5c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    6f60:	f1bc 0f01 	cmp.w	ip, #1
    6f64:	d029      	beq.n	6fba <_dtoa_r+0xbaa>
    6f66:	46d1      	mov	r9, sl
    6f68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6f6c:	46b2      	mov	sl, r6
    6f6e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6f70:	951c      	str	r5, [sp, #112]	; 0x70
    6f72:	2701      	movs	r7, #1
    6f74:	4665      	mov	r5, ip
    6f76:	46a0      	mov	r8, r4
    6f78:	f240 0300 	movw	r3, #0
    6f7c:	2200      	movs	r2, #0
    6f7e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6f82:	f005 fedb 	bl	cd3c <__aeabi_dmul>
    6f86:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6f8a:	f006 f971 	bl	d270 <__aeabi_d2iz>
    6f8e:	4604      	mov	r4, r0
    6f90:	f005 fe6e 	bl	cc70 <__aeabi_i2d>
    6f94:	3430      	adds	r4, #48	; 0x30
    6f96:	4602      	mov	r2, r0
    6f98:	460b      	mov	r3, r1
    6f9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6f9e:	f005 fd19 	bl	c9d4 <__aeabi_dsub>
    6fa2:	55f4      	strb	r4, [r6, r7]
    6fa4:	3701      	adds	r7, #1
    6fa6:	42af      	cmp	r7, r5
    6fa8:	d1e6      	bne.n	6f78 <_dtoa_r+0xb68>
    6faa:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    6fac:	3f01      	subs	r7, #1
    6fae:	4656      	mov	r6, sl
    6fb0:	4644      	mov	r4, r8
    6fb2:	46ca      	mov	sl, r9
    6fb4:	19ed      	adds	r5, r5, r7
    6fb6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6fba:	f240 0300 	movw	r3, #0
    6fbe:	2200      	movs	r2, #0
    6fc0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    6fc4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    6fc8:	f005 fd06 	bl	c9d8 <__adddf3>
    6fcc:	4602      	mov	r2, r0
    6fce:	460b      	mov	r3, r1
    6fd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6fd4:	f006 f942 	bl	d25c <__aeabi_dcmpgt>
    6fd8:	b9f0      	cbnz	r0, 7018 <_dtoa_r+0xc08>
    6fda:	f240 0100 	movw	r1, #0
    6fde:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    6fe2:	2000      	movs	r0, #0
    6fe4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    6fe8:	f005 fcf4 	bl	c9d4 <__aeabi_dsub>
    6fec:	4602      	mov	r2, r0
    6fee:	460b      	mov	r3, r1
    6ff0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6ff4:	f006 f914 	bl	d220 <__aeabi_dcmplt>
    6ff8:	2800      	cmp	r0, #0
    6ffa:	f43f acac 	beq.w	6956 <_dtoa_r+0x546>
    6ffe:	462b      	mov	r3, r5
    7000:	461d      	mov	r5, r3
    7002:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    7006:	2a30      	cmp	r2, #48	; 0x30
    7008:	d0fa      	beq.n	7000 <_dtoa_r+0xbf0>
    700a:	e61d      	b.n	6c48 <_dtoa_r+0x838>
    700c:	9810      	ldr	r0, [sp, #64]	; 0x40
    700e:	f7ff ba40 	b.w	6492 <_dtoa_r+0x82>
    7012:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    7016:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7018:	9e12      	ldr	r6, [sp, #72]	; 0x48
    701a:	9910      	ldr	r1, [sp, #64]	; 0x40
    701c:	e550      	b.n	6ac0 <_dtoa_r+0x6b0>
    701e:	4658      	mov	r0, fp
    7020:	9906      	ldr	r1, [sp, #24]
    7022:	f001 f8af 	bl	8184 <__mcmp>
    7026:	2800      	cmp	r0, #0
    7028:	f6bf add0 	bge.w	6bcc <_dtoa_r+0x7bc>
    702c:	4659      	mov	r1, fp
    702e:	4620      	mov	r0, r4
    7030:	220a      	movs	r2, #10
    7032:	2300      	movs	r3, #0
    7034:	f001 fc18 	bl	8868 <__multadd>
    7038:	9916      	ldr	r1, [sp, #88]	; 0x58
    703a:	3e01      	subs	r6, #1
    703c:	4683      	mov	fp, r0
    703e:	2900      	cmp	r1, #0
    7040:	f040 8119 	bne.w	7276 <_dtoa_r+0xe66>
    7044:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7046:	9208      	str	r2, [sp, #32]
    7048:	e5c0      	b.n	6bcc <_dtoa_r+0x7bc>
    704a:	9806      	ldr	r0, [sp, #24]
    704c:	6903      	ldr	r3, [r0, #16]
    704e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    7052:	6918      	ldr	r0, [r3, #16]
    7054:	f001 f844 	bl	80e0 <__hi0bits>
    7058:	f1c0 0320 	rsb	r3, r0, #32
    705c:	e595      	b.n	6b8a <_dtoa_r+0x77a>
    705e:	2101      	movs	r1, #1
    7060:	9111      	str	r1, [sp, #68]	; 0x44
    7062:	9108      	str	r1, [sp, #32]
    7064:	912b      	str	r1, [sp, #172]	; 0xac
    7066:	f7ff bb0f 	b.w	6688 <_dtoa_r+0x278>
    706a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    706c:	46b1      	mov	r9, r6
    706e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    7070:	46aa      	mov	sl, r5
    7072:	f8dd 8018 	ldr.w	r8, [sp, #24]
    7076:	9e08      	ldr	r6, [sp, #32]
    7078:	e002      	b.n	7080 <_dtoa_r+0xc70>
    707a:	f001 fbf5 	bl	8868 <__multadd>
    707e:	4683      	mov	fp, r0
    7080:	4641      	mov	r1, r8
    7082:	4658      	mov	r0, fp
    7084:	f7ff f934 	bl	62f0 <quorem>
    7088:	3501      	adds	r5, #1
    708a:	220a      	movs	r2, #10
    708c:	2300      	movs	r3, #0
    708e:	4659      	mov	r1, fp
    7090:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    7094:	f80a c007 	strb.w	ip, [sl, r7]
    7098:	3701      	adds	r7, #1
    709a:	4620      	mov	r0, r4
    709c:	42be      	cmp	r6, r7
    709e:	dcec      	bgt.n	707a <_dtoa_r+0xc6a>
    70a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    70a4:	464e      	mov	r6, r9
    70a6:	2700      	movs	r7, #0
    70a8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    70ac:	4659      	mov	r1, fp
    70ae:	2201      	movs	r2, #1
    70b0:	4620      	mov	r0, r4
    70b2:	f001 fad7 	bl	8664 <__lshift>
    70b6:	9906      	ldr	r1, [sp, #24]
    70b8:	4683      	mov	fp, r0
    70ba:	f001 f863 	bl	8184 <__mcmp>
    70be:	2800      	cmp	r0, #0
    70c0:	dd0f      	ble.n	70e2 <_dtoa_r+0xcd2>
    70c2:	9910      	ldr	r1, [sp, #64]	; 0x40
    70c4:	e000      	b.n	70c8 <_dtoa_r+0xcb8>
    70c6:	461d      	mov	r5, r3
    70c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    70cc:	1e6b      	subs	r3, r5, #1
    70ce:	2a39      	cmp	r2, #57	; 0x39
    70d0:	f040 808c 	bne.w	71ec <_dtoa_r+0xddc>
    70d4:	428b      	cmp	r3, r1
    70d6:	d1f6      	bne.n	70c6 <_dtoa_r+0xcb6>
    70d8:	9910      	ldr	r1, [sp, #64]	; 0x40
    70da:	2331      	movs	r3, #49	; 0x31
    70dc:	3601      	adds	r6, #1
    70de:	700b      	strb	r3, [r1, #0]
    70e0:	e59a      	b.n	6c18 <_dtoa_r+0x808>
    70e2:	d103      	bne.n	70ec <_dtoa_r+0xcdc>
    70e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    70e6:	f010 0f01 	tst.w	r0, #1
    70ea:	d1ea      	bne.n	70c2 <_dtoa_r+0xcb2>
    70ec:	462b      	mov	r3, r5
    70ee:	461d      	mov	r5, r3
    70f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    70f4:	2a30      	cmp	r2, #48	; 0x30
    70f6:	d0fa      	beq.n	70ee <_dtoa_r+0xcde>
    70f8:	e58e      	b.n	6c18 <_dtoa_r+0x808>
    70fa:	4659      	mov	r1, fp
    70fc:	9a15      	ldr	r2, [sp, #84]	; 0x54
    70fe:	4620      	mov	r0, r4
    7100:	f001 fbf6 	bl	88f0 <__pow5mult>
    7104:	4683      	mov	fp, r0
    7106:	e528      	b.n	6b5a <_dtoa_r+0x74a>
    7108:	f005 030f 	and.w	r3, r5, #15
    710c:	f64d 7220 	movw	r2, #57120	; 0xdf20
    7110:	f2c0 0200 	movt	r2, #0
    7114:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7118:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    711c:	e9d3 2300 	ldrd	r2, r3, [r3]
    7120:	f005 fe0c 	bl	cd3c <__aeabi_dmul>
    7124:	112d      	asrs	r5, r5, #4
    7126:	bf08      	it	eq
    7128:	f04f 0802 	moveq.w	r8, #2
    712c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7130:	f43f aafd 	beq.w	672e <_dtoa_r+0x31e>
    7134:	f64d 77f8 	movw	r7, #57336	; 0xdff8
    7138:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    713c:	f04f 0802 	mov.w	r8, #2
    7140:	f2c0 0700 	movt	r7, #0
    7144:	f015 0f01 	tst.w	r5, #1
    7148:	4610      	mov	r0, r2
    714a:	4619      	mov	r1, r3
    714c:	d007      	beq.n	715e <_dtoa_r+0xd4e>
    714e:	e9d7 2300 	ldrd	r2, r3, [r7]
    7152:	f108 0801 	add.w	r8, r8, #1
    7156:	f005 fdf1 	bl	cd3c <__aeabi_dmul>
    715a:	4602      	mov	r2, r0
    715c:	460b      	mov	r3, r1
    715e:	3708      	adds	r7, #8
    7160:	106d      	asrs	r5, r5, #1
    7162:	d1ef      	bne.n	7144 <_dtoa_r+0xd34>
    7164:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    7168:	f7ff bae1 	b.w	672e <_dtoa_r+0x31e>
    716c:	9915      	ldr	r1, [sp, #84]	; 0x54
    716e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7170:	1a5b      	subs	r3, r3, r1
    7172:	18c9      	adds	r1, r1, r3
    7174:	18d2      	adds	r2, r2, r3
    7176:	9115      	str	r1, [sp, #84]	; 0x54
    7178:	9217      	str	r2, [sp, #92]	; 0x5c
    717a:	e5a0      	b.n	6cbe <_dtoa_r+0x8ae>
    717c:	4659      	mov	r1, fp
    717e:	4620      	mov	r0, r4
    7180:	f001 fbb6 	bl	88f0 <__pow5mult>
    7184:	4683      	mov	fp, r0
    7186:	e4e8      	b.n	6b5a <_dtoa_r+0x74a>
    7188:	9919      	ldr	r1, [sp, #100]	; 0x64
    718a:	2900      	cmp	r1, #0
    718c:	d047      	beq.n	721e <_dtoa_r+0xe0e>
    718e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    7192:	9f15      	ldr	r7, [sp, #84]	; 0x54
    7194:	3303      	adds	r3, #3
    7196:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7198:	e597      	b.n	6cca <_dtoa_r+0x8ba>
    719a:	3201      	adds	r2, #1
    719c:	b2d2      	uxtb	r2, r2
    719e:	e49d      	b.n	6adc <_dtoa_r+0x6cc>
    71a0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    71a4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    71a8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    71aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    71ac:	f7ff bbd3 	b.w	6956 <_dtoa_r+0x546>
    71b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    71b2:	2300      	movs	r3, #0
    71b4:	9808      	ldr	r0, [sp, #32]
    71b6:	1a0d      	subs	r5, r1, r0
    71b8:	e587      	b.n	6cca <_dtoa_r+0x8ba>
    71ba:	f1b9 0f00 	cmp.w	r9, #0
    71be:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    71c0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    71c2:	dd0f      	ble.n	71e4 <_dtoa_r+0xdd4>
    71c4:	4659      	mov	r1, fp
    71c6:	2201      	movs	r2, #1
    71c8:	4620      	mov	r0, r4
    71ca:	f001 fa4b 	bl	8664 <__lshift>
    71ce:	9906      	ldr	r1, [sp, #24]
    71d0:	4683      	mov	fp, r0
    71d2:	f000 ffd7 	bl	8184 <__mcmp>
    71d6:	2800      	cmp	r0, #0
    71d8:	dd47      	ble.n	726a <_dtoa_r+0xe5a>
    71da:	990b      	ldr	r1, [sp, #44]	; 0x2c
    71dc:	2939      	cmp	r1, #57	; 0x39
    71de:	d031      	beq.n	7244 <_dtoa_r+0xe34>
    71e0:	3101      	adds	r1, #1
    71e2:	910b      	str	r1, [sp, #44]	; 0x2c
    71e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    71e6:	f805 2b01 	strb.w	r2, [r5], #1
    71ea:	e515      	b.n	6c18 <_dtoa_r+0x808>
    71ec:	3201      	adds	r2, #1
    71ee:	701a      	strb	r2, [r3, #0]
    71f0:	e512      	b.n	6c18 <_dtoa_r+0x808>
    71f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    71f4:	4620      	mov	r0, r4
    71f6:	6851      	ldr	r1, [r2, #4]
    71f8:	f001 f91a 	bl	8430 <_Balloc>
    71fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    71fe:	f103 010c 	add.w	r1, r3, #12
    7202:	691a      	ldr	r2, [r3, #16]
    7204:	3202      	adds	r2, #2
    7206:	0092      	lsls	r2, r2, #2
    7208:	4605      	mov	r5, r0
    720a:	300c      	adds	r0, #12
    720c:	f000 fe44 	bl	7e98 <memcpy>
    7210:	4620      	mov	r0, r4
    7212:	4629      	mov	r1, r5
    7214:	2201      	movs	r2, #1
    7216:	f001 fa25 	bl	8664 <__lshift>
    721a:	4682      	mov	sl, r0
    721c:	e601      	b.n	6e22 <_dtoa_r+0xa12>
    721e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    7220:	9f15      	ldr	r7, [sp, #84]	; 0x54
    7222:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7224:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    7228:	e54f      	b.n	6cca <_dtoa_r+0x8ba>
    722a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    722c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    722e:	e73d      	b.n	70ac <_dtoa_r+0xc9c>
    7230:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7232:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7234:	2b39      	cmp	r3, #57	; 0x39
    7236:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    7238:	d004      	beq.n	7244 <_dtoa_r+0xe34>
    723a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    723c:	1c43      	adds	r3, r0, #1
    723e:	f805 3b01 	strb.w	r3, [r5], #1
    7242:	e4e9      	b.n	6c18 <_dtoa_r+0x808>
    7244:	2339      	movs	r3, #57	; 0x39
    7246:	f805 3b01 	strb.w	r3, [r5], #1
    724a:	9910      	ldr	r1, [sp, #64]	; 0x40
    724c:	e73c      	b.n	70c8 <_dtoa_r+0xcb8>
    724e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7250:	4633      	mov	r3, r6
    7252:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7254:	2839      	cmp	r0, #57	; 0x39
    7256:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    7258:	d0f4      	beq.n	7244 <_dtoa_r+0xe34>
    725a:	2b00      	cmp	r3, #0
    725c:	dd01      	ble.n	7262 <_dtoa_r+0xe52>
    725e:	3001      	adds	r0, #1
    7260:	900b      	str	r0, [sp, #44]	; 0x2c
    7262:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7264:	f805 1b01 	strb.w	r1, [r5], #1
    7268:	e4d6      	b.n	6c18 <_dtoa_r+0x808>
    726a:	d1bb      	bne.n	71e4 <_dtoa_r+0xdd4>
    726c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    726e:	f010 0f01 	tst.w	r0, #1
    7272:	d0b7      	beq.n	71e4 <_dtoa_r+0xdd4>
    7274:	e7b1      	b.n	71da <_dtoa_r+0xdca>
    7276:	2300      	movs	r3, #0
    7278:	990c      	ldr	r1, [sp, #48]	; 0x30
    727a:	4620      	mov	r0, r4
    727c:	220a      	movs	r2, #10
    727e:	f001 faf3 	bl	8868 <__multadd>
    7282:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7284:	9308      	str	r3, [sp, #32]
    7286:	900c      	str	r0, [sp, #48]	; 0x30
    7288:	e4a0      	b.n	6bcc <_dtoa_r+0x7bc>
    728a:	9908      	ldr	r1, [sp, #32]
    728c:	290e      	cmp	r1, #14
    728e:	bf8c      	ite	hi
    7290:	2700      	movhi	r7, #0
    7292:	f007 0701 	andls.w	r7, r7, #1
    7296:	f7ff b9fa 	b.w	668e <_dtoa_r+0x27e>
    729a:	f43f ac81 	beq.w	6ba0 <_dtoa_r+0x790>
    729e:	331c      	adds	r3, #28
    72a0:	e479      	b.n	6b96 <_dtoa_r+0x786>
    72a2:	2701      	movs	r7, #1
    72a4:	f7ff b98a 	b.w	65bc <_dtoa_r+0x1ac>

000072a8 <_fflush_r>:
    72a8:	690b      	ldr	r3, [r1, #16]
    72aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    72ae:	460c      	mov	r4, r1
    72b0:	4680      	mov	r8, r0
    72b2:	2b00      	cmp	r3, #0
    72b4:	d071      	beq.n	739a <_fflush_r+0xf2>
    72b6:	b110      	cbz	r0, 72be <_fflush_r+0x16>
    72b8:	6983      	ldr	r3, [r0, #24]
    72ba:	2b00      	cmp	r3, #0
    72bc:	d078      	beq.n	73b0 <_fflush_r+0x108>
    72be:	f64d 637c 	movw	r3, #56956	; 0xde7c
    72c2:	f2c0 0300 	movt	r3, #0
    72c6:	429c      	cmp	r4, r3
    72c8:	bf08      	it	eq
    72ca:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    72ce:	d010      	beq.n	72f2 <_fflush_r+0x4a>
    72d0:	f64d 639c 	movw	r3, #56988	; 0xde9c
    72d4:	f2c0 0300 	movt	r3, #0
    72d8:	429c      	cmp	r4, r3
    72da:	bf08      	it	eq
    72dc:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    72e0:	d007      	beq.n	72f2 <_fflush_r+0x4a>
    72e2:	f64d 63bc 	movw	r3, #57020	; 0xdebc
    72e6:	f2c0 0300 	movt	r3, #0
    72ea:	429c      	cmp	r4, r3
    72ec:	bf08      	it	eq
    72ee:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    72f2:	89a3      	ldrh	r3, [r4, #12]
    72f4:	b21a      	sxth	r2, r3
    72f6:	f012 0f08 	tst.w	r2, #8
    72fa:	d135      	bne.n	7368 <_fflush_r+0xc0>
    72fc:	6862      	ldr	r2, [r4, #4]
    72fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    7302:	81a3      	strh	r3, [r4, #12]
    7304:	2a00      	cmp	r2, #0
    7306:	dd5e      	ble.n	73c6 <_fflush_r+0x11e>
    7308:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    730a:	2e00      	cmp	r6, #0
    730c:	d045      	beq.n	739a <_fflush_r+0xf2>
    730e:	b29b      	uxth	r3, r3
    7310:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    7314:	bf18      	it	ne
    7316:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    7318:	d059      	beq.n	73ce <_fflush_r+0x126>
    731a:	f013 0f04 	tst.w	r3, #4
    731e:	d14a      	bne.n	73b6 <_fflush_r+0x10e>
    7320:	2300      	movs	r3, #0
    7322:	4640      	mov	r0, r8
    7324:	6a21      	ldr	r1, [r4, #32]
    7326:	462a      	mov	r2, r5
    7328:	47b0      	blx	r6
    732a:	4285      	cmp	r5, r0
    732c:	d138      	bne.n	73a0 <_fflush_r+0xf8>
    732e:	89a1      	ldrh	r1, [r4, #12]
    7330:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    7334:	6922      	ldr	r2, [r4, #16]
    7336:	f2c0 0300 	movt	r3, #0
    733a:	ea01 0303 	and.w	r3, r1, r3
    733e:	2100      	movs	r1, #0
    7340:	6061      	str	r1, [r4, #4]
    7342:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    7346:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7348:	81a3      	strh	r3, [r4, #12]
    734a:	6022      	str	r2, [r4, #0]
    734c:	bf18      	it	ne
    734e:	6565      	strne	r5, [r4, #84]	; 0x54
    7350:	b319      	cbz	r1, 739a <_fflush_r+0xf2>
    7352:	f104 0344 	add.w	r3, r4, #68	; 0x44
    7356:	4299      	cmp	r1, r3
    7358:	d002      	beq.n	7360 <_fflush_r+0xb8>
    735a:	4640      	mov	r0, r8
    735c:	f000 f998 	bl	7690 <_free_r>
    7360:	2000      	movs	r0, #0
    7362:	6360      	str	r0, [r4, #52]	; 0x34
    7364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7368:	6926      	ldr	r6, [r4, #16]
    736a:	b1b6      	cbz	r6, 739a <_fflush_r+0xf2>
    736c:	6825      	ldr	r5, [r4, #0]
    736e:	6026      	str	r6, [r4, #0]
    7370:	1bad      	subs	r5, r5, r6
    7372:	f012 0f03 	tst.w	r2, #3
    7376:	bf0c      	ite	eq
    7378:	6963      	ldreq	r3, [r4, #20]
    737a:	2300      	movne	r3, #0
    737c:	60a3      	str	r3, [r4, #8]
    737e:	e00a      	b.n	7396 <_fflush_r+0xee>
    7380:	4632      	mov	r2, r6
    7382:	462b      	mov	r3, r5
    7384:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    7386:	4640      	mov	r0, r8
    7388:	6a21      	ldr	r1, [r4, #32]
    738a:	47b8      	blx	r7
    738c:	2800      	cmp	r0, #0
    738e:	ebc0 0505 	rsb	r5, r0, r5
    7392:	4406      	add	r6, r0
    7394:	dd04      	ble.n	73a0 <_fflush_r+0xf8>
    7396:	2d00      	cmp	r5, #0
    7398:	dcf2      	bgt.n	7380 <_fflush_r+0xd8>
    739a:	2000      	movs	r0, #0
    739c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    73a0:	89a3      	ldrh	r3, [r4, #12]
    73a2:	f04f 30ff 	mov.w	r0, #4294967295
    73a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    73aa:	81a3      	strh	r3, [r4, #12]
    73ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    73b0:	f000 f8ea 	bl	7588 <__sinit>
    73b4:	e783      	b.n	72be <_fflush_r+0x16>
    73b6:	6862      	ldr	r2, [r4, #4]
    73b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    73ba:	1aad      	subs	r5, r5, r2
    73bc:	2b00      	cmp	r3, #0
    73be:	d0af      	beq.n	7320 <_fflush_r+0x78>
    73c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    73c2:	1aed      	subs	r5, r5, r3
    73c4:	e7ac      	b.n	7320 <_fflush_r+0x78>
    73c6:	6c22      	ldr	r2, [r4, #64]	; 0x40
    73c8:	2a00      	cmp	r2, #0
    73ca:	dc9d      	bgt.n	7308 <_fflush_r+0x60>
    73cc:	e7e5      	b.n	739a <_fflush_r+0xf2>
    73ce:	2301      	movs	r3, #1
    73d0:	4640      	mov	r0, r8
    73d2:	6a21      	ldr	r1, [r4, #32]
    73d4:	47b0      	blx	r6
    73d6:	f1b0 3fff 	cmp.w	r0, #4294967295
    73da:	4605      	mov	r5, r0
    73dc:	d002      	beq.n	73e4 <_fflush_r+0x13c>
    73de:	89a3      	ldrh	r3, [r4, #12]
    73e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    73e2:	e79a      	b.n	731a <_fflush_r+0x72>
    73e4:	f8d8 3000 	ldr.w	r3, [r8]
    73e8:	2b1d      	cmp	r3, #29
    73ea:	d0d6      	beq.n	739a <_fflush_r+0xf2>
    73ec:	89a3      	ldrh	r3, [r4, #12]
    73ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    73f2:	81a3      	strh	r3, [r4, #12]
    73f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000073f8 <fflush>:
    73f8:	4601      	mov	r1, r0
    73fa:	b128      	cbz	r0, 7408 <fflush+0x10>
    73fc:	f240 0324 	movw	r3, #36	; 0x24
    7400:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7404:	6818      	ldr	r0, [r3, #0]
    7406:	e74f      	b.n	72a8 <_fflush_r>
    7408:	f64d 43cc 	movw	r3, #56524	; 0xdccc
    740c:	f247 21a9 	movw	r1, #29353	; 0x72a9
    7410:	f2c0 0300 	movt	r3, #0
    7414:	f2c0 0100 	movt	r1, #0
    7418:	6818      	ldr	r0, [r3, #0]
    741a:	f000 bbb3 	b.w	7b84 <_fwalk_reent>
    741e:	bf00      	nop

00007420 <__sfp_lock_acquire>:
    7420:	4770      	bx	lr
    7422:	bf00      	nop

00007424 <__sfp_lock_release>:
    7424:	4770      	bx	lr
    7426:	bf00      	nop

00007428 <__sinit_lock_acquire>:
    7428:	4770      	bx	lr
    742a:	bf00      	nop

0000742c <__sinit_lock_release>:
    742c:	4770      	bx	lr
    742e:	bf00      	nop

00007430 <__fp_lock>:
    7430:	2000      	movs	r0, #0
    7432:	4770      	bx	lr

00007434 <__fp_unlock>:
    7434:	2000      	movs	r0, #0
    7436:	4770      	bx	lr

00007438 <__fp_unlock_all>:
    7438:	f240 0324 	movw	r3, #36	; 0x24
    743c:	f247 4135 	movw	r1, #29749	; 0x7435
    7440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7444:	f2c0 0100 	movt	r1, #0
    7448:	6818      	ldr	r0, [r3, #0]
    744a:	f000 bbc5 	b.w	7bd8 <_fwalk>
    744e:	bf00      	nop

00007450 <__fp_lock_all>:
    7450:	f240 0324 	movw	r3, #36	; 0x24
    7454:	f247 4131 	movw	r1, #29745	; 0x7431
    7458:	f2c2 0300 	movt	r3, #8192	; 0x2000
    745c:	f2c0 0100 	movt	r1, #0
    7460:	6818      	ldr	r0, [r3, #0]
    7462:	f000 bbb9 	b.w	7bd8 <_fwalk>
    7466:	bf00      	nop

00007468 <_cleanup_r>:
    7468:	f64b 7131 	movw	r1, #48945	; 0xbf31
    746c:	f2c0 0100 	movt	r1, #0
    7470:	f000 bbb2 	b.w	7bd8 <_fwalk>

00007474 <_cleanup>:
    7474:	f64d 43cc 	movw	r3, #56524	; 0xdccc
    7478:	f2c0 0300 	movt	r3, #0
    747c:	6818      	ldr	r0, [r3, #0]
    747e:	e7f3      	b.n	7468 <_cleanup_r>

00007480 <std>:
    7480:	b510      	push	{r4, lr}
    7482:	4604      	mov	r4, r0
    7484:	2300      	movs	r3, #0
    7486:	305c      	adds	r0, #92	; 0x5c
    7488:	81a1      	strh	r1, [r4, #12]
    748a:	4619      	mov	r1, r3
    748c:	81e2      	strh	r2, [r4, #14]
    748e:	2208      	movs	r2, #8
    7490:	6023      	str	r3, [r4, #0]
    7492:	6063      	str	r3, [r4, #4]
    7494:	60a3      	str	r3, [r4, #8]
    7496:	6663      	str	r3, [r4, #100]	; 0x64
    7498:	6123      	str	r3, [r4, #16]
    749a:	6163      	str	r3, [r4, #20]
    749c:	61a3      	str	r3, [r4, #24]
    749e:	f7fb fea3 	bl	31e8 <memset>
    74a2:	f648 70ad 	movw	r0, #36781	; 0x8fad
    74a6:	f648 7171 	movw	r1, #36721	; 0x8f71
    74aa:	f648 7249 	movw	r2, #36681	; 0x8f49
    74ae:	f648 7341 	movw	r3, #36673	; 0x8f41
    74b2:	f2c0 0000 	movt	r0, #0
    74b6:	f2c0 0100 	movt	r1, #0
    74ba:	f2c0 0200 	movt	r2, #0
    74be:	f2c0 0300 	movt	r3, #0
    74c2:	6260      	str	r0, [r4, #36]	; 0x24
    74c4:	62a1      	str	r1, [r4, #40]	; 0x28
    74c6:	62e2      	str	r2, [r4, #44]	; 0x2c
    74c8:	6323      	str	r3, [r4, #48]	; 0x30
    74ca:	6224      	str	r4, [r4, #32]
    74cc:	bd10      	pop	{r4, pc}
    74ce:	bf00      	nop

000074d0 <__sfmoreglue>:
    74d0:	b570      	push	{r4, r5, r6, lr}
    74d2:	2568      	movs	r5, #104	; 0x68
    74d4:	460e      	mov	r6, r1
    74d6:	fb05 f501 	mul.w	r5, r5, r1
    74da:	f105 010c 	add.w	r1, r5, #12
    74de:	f7fb fbb1 	bl	2c44 <_malloc_r>
    74e2:	4604      	mov	r4, r0
    74e4:	b148      	cbz	r0, 74fa <__sfmoreglue+0x2a>
    74e6:	f100 030c 	add.w	r3, r0, #12
    74ea:	2100      	movs	r1, #0
    74ec:	6046      	str	r6, [r0, #4]
    74ee:	462a      	mov	r2, r5
    74f0:	4618      	mov	r0, r3
    74f2:	6021      	str	r1, [r4, #0]
    74f4:	60a3      	str	r3, [r4, #8]
    74f6:	f7fb fe77 	bl	31e8 <memset>
    74fa:	4620      	mov	r0, r4
    74fc:	bd70      	pop	{r4, r5, r6, pc}
    74fe:	bf00      	nop

00007500 <__sfp>:
    7500:	f64d 43cc 	movw	r3, #56524	; 0xdccc
    7504:	f2c0 0300 	movt	r3, #0
    7508:	b570      	push	{r4, r5, r6, lr}
    750a:	681d      	ldr	r5, [r3, #0]
    750c:	4606      	mov	r6, r0
    750e:	69ab      	ldr	r3, [r5, #24]
    7510:	2b00      	cmp	r3, #0
    7512:	d02a      	beq.n	756a <__sfp+0x6a>
    7514:	35d8      	adds	r5, #216	; 0xd8
    7516:	686b      	ldr	r3, [r5, #4]
    7518:	68ac      	ldr	r4, [r5, #8]
    751a:	3b01      	subs	r3, #1
    751c:	d503      	bpl.n	7526 <__sfp+0x26>
    751e:	e020      	b.n	7562 <__sfp+0x62>
    7520:	3468      	adds	r4, #104	; 0x68
    7522:	3b01      	subs	r3, #1
    7524:	d41d      	bmi.n	7562 <__sfp+0x62>
    7526:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    752a:	2a00      	cmp	r2, #0
    752c:	d1f8      	bne.n	7520 <__sfp+0x20>
    752e:	2500      	movs	r5, #0
    7530:	f04f 33ff 	mov.w	r3, #4294967295
    7534:	6665      	str	r5, [r4, #100]	; 0x64
    7536:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    753a:	81e3      	strh	r3, [r4, #14]
    753c:	4629      	mov	r1, r5
    753e:	f04f 0301 	mov.w	r3, #1
    7542:	6025      	str	r5, [r4, #0]
    7544:	81a3      	strh	r3, [r4, #12]
    7546:	2208      	movs	r2, #8
    7548:	60a5      	str	r5, [r4, #8]
    754a:	6065      	str	r5, [r4, #4]
    754c:	6125      	str	r5, [r4, #16]
    754e:	6165      	str	r5, [r4, #20]
    7550:	61a5      	str	r5, [r4, #24]
    7552:	f7fb fe49 	bl	31e8 <memset>
    7556:	64e5      	str	r5, [r4, #76]	; 0x4c
    7558:	6365      	str	r5, [r4, #52]	; 0x34
    755a:	63a5      	str	r5, [r4, #56]	; 0x38
    755c:	64a5      	str	r5, [r4, #72]	; 0x48
    755e:	4620      	mov	r0, r4
    7560:	bd70      	pop	{r4, r5, r6, pc}
    7562:	6828      	ldr	r0, [r5, #0]
    7564:	b128      	cbz	r0, 7572 <__sfp+0x72>
    7566:	4605      	mov	r5, r0
    7568:	e7d5      	b.n	7516 <__sfp+0x16>
    756a:	4628      	mov	r0, r5
    756c:	f000 f80c 	bl	7588 <__sinit>
    7570:	e7d0      	b.n	7514 <__sfp+0x14>
    7572:	4630      	mov	r0, r6
    7574:	2104      	movs	r1, #4
    7576:	f7ff ffab 	bl	74d0 <__sfmoreglue>
    757a:	6028      	str	r0, [r5, #0]
    757c:	2800      	cmp	r0, #0
    757e:	d1f2      	bne.n	7566 <__sfp+0x66>
    7580:	230c      	movs	r3, #12
    7582:	4604      	mov	r4, r0
    7584:	6033      	str	r3, [r6, #0]
    7586:	e7ea      	b.n	755e <__sfp+0x5e>

00007588 <__sinit>:
    7588:	b570      	push	{r4, r5, r6, lr}
    758a:	6986      	ldr	r6, [r0, #24]
    758c:	4604      	mov	r4, r0
    758e:	b106      	cbz	r6, 7592 <__sinit+0xa>
    7590:	bd70      	pop	{r4, r5, r6, pc}
    7592:	f247 4369 	movw	r3, #29801	; 0x7469
    7596:	2501      	movs	r5, #1
    7598:	f2c0 0300 	movt	r3, #0
    759c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    75a0:	6283      	str	r3, [r0, #40]	; 0x28
    75a2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    75a6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    75aa:	6185      	str	r5, [r0, #24]
    75ac:	f7ff ffa8 	bl	7500 <__sfp>
    75b0:	6060      	str	r0, [r4, #4]
    75b2:	4620      	mov	r0, r4
    75b4:	f7ff ffa4 	bl	7500 <__sfp>
    75b8:	60a0      	str	r0, [r4, #8]
    75ba:	4620      	mov	r0, r4
    75bc:	f7ff ffa0 	bl	7500 <__sfp>
    75c0:	4632      	mov	r2, r6
    75c2:	2104      	movs	r1, #4
    75c4:	4623      	mov	r3, r4
    75c6:	60e0      	str	r0, [r4, #12]
    75c8:	6860      	ldr	r0, [r4, #4]
    75ca:	f7ff ff59 	bl	7480 <std>
    75ce:	462a      	mov	r2, r5
    75d0:	68a0      	ldr	r0, [r4, #8]
    75d2:	2109      	movs	r1, #9
    75d4:	4623      	mov	r3, r4
    75d6:	f7ff ff53 	bl	7480 <std>
    75da:	4623      	mov	r3, r4
    75dc:	68e0      	ldr	r0, [r4, #12]
    75de:	2112      	movs	r1, #18
    75e0:	2202      	movs	r2, #2
    75e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    75e6:	e74b      	b.n	7480 <std>

000075e8 <_malloc_trim_r>:
    75e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    75ea:	f240 1418 	movw	r4, #280	; 0x118
    75ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
    75f2:	460f      	mov	r7, r1
    75f4:	4605      	mov	r5, r0
    75f6:	f7fb fe61 	bl	32bc <__malloc_lock>
    75fa:	68a3      	ldr	r3, [r4, #8]
    75fc:	685e      	ldr	r6, [r3, #4]
    75fe:	f026 0603 	bic.w	r6, r6, #3
    7602:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    7606:	330f      	adds	r3, #15
    7608:	1bdf      	subs	r7, r3, r7
    760a:	0b3f      	lsrs	r7, r7, #12
    760c:	3f01      	subs	r7, #1
    760e:	033f      	lsls	r7, r7, #12
    7610:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    7614:	db07      	blt.n	7626 <_malloc_trim_r+0x3e>
    7616:	2100      	movs	r1, #0
    7618:	4628      	mov	r0, r5
    761a:	f7fb ff4d 	bl	34b8 <_sbrk_r>
    761e:	68a3      	ldr	r3, [r4, #8]
    7620:	18f3      	adds	r3, r6, r3
    7622:	4283      	cmp	r3, r0
    7624:	d004      	beq.n	7630 <_malloc_trim_r+0x48>
    7626:	4628      	mov	r0, r5
    7628:	f7fb fe4a 	bl	32c0 <__malloc_unlock>
    762c:	2000      	movs	r0, #0
    762e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7630:	4279      	negs	r1, r7
    7632:	4628      	mov	r0, r5
    7634:	f7fb ff40 	bl	34b8 <_sbrk_r>
    7638:	f1b0 3fff 	cmp.w	r0, #4294967295
    763c:	d010      	beq.n	7660 <_malloc_trim_r+0x78>
    763e:	68a2      	ldr	r2, [r4, #8]
    7640:	f240 5378 	movw	r3, #1400	; 0x578
    7644:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7648:	1bf6      	subs	r6, r6, r7
    764a:	f046 0601 	orr.w	r6, r6, #1
    764e:	4628      	mov	r0, r5
    7650:	6056      	str	r6, [r2, #4]
    7652:	681a      	ldr	r2, [r3, #0]
    7654:	1bd7      	subs	r7, r2, r7
    7656:	601f      	str	r7, [r3, #0]
    7658:	f7fb fe32 	bl	32c0 <__malloc_unlock>
    765c:	2001      	movs	r0, #1
    765e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7660:	2100      	movs	r1, #0
    7662:	4628      	mov	r0, r5
    7664:	f7fb ff28 	bl	34b8 <_sbrk_r>
    7668:	68a3      	ldr	r3, [r4, #8]
    766a:	1ac2      	subs	r2, r0, r3
    766c:	2a0f      	cmp	r2, #15
    766e:	ddda      	ble.n	7626 <_malloc_trim_r+0x3e>
    7670:	f240 5420 	movw	r4, #1312	; 0x520
    7674:	f240 5178 	movw	r1, #1400	; 0x578
    7678:	f2c2 0400 	movt	r4, #8192	; 0x2000
    767c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7680:	f042 0201 	orr.w	r2, r2, #1
    7684:	6824      	ldr	r4, [r4, #0]
    7686:	1b00      	subs	r0, r0, r4
    7688:	6008      	str	r0, [r1, #0]
    768a:	605a      	str	r2, [r3, #4]
    768c:	e7cb      	b.n	7626 <_malloc_trim_r+0x3e>
    768e:	bf00      	nop

00007690 <_free_r>:
    7690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7694:	4605      	mov	r5, r0
    7696:	460c      	mov	r4, r1
    7698:	2900      	cmp	r1, #0
    769a:	f000 8088 	beq.w	77ae <_free_r+0x11e>
    769e:	f7fb fe0d 	bl	32bc <__malloc_lock>
    76a2:	f1a4 0208 	sub.w	r2, r4, #8
    76a6:	f240 1018 	movw	r0, #280	; 0x118
    76aa:	6856      	ldr	r6, [r2, #4]
    76ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    76b0:	f026 0301 	bic.w	r3, r6, #1
    76b4:	f8d0 c008 	ldr.w	ip, [r0, #8]
    76b8:	18d1      	adds	r1, r2, r3
    76ba:	458c      	cmp	ip, r1
    76bc:	684f      	ldr	r7, [r1, #4]
    76be:	f027 0703 	bic.w	r7, r7, #3
    76c2:	f000 8095 	beq.w	77f0 <_free_r+0x160>
    76c6:	f016 0601 	ands.w	r6, r6, #1
    76ca:	604f      	str	r7, [r1, #4]
    76cc:	d05f      	beq.n	778e <_free_r+0xfe>
    76ce:	2600      	movs	r6, #0
    76d0:	19cc      	adds	r4, r1, r7
    76d2:	6864      	ldr	r4, [r4, #4]
    76d4:	f014 0f01 	tst.w	r4, #1
    76d8:	d106      	bne.n	76e8 <_free_r+0x58>
    76da:	19db      	adds	r3, r3, r7
    76dc:	2e00      	cmp	r6, #0
    76de:	d07a      	beq.n	77d6 <_free_r+0x146>
    76e0:	688c      	ldr	r4, [r1, #8]
    76e2:	68c9      	ldr	r1, [r1, #12]
    76e4:	608c      	str	r4, [r1, #8]
    76e6:	60e1      	str	r1, [r4, #12]
    76e8:	f043 0101 	orr.w	r1, r3, #1
    76ec:	50d3      	str	r3, [r2, r3]
    76ee:	6051      	str	r1, [r2, #4]
    76f0:	2e00      	cmp	r6, #0
    76f2:	d147      	bne.n	7784 <_free_r+0xf4>
    76f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    76f8:	d35b      	bcc.n	77b2 <_free_r+0x122>
    76fa:	0a59      	lsrs	r1, r3, #9
    76fc:	2904      	cmp	r1, #4
    76fe:	bf9e      	ittt	ls
    7700:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    7704:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    7708:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    770c:	d928      	bls.n	7760 <_free_r+0xd0>
    770e:	2914      	cmp	r1, #20
    7710:	bf9c      	itt	ls
    7712:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    7716:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    771a:	d921      	bls.n	7760 <_free_r+0xd0>
    771c:	2954      	cmp	r1, #84	; 0x54
    771e:	bf9e      	ittt	ls
    7720:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    7724:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    7728:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    772c:	d918      	bls.n	7760 <_free_r+0xd0>
    772e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    7732:	bf9e      	ittt	ls
    7734:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    7738:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    773c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7740:	d90e      	bls.n	7760 <_free_r+0xd0>
    7742:	f240 5c54 	movw	ip, #1364	; 0x554
    7746:	4561      	cmp	r1, ip
    7748:	bf95      	itete	ls
    774a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    774e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    7752:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    7756:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    775a:	bf98      	it	ls
    775c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7760:	1904      	adds	r4, r0, r4
    7762:	68a1      	ldr	r1, [r4, #8]
    7764:	42a1      	cmp	r1, r4
    7766:	d103      	bne.n	7770 <_free_r+0xe0>
    7768:	e064      	b.n	7834 <_free_r+0x1a4>
    776a:	6889      	ldr	r1, [r1, #8]
    776c:	428c      	cmp	r4, r1
    776e:	d004      	beq.n	777a <_free_r+0xea>
    7770:	6848      	ldr	r0, [r1, #4]
    7772:	f020 0003 	bic.w	r0, r0, #3
    7776:	4283      	cmp	r3, r0
    7778:	d3f7      	bcc.n	776a <_free_r+0xda>
    777a:	68cb      	ldr	r3, [r1, #12]
    777c:	60d3      	str	r3, [r2, #12]
    777e:	6091      	str	r1, [r2, #8]
    7780:	60ca      	str	r2, [r1, #12]
    7782:	609a      	str	r2, [r3, #8]
    7784:	4628      	mov	r0, r5
    7786:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    778a:	f7fb bd99 	b.w	32c0 <__malloc_unlock>
    778e:	f854 4c08 	ldr.w	r4, [r4, #-8]
    7792:	f100 0c08 	add.w	ip, r0, #8
    7796:	1b12      	subs	r2, r2, r4
    7798:	191b      	adds	r3, r3, r4
    779a:	6894      	ldr	r4, [r2, #8]
    779c:	4564      	cmp	r4, ip
    779e:	d047      	beq.n	7830 <_free_r+0x1a0>
    77a0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    77a4:	f8cc 4008 	str.w	r4, [ip, #8]
    77a8:	f8c4 c00c 	str.w	ip, [r4, #12]
    77ac:	e790      	b.n	76d0 <_free_r+0x40>
    77ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    77b2:	08db      	lsrs	r3, r3, #3
    77b4:	f04f 0c01 	mov.w	ip, #1
    77b8:	6846      	ldr	r6, [r0, #4]
    77ba:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    77be:	109b      	asrs	r3, r3, #2
    77c0:	fa0c f303 	lsl.w	r3, ip, r3
    77c4:	60d1      	str	r1, [r2, #12]
    77c6:	688c      	ldr	r4, [r1, #8]
    77c8:	ea46 0303 	orr.w	r3, r6, r3
    77cc:	6043      	str	r3, [r0, #4]
    77ce:	6094      	str	r4, [r2, #8]
    77d0:	60e2      	str	r2, [r4, #12]
    77d2:	608a      	str	r2, [r1, #8]
    77d4:	e7d6      	b.n	7784 <_free_r+0xf4>
    77d6:	688c      	ldr	r4, [r1, #8]
    77d8:	4f1c      	ldr	r7, [pc, #112]	; (784c <_free_r+0x1bc>)
    77da:	42bc      	cmp	r4, r7
    77dc:	d181      	bne.n	76e2 <_free_r+0x52>
    77de:	50d3      	str	r3, [r2, r3]
    77e0:	f043 0301 	orr.w	r3, r3, #1
    77e4:	60e2      	str	r2, [r4, #12]
    77e6:	60a2      	str	r2, [r4, #8]
    77e8:	6053      	str	r3, [r2, #4]
    77ea:	6094      	str	r4, [r2, #8]
    77ec:	60d4      	str	r4, [r2, #12]
    77ee:	e7c9      	b.n	7784 <_free_r+0xf4>
    77f0:	18fb      	adds	r3, r7, r3
    77f2:	f016 0f01 	tst.w	r6, #1
    77f6:	d107      	bne.n	7808 <_free_r+0x178>
    77f8:	f854 1c08 	ldr.w	r1, [r4, #-8]
    77fc:	1a52      	subs	r2, r2, r1
    77fe:	185b      	adds	r3, r3, r1
    7800:	68d4      	ldr	r4, [r2, #12]
    7802:	6891      	ldr	r1, [r2, #8]
    7804:	60a1      	str	r1, [r4, #8]
    7806:	60cc      	str	r4, [r1, #12]
    7808:	f240 5124 	movw	r1, #1316	; 0x524
    780c:	6082      	str	r2, [r0, #8]
    780e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7812:	f043 0001 	orr.w	r0, r3, #1
    7816:	6050      	str	r0, [r2, #4]
    7818:	680a      	ldr	r2, [r1, #0]
    781a:	4293      	cmp	r3, r2
    781c:	d3b2      	bcc.n	7784 <_free_r+0xf4>
    781e:	f240 5374 	movw	r3, #1396	; 0x574
    7822:	4628      	mov	r0, r5
    7824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7828:	6819      	ldr	r1, [r3, #0]
    782a:	f7ff fedd 	bl	75e8 <_malloc_trim_r>
    782e:	e7a9      	b.n	7784 <_free_r+0xf4>
    7830:	2601      	movs	r6, #1
    7832:	e74d      	b.n	76d0 <_free_r+0x40>
    7834:	2601      	movs	r6, #1
    7836:	6844      	ldr	r4, [r0, #4]
    7838:	ea4f 0cac 	mov.w	ip, ip, asr #2
    783c:	460b      	mov	r3, r1
    783e:	fa06 fc0c 	lsl.w	ip, r6, ip
    7842:	ea44 040c 	orr.w	r4, r4, ip
    7846:	6044      	str	r4, [r0, #4]
    7848:	e798      	b.n	777c <_free_r+0xec>
    784a:	bf00      	nop
    784c:	20000120 	.word	0x20000120

00007850 <__sfvwrite_r>:
    7850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7854:	6893      	ldr	r3, [r2, #8]
    7856:	b085      	sub	sp, #20
    7858:	4690      	mov	r8, r2
    785a:	460c      	mov	r4, r1
    785c:	9003      	str	r0, [sp, #12]
    785e:	2b00      	cmp	r3, #0
    7860:	d064      	beq.n	792c <__sfvwrite_r+0xdc>
    7862:	8988      	ldrh	r0, [r1, #12]
    7864:	fa1f fa80 	uxth.w	sl, r0
    7868:	f01a 0f08 	tst.w	sl, #8
    786c:	f000 80a0 	beq.w	79b0 <__sfvwrite_r+0x160>
    7870:	690b      	ldr	r3, [r1, #16]
    7872:	2b00      	cmp	r3, #0
    7874:	f000 809c 	beq.w	79b0 <__sfvwrite_r+0x160>
    7878:	f01a 0b02 	ands.w	fp, sl, #2
    787c:	f8d8 5000 	ldr.w	r5, [r8]
    7880:	bf1c      	itt	ne
    7882:	f04f 0a00 	movne.w	sl, #0
    7886:	4657      	movne	r7, sl
    7888:	d136      	bne.n	78f8 <__sfvwrite_r+0xa8>
    788a:	f01a 0a01 	ands.w	sl, sl, #1
    788e:	bf1d      	ittte	ne
    7890:	46dc      	movne	ip, fp
    7892:	46d9      	movne	r9, fp
    7894:	465f      	movne	r7, fp
    7896:	4656      	moveq	r6, sl
    7898:	d152      	bne.n	7940 <__sfvwrite_r+0xf0>
    789a:	b326      	cbz	r6, 78e6 <__sfvwrite_r+0x96>
    789c:	b280      	uxth	r0, r0
    789e:	68a7      	ldr	r7, [r4, #8]
    78a0:	f410 7f00 	tst.w	r0, #512	; 0x200
    78a4:	f000 808f 	beq.w	79c6 <__sfvwrite_r+0x176>
    78a8:	42be      	cmp	r6, r7
    78aa:	46bb      	mov	fp, r7
    78ac:	f080 80a7 	bcs.w	79fe <__sfvwrite_r+0x1ae>
    78b0:	6820      	ldr	r0, [r4, #0]
    78b2:	4637      	mov	r7, r6
    78b4:	46b3      	mov	fp, r6
    78b6:	465a      	mov	r2, fp
    78b8:	4651      	mov	r1, sl
    78ba:	f000 fbb5 	bl	8028 <memmove>
    78be:	68a2      	ldr	r2, [r4, #8]
    78c0:	6823      	ldr	r3, [r4, #0]
    78c2:	46b1      	mov	r9, r6
    78c4:	1bd7      	subs	r7, r2, r7
    78c6:	60a7      	str	r7, [r4, #8]
    78c8:	4637      	mov	r7, r6
    78ca:	445b      	add	r3, fp
    78cc:	6023      	str	r3, [r4, #0]
    78ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
    78d2:	ebc9 0606 	rsb	r6, r9, r6
    78d6:	44ca      	add	sl, r9
    78d8:	1bdf      	subs	r7, r3, r7
    78da:	f8c8 7008 	str.w	r7, [r8, #8]
    78de:	b32f      	cbz	r7, 792c <__sfvwrite_r+0xdc>
    78e0:	89a0      	ldrh	r0, [r4, #12]
    78e2:	2e00      	cmp	r6, #0
    78e4:	d1da      	bne.n	789c <__sfvwrite_r+0x4c>
    78e6:	f8d5 a000 	ldr.w	sl, [r5]
    78ea:	686e      	ldr	r6, [r5, #4]
    78ec:	3508      	adds	r5, #8
    78ee:	e7d4      	b.n	789a <__sfvwrite_r+0x4a>
    78f0:	f8d5 a000 	ldr.w	sl, [r5]
    78f4:	686f      	ldr	r7, [r5, #4]
    78f6:	3508      	adds	r5, #8
    78f8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    78fc:	bf34      	ite	cc
    78fe:	463b      	movcc	r3, r7
    7900:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    7904:	4652      	mov	r2, sl
    7906:	9803      	ldr	r0, [sp, #12]
    7908:	2f00      	cmp	r7, #0
    790a:	d0f1      	beq.n	78f0 <__sfvwrite_r+0xa0>
    790c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    790e:	6a21      	ldr	r1, [r4, #32]
    7910:	47b0      	blx	r6
    7912:	2800      	cmp	r0, #0
    7914:	4482      	add	sl, r0
    7916:	ebc0 0707 	rsb	r7, r0, r7
    791a:	f340 80ec 	ble.w	7af6 <__sfvwrite_r+0x2a6>
    791e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    7922:	1a18      	subs	r0, r3, r0
    7924:	f8c8 0008 	str.w	r0, [r8, #8]
    7928:	2800      	cmp	r0, #0
    792a:	d1e5      	bne.n	78f8 <__sfvwrite_r+0xa8>
    792c:	2000      	movs	r0, #0
    792e:	b005      	add	sp, #20
    7930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7934:	f8d5 9000 	ldr.w	r9, [r5]
    7938:	f04f 0c00 	mov.w	ip, #0
    793c:	686f      	ldr	r7, [r5, #4]
    793e:	3508      	adds	r5, #8
    7940:	2f00      	cmp	r7, #0
    7942:	d0f7      	beq.n	7934 <__sfvwrite_r+0xe4>
    7944:	f1bc 0f00 	cmp.w	ip, #0
    7948:	f000 80b5 	beq.w	7ab6 <__sfvwrite_r+0x266>
    794c:	6963      	ldr	r3, [r4, #20]
    794e:	45bb      	cmp	fp, r7
    7950:	bf34      	ite	cc
    7952:	46da      	movcc	sl, fp
    7954:	46ba      	movcs	sl, r7
    7956:	68a6      	ldr	r6, [r4, #8]
    7958:	6820      	ldr	r0, [r4, #0]
    795a:	6922      	ldr	r2, [r4, #16]
    795c:	199e      	adds	r6, r3, r6
    795e:	4290      	cmp	r0, r2
    7960:	bf94      	ite	ls
    7962:	2200      	movls	r2, #0
    7964:	2201      	movhi	r2, #1
    7966:	45b2      	cmp	sl, r6
    7968:	bfd4      	ite	le
    796a:	2200      	movle	r2, #0
    796c:	f002 0201 	andgt.w	r2, r2, #1
    7970:	2a00      	cmp	r2, #0
    7972:	f040 80ae 	bne.w	7ad2 <__sfvwrite_r+0x282>
    7976:	459a      	cmp	sl, r3
    7978:	f2c0 8082 	blt.w	7a80 <__sfvwrite_r+0x230>
    797c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    797e:	464a      	mov	r2, r9
    7980:	f8cd c004 	str.w	ip, [sp, #4]
    7984:	9803      	ldr	r0, [sp, #12]
    7986:	6a21      	ldr	r1, [r4, #32]
    7988:	47b0      	blx	r6
    798a:	f8dd c004 	ldr.w	ip, [sp, #4]
    798e:	1e06      	subs	r6, r0, #0
    7990:	f340 80b1 	ble.w	7af6 <__sfvwrite_r+0x2a6>
    7994:	ebbb 0b06 	subs.w	fp, fp, r6
    7998:	f000 8086 	beq.w	7aa8 <__sfvwrite_r+0x258>
    799c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    79a0:	44b1      	add	r9, r6
    79a2:	1bbf      	subs	r7, r7, r6
    79a4:	1b9e      	subs	r6, r3, r6
    79a6:	f8c8 6008 	str.w	r6, [r8, #8]
    79aa:	2e00      	cmp	r6, #0
    79ac:	d1c8      	bne.n	7940 <__sfvwrite_r+0xf0>
    79ae:	e7bd      	b.n	792c <__sfvwrite_r+0xdc>
    79b0:	9803      	ldr	r0, [sp, #12]
    79b2:	4621      	mov	r1, r4
    79b4:	f7fe fc1a 	bl	61ec <__swsetup_r>
    79b8:	2800      	cmp	r0, #0
    79ba:	f040 80d4 	bne.w	7b66 <__sfvwrite_r+0x316>
    79be:	89a0      	ldrh	r0, [r4, #12]
    79c0:	fa1f fa80 	uxth.w	sl, r0
    79c4:	e758      	b.n	7878 <__sfvwrite_r+0x28>
    79c6:	6820      	ldr	r0, [r4, #0]
    79c8:	46b9      	mov	r9, r7
    79ca:	6923      	ldr	r3, [r4, #16]
    79cc:	4298      	cmp	r0, r3
    79ce:	bf94      	ite	ls
    79d0:	2300      	movls	r3, #0
    79d2:	2301      	movhi	r3, #1
    79d4:	42b7      	cmp	r7, r6
    79d6:	bf2c      	ite	cs
    79d8:	2300      	movcs	r3, #0
    79da:	f003 0301 	andcc.w	r3, r3, #1
    79de:	2b00      	cmp	r3, #0
    79e0:	f040 809d 	bne.w	7b1e <__sfvwrite_r+0x2ce>
    79e4:	6963      	ldr	r3, [r4, #20]
    79e6:	429e      	cmp	r6, r3
    79e8:	f0c0 808c 	bcc.w	7b04 <__sfvwrite_r+0x2b4>
    79ec:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    79ee:	4652      	mov	r2, sl
    79f0:	9803      	ldr	r0, [sp, #12]
    79f2:	6a21      	ldr	r1, [r4, #32]
    79f4:	47b8      	blx	r7
    79f6:	1e07      	subs	r7, r0, #0
    79f8:	dd7d      	ble.n	7af6 <__sfvwrite_r+0x2a6>
    79fa:	46b9      	mov	r9, r7
    79fc:	e767      	b.n	78ce <__sfvwrite_r+0x7e>
    79fe:	f410 6f90 	tst.w	r0, #1152	; 0x480
    7a02:	bf08      	it	eq
    7a04:	6820      	ldreq	r0, [r4, #0]
    7a06:	f43f af56 	beq.w	78b6 <__sfvwrite_r+0x66>
    7a0a:	6962      	ldr	r2, [r4, #20]
    7a0c:	6921      	ldr	r1, [r4, #16]
    7a0e:	6823      	ldr	r3, [r4, #0]
    7a10:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    7a14:	1a5b      	subs	r3, r3, r1
    7a16:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    7a1a:	f103 0c01 	add.w	ip, r3, #1
    7a1e:	44b4      	add	ip, r6
    7a20:	ea4f 0969 	mov.w	r9, r9, asr #1
    7a24:	45e1      	cmp	r9, ip
    7a26:	464a      	mov	r2, r9
    7a28:	bf3c      	itt	cc
    7a2a:	46e1      	movcc	r9, ip
    7a2c:	464a      	movcc	r2, r9
    7a2e:	f410 6f80 	tst.w	r0, #1024	; 0x400
    7a32:	f000 8083 	beq.w	7b3c <__sfvwrite_r+0x2ec>
    7a36:	4611      	mov	r1, r2
    7a38:	9803      	ldr	r0, [sp, #12]
    7a3a:	9302      	str	r3, [sp, #8]
    7a3c:	f7fb f902 	bl	2c44 <_malloc_r>
    7a40:	9b02      	ldr	r3, [sp, #8]
    7a42:	2800      	cmp	r0, #0
    7a44:	f000 8099 	beq.w	7b7a <__sfvwrite_r+0x32a>
    7a48:	461a      	mov	r2, r3
    7a4a:	6921      	ldr	r1, [r4, #16]
    7a4c:	9302      	str	r3, [sp, #8]
    7a4e:	9001      	str	r0, [sp, #4]
    7a50:	f000 fa22 	bl	7e98 <memcpy>
    7a54:	89a2      	ldrh	r2, [r4, #12]
    7a56:	9b02      	ldr	r3, [sp, #8]
    7a58:	f8dd c004 	ldr.w	ip, [sp, #4]
    7a5c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    7a60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    7a64:	81a2      	strh	r2, [r4, #12]
    7a66:	ebc3 0209 	rsb	r2, r3, r9
    7a6a:	eb0c 0003 	add.w	r0, ip, r3
    7a6e:	4637      	mov	r7, r6
    7a70:	46b3      	mov	fp, r6
    7a72:	60a2      	str	r2, [r4, #8]
    7a74:	f8c4 c010 	str.w	ip, [r4, #16]
    7a78:	6020      	str	r0, [r4, #0]
    7a7a:	f8c4 9014 	str.w	r9, [r4, #20]
    7a7e:	e71a      	b.n	78b6 <__sfvwrite_r+0x66>
    7a80:	4652      	mov	r2, sl
    7a82:	4649      	mov	r1, r9
    7a84:	4656      	mov	r6, sl
    7a86:	f8cd c004 	str.w	ip, [sp, #4]
    7a8a:	f000 facd 	bl	8028 <memmove>
    7a8e:	68a2      	ldr	r2, [r4, #8]
    7a90:	6823      	ldr	r3, [r4, #0]
    7a92:	ebbb 0b06 	subs.w	fp, fp, r6
    7a96:	ebca 0202 	rsb	r2, sl, r2
    7a9a:	f8dd c004 	ldr.w	ip, [sp, #4]
    7a9e:	4453      	add	r3, sl
    7aa0:	60a2      	str	r2, [r4, #8]
    7aa2:	6023      	str	r3, [r4, #0]
    7aa4:	f47f af7a 	bne.w	799c <__sfvwrite_r+0x14c>
    7aa8:	9803      	ldr	r0, [sp, #12]
    7aaa:	4621      	mov	r1, r4
    7aac:	f7ff fbfc 	bl	72a8 <_fflush_r>
    7ab0:	bb08      	cbnz	r0, 7af6 <__sfvwrite_r+0x2a6>
    7ab2:	46dc      	mov	ip, fp
    7ab4:	e772      	b.n	799c <__sfvwrite_r+0x14c>
    7ab6:	4648      	mov	r0, r9
    7ab8:	210a      	movs	r1, #10
    7aba:	463a      	mov	r2, r7
    7abc:	f000 f9b2 	bl	7e24 <memchr>
    7ac0:	2800      	cmp	r0, #0
    7ac2:	d04b      	beq.n	7b5c <__sfvwrite_r+0x30c>
    7ac4:	f100 0b01 	add.w	fp, r0, #1
    7ac8:	f04f 0c01 	mov.w	ip, #1
    7acc:	ebc9 0b0b 	rsb	fp, r9, fp
    7ad0:	e73c      	b.n	794c <__sfvwrite_r+0xfc>
    7ad2:	4649      	mov	r1, r9
    7ad4:	4632      	mov	r2, r6
    7ad6:	f8cd c004 	str.w	ip, [sp, #4]
    7ada:	f000 faa5 	bl	8028 <memmove>
    7ade:	6823      	ldr	r3, [r4, #0]
    7ae0:	4621      	mov	r1, r4
    7ae2:	9803      	ldr	r0, [sp, #12]
    7ae4:	199b      	adds	r3, r3, r6
    7ae6:	6023      	str	r3, [r4, #0]
    7ae8:	f7ff fbde 	bl	72a8 <_fflush_r>
    7aec:	f8dd c004 	ldr.w	ip, [sp, #4]
    7af0:	2800      	cmp	r0, #0
    7af2:	f43f af4f 	beq.w	7994 <__sfvwrite_r+0x144>
    7af6:	89a3      	ldrh	r3, [r4, #12]
    7af8:	f04f 30ff 	mov.w	r0, #4294967295
    7afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7b00:	81a3      	strh	r3, [r4, #12]
    7b02:	e714      	b.n	792e <__sfvwrite_r+0xde>
    7b04:	4632      	mov	r2, r6
    7b06:	4651      	mov	r1, sl
    7b08:	f000 fa8e 	bl	8028 <memmove>
    7b0c:	68a2      	ldr	r2, [r4, #8]
    7b0e:	6823      	ldr	r3, [r4, #0]
    7b10:	4637      	mov	r7, r6
    7b12:	1b92      	subs	r2, r2, r6
    7b14:	46b1      	mov	r9, r6
    7b16:	199b      	adds	r3, r3, r6
    7b18:	60a2      	str	r2, [r4, #8]
    7b1a:	6023      	str	r3, [r4, #0]
    7b1c:	e6d7      	b.n	78ce <__sfvwrite_r+0x7e>
    7b1e:	4651      	mov	r1, sl
    7b20:	463a      	mov	r2, r7
    7b22:	f000 fa81 	bl	8028 <memmove>
    7b26:	6823      	ldr	r3, [r4, #0]
    7b28:	9803      	ldr	r0, [sp, #12]
    7b2a:	4621      	mov	r1, r4
    7b2c:	19db      	adds	r3, r3, r7
    7b2e:	6023      	str	r3, [r4, #0]
    7b30:	f7ff fbba 	bl	72a8 <_fflush_r>
    7b34:	2800      	cmp	r0, #0
    7b36:	f43f aeca 	beq.w	78ce <__sfvwrite_r+0x7e>
    7b3a:	e7dc      	b.n	7af6 <__sfvwrite_r+0x2a6>
    7b3c:	9803      	ldr	r0, [sp, #12]
    7b3e:	9302      	str	r3, [sp, #8]
    7b40:	f000 ff7a 	bl	8a38 <_realloc_r>
    7b44:	9b02      	ldr	r3, [sp, #8]
    7b46:	4684      	mov	ip, r0
    7b48:	2800      	cmp	r0, #0
    7b4a:	d18c      	bne.n	7a66 <__sfvwrite_r+0x216>
    7b4c:	6921      	ldr	r1, [r4, #16]
    7b4e:	9803      	ldr	r0, [sp, #12]
    7b50:	f7ff fd9e 	bl	7690 <_free_r>
    7b54:	9903      	ldr	r1, [sp, #12]
    7b56:	230c      	movs	r3, #12
    7b58:	600b      	str	r3, [r1, #0]
    7b5a:	e7cc      	b.n	7af6 <__sfvwrite_r+0x2a6>
    7b5c:	f107 0b01 	add.w	fp, r7, #1
    7b60:	f04f 0c01 	mov.w	ip, #1
    7b64:	e6f2      	b.n	794c <__sfvwrite_r+0xfc>
    7b66:	9903      	ldr	r1, [sp, #12]
    7b68:	2209      	movs	r2, #9
    7b6a:	89a3      	ldrh	r3, [r4, #12]
    7b6c:	f04f 30ff 	mov.w	r0, #4294967295
    7b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7b74:	600a      	str	r2, [r1, #0]
    7b76:	81a3      	strh	r3, [r4, #12]
    7b78:	e6d9      	b.n	792e <__sfvwrite_r+0xde>
    7b7a:	9a03      	ldr	r2, [sp, #12]
    7b7c:	230c      	movs	r3, #12
    7b7e:	6013      	str	r3, [r2, #0]
    7b80:	e7b9      	b.n	7af6 <__sfvwrite_r+0x2a6>
    7b82:	bf00      	nop

00007b84 <_fwalk_reent>:
    7b84:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    7b88:	4607      	mov	r7, r0
    7b8a:	468a      	mov	sl, r1
    7b8c:	f7ff fc48 	bl	7420 <__sfp_lock_acquire>
    7b90:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    7b94:	bf08      	it	eq
    7b96:	46b0      	moveq	r8, r6
    7b98:	d018      	beq.n	7bcc <_fwalk_reent+0x48>
    7b9a:	f04f 0800 	mov.w	r8, #0
    7b9e:	6875      	ldr	r5, [r6, #4]
    7ba0:	68b4      	ldr	r4, [r6, #8]
    7ba2:	3d01      	subs	r5, #1
    7ba4:	d40f      	bmi.n	7bc6 <_fwalk_reent+0x42>
    7ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7baa:	b14b      	cbz	r3, 7bc0 <_fwalk_reent+0x3c>
    7bac:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7bb0:	4621      	mov	r1, r4
    7bb2:	4638      	mov	r0, r7
    7bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
    7bb8:	d002      	beq.n	7bc0 <_fwalk_reent+0x3c>
    7bba:	47d0      	blx	sl
    7bbc:	ea48 0800 	orr.w	r8, r8, r0
    7bc0:	3468      	adds	r4, #104	; 0x68
    7bc2:	3d01      	subs	r5, #1
    7bc4:	d5ef      	bpl.n	7ba6 <_fwalk_reent+0x22>
    7bc6:	6836      	ldr	r6, [r6, #0]
    7bc8:	2e00      	cmp	r6, #0
    7bca:	d1e8      	bne.n	7b9e <_fwalk_reent+0x1a>
    7bcc:	f7ff fc2a 	bl	7424 <__sfp_lock_release>
    7bd0:	4640      	mov	r0, r8
    7bd2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    7bd6:	bf00      	nop

00007bd8 <_fwalk>:
    7bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7bdc:	4606      	mov	r6, r0
    7bde:	4688      	mov	r8, r1
    7be0:	f7ff fc1e 	bl	7420 <__sfp_lock_acquire>
    7be4:	36d8      	adds	r6, #216	; 0xd8
    7be6:	bf08      	it	eq
    7be8:	4637      	moveq	r7, r6
    7bea:	d015      	beq.n	7c18 <_fwalk+0x40>
    7bec:	2700      	movs	r7, #0
    7bee:	6875      	ldr	r5, [r6, #4]
    7bf0:	68b4      	ldr	r4, [r6, #8]
    7bf2:	3d01      	subs	r5, #1
    7bf4:	d40d      	bmi.n	7c12 <_fwalk+0x3a>
    7bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7bfa:	b13b      	cbz	r3, 7c0c <_fwalk+0x34>
    7bfc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7c00:	4620      	mov	r0, r4
    7c02:	f1b3 3fff 	cmp.w	r3, #4294967295
    7c06:	d001      	beq.n	7c0c <_fwalk+0x34>
    7c08:	47c0      	blx	r8
    7c0a:	4307      	orrs	r7, r0
    7c0c:	3468      	adds	r4, #104	; 0x68
    7c0e:	3d01      	subs	r5, #1
    7c10:	d5f1      	bpl.n	7bf6 <_fwalk+0x1e>
    7c12:	6836      	ldr	r6, [r6, #0]
    7c14:	2e00      	cmp	r6, #0
    7c16:	d1ea      	bne.n	7bee <_fwalk+0x16>
    7c18:	f7ff fc04 	bl	7424 <__sfp_lock_release>
    7c1c:	4638      	mov	r0, r7
    7c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7c22:	bf00      	nop

00007c24 <iswspace>:
    7c24:	28ff      	cmp	r0, #255	; 0xff
    7c26:	d809      	bhi.n	7c3c <iswspace+0x18>
    7c28:	f240 532c 	movw	r3, #1324	; 0x52c
    7c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7c30:	681b      	ldr	r3, [r3, #0]
    7c32:	18c0      	adds	r0, r0, r3
    7c34:	7840      	ldrb	r0, [r0, #1]
    7c36:	f000 0008 	and.w	r0, r0, #8
    7c3a:	4770      	bx	lr
    7c3c:	2000      	movs	r0, #0
    7c3e:	4770      	bx	lr

00007c40 <__locale_charset>:
    7c40:	f64d 63dc 	movw	r3, #57052	; 0xdedc
    7c44:	f2c0 0300 	movt	r3, #0
    7c48:	6818      	ldr	r0, [r3, #0]
    7c4a:	4770      	bx	lr

00007c4c <_localeconv_r>:
    7c4c:	4800      	ldr	r0, [pc, #0]	; (7c50 <_localeconv_r+0x4>)
    7c4e:	4770      	bx	lr
    7c50:	0000dee0 	.word	0x0000dee0

00007c54 <localeconv>:
    7c54:	4800      	ldr	r0, [pc, #0]	; (7c58 <localeconv+0x4>)
    7c56:	4770      	bx	lr
    7c58:	0000dee0 	.word	0x0000dee0

00007c5c <_setlocale_r>:
    7c5c:	b570      	push	{r4, r5, r6, lr}
    7c5e:	4605      	mov	r5, r0
    7c60:	460e      	mov	r6, r1
    7c62:	4614      	mov	r4, r2
    7c64:	b172      	cbz	r2, 7c84 <_setlocale_r+0x28>
    7c66:	f64d 41d0 	movw	r1, #56528	; 0xdcd0
    7c6a:	4610      	mov	r0, r2
    7c6c:	f2c0 0100 	movt	r1, #0
    7c70:	f001 f9ae 	bl	8fd0 <strcmp>
    7c74:	b958      	cbnz	r0, 7c8e <_setlocale_r+0x32>
    7c76:	f64d 40d0 	movw	r0, #56528	; 0xdcd0
    7c7a:	622c      	str	r4, [r5, #32]
    7c7c:	f2c0 0000 	movt	r0, #0
    7c80:	61ee      	str	r6, [r5, #28]
    7c82:	bd70      	pop	{r4, r5, r6, pc}
    7c84:	f64d 40d0 	movw	r0, #56528	; 0xdcd0
    7c88:	f2c0 0000 	movt	r0, #0
    7c8c:	bd70      	pop	{r4, r5, r6, pc}
    7c8e:	f64d 5134 	movw	r1, #56628	; 0xdd34
    7c92:	4620      	mov	r0, r4
    7c94:	f2c0 0100 	movt	r1, #0
    7c98:	f001 f99a 	bl	8fd0 <strcmp>
    7c9c:	2800      	cmp	r0, #0
    7c9e:	d0ea      	beq.n	7c76 <_setlocale_r+0x1a>
    7ca0:	2000      	movs	r0, #0
    7ca2:	bd70      	pop	{r4, r5, r6, pc}

00007ca4 <setlocale>:
    7ca4:	f240 0324 	movw	r3, #36	; 0x24
    7ca8:	460a      	mov	r2, r1
    7caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cae:	4601      	mov	r1, r0
    7cb0:	6818      	ldr	r0, [r3, #0]
    7cb2:	e7d3      	b.n	7c5c <_setlocale_r>

00007cb4 <__smakebuf_r>:
    7cb4:	898b      	ldrh	r3, [r1, #12]
    7cb6:	b5f0      	push	{r4, r5, r6, r7, lr}
    7cb8:	460c      	mov	r4, r1
    7cba:	b29a      	uxth	r2, r3
    7cbc:	b091      	sub	sp, #68	; 0x44
    7cbe:	f012 0f02 	tst.w	r2, #2
    7cc2:	4605      	mov	r5, r0
    7cc4:	d141      	bne.n	7d4a <__smakebuf_r+0x96>
    7cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7cca:	2900      	cmp	r1, #0
    7ccc:	db18      	blt.n	7d00 <__smakebuf_r+0x4c>
    7cce:	aa01      	add	r2, sp, #4
    7cd0:	f004 f936 	bl	bf40 <_fstat_r>
    7cd4:	2800      	cmp	r0, #0
    7cd6:	db11      	blt.n	7cfc <__smakebuf_r+0x48>
    7cd8:	9b02      	ldr	r3, [sp, #8]
    7cda:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    7cde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    7ce2:	bf14      	ite	ne
    7ce4:	2700      	movne	r7, #0
    7ce6:	2701      	moveq	r7, #1
    7ce8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    7cec:	d040      	beq.n	7d70 <__smakebuf_r+0xbc>
    7cee:	89a3      	ldrh	r3, [r4, #12]
    7cf0:	f44f 6680 	mov.w	r6, #1024	; 0x400
    7cf4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    7cf8:	81a3      	strh	r3, [r4, #12]
    7cfa:	e00b      	b.n	7d14 <__smakebuf_r+0x60>
    7cfc:	89a3      	ldrh	r3, [r4, #12]
    7cfe:	b29a      	uxth	r2, r3
    7d00:	f012 0f80 	tst.w	r2, #128	; 0x80
    7d04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    7d08:	bf0c      	ite	eq
    7d0a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    7d0e:	2640      	movne	r6, #64	; 0x40
    7d10:	2700      	movs	r7, #0
    7d12:	81a3      	strh	r3, [r4, #12]
    7d14:	4628      	mov	r0, r5
    7d16:	4631      	mov	r1, r6
    7d18:	f7fa ff94 	bl	2c44 <_malloc_r>
    7d1c:	b170      	cbz	r0, 7d3c <__smakebuf_r+0x88>
    7d1e:	89a1      	ldrh	r1, [r4, #12]
    7d20:	f247 4269 	movw	r2, #29801	; 0x7469
    7d24:	f2c0 0200 	movt	r2, #0
    7d28:	6120      	str	r0, [r4, #16]
    7d2a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    7d2e:	6166      	str	r6, [r4, #20]
    7d30:	62aa      	str	r2, [r5, #40]	; 0x28
    7d32:	81a1      	strh	r1, [r4, #12]
    7d34:	6020      	str	r0, [r4, #0]
    7d36:	b97f      	cbnz	r7, 7d58 <__smakebuf_r+0xa4>
    7d38:	b011      	add	sp, #68	; 0x44
    7d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7d3c:	89a3      	ldrh	r3, [r4, #12]
    7d3e:	f413 7f00 	tst.w	r3, #512	; 0x200
    7d42:	d1f9      	bne.n	7d38 <__smakebuf_r+0x84>
    7d44:	f043 0302 	orr.w	r3, r3, #2
    7d48:	81a3      	strh	r3, [r4, #12]
    7d4a:	f104 0347 	add.w	r3, r4, #71	; 0x47
    7d4e:	6123      	str	r3, [r4, #16]
    7d50:	6023      	str	r3, [r4, #0]
    7d52:	2301      	movs	r3, #1
    7d54:	6163      	str	r3, [r4, #20]
    7d56:	e7ef      	b.n	7d38 <__smakebuf_r+0x84>
    7d58:	4628      	mov	r0, r5
    7d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    7d5e:	f004 fcb7 	bl	c6d0 <_isatty_r>
    7d62:	2800      	cmp	r0, #0
    7d64:	d0e8      	beq.n	7d38 <__smakebuf_r+0x84>
    7d66:	89a3      	ldrh	r3, [r4, #12]
    7d68:	f043 0301 	orr.w	r3, r3, #1
    7d6c:	81a3      	strh	r3, [r4, #12]
    7d6e:	e7e3      	b.n	7d38 <__smakebuf_r+0x84>
    7d70:	f648 7349 	movw	r3, #36681	; 0x8f49
    7d74:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    7d76:	f2c0 0300 	movt	r3, #0
    7d7a:	429a      	cmp	r2, r3
    7d7c:	d1b7      	bne.n	7cee <__smakebuf_r+0x3a>
    7d7e:	89a2      	ldrh	r2, [r4, #12]
    7d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
    7d84:	461e      	mov	r6, r3
    7d86:	6523      	str	r3, [r4, #80]	; 0x50
    7d88:	ea42 0303 	orr.w	r3, r2, r3
    7d8c:	81a3      	strh	r3, [r4, #12]
    7d8e:	e7c1      	b.n	7d14 <__smakebuf_r+0x60>

00007d90 <_mbrtowc_r>:
    7d90:	b530      	push	{r4, r5, lr}
    7d92:	b083      	sub	sp, #12
    7d94:	4605      	mov	r5, r0
    7d96:	4694      	mov	ip, r2
    7d98:	9c06      	ldr	r4, [sp, #24]
    7d9a:	b15a      	cbz	r2, 7db4 <_mbrtowc_r+0x24>
    7d9c:	9400      	str	r4, [sp, #0]
    7d9e:	f000 f825 	bl	7dec <_mbtowc_r>
    7da2:	f1b0 3fff 	cmp.w	r0, #4294967295
    7da6:	d103      	bne.n	7db0 <_mbrtowc_r+0x20>
    7da8:	2300      	movs	r3, #0
    7daa:	6023      	str	r3, [r4, #0]
    7dac:	238a      	movs	r3, #138	; 0x8a
    7dae:	602b      	str	r3, [r5, #0]
    7db0:	b003      	add	sp, #12
    7db2:	bd30      	pop	{r4, r5, pc}
    7db4:	f64d 5234 	movw	r2, #56628	; 0xdd34
    7db8:	4661      	mov	r1, ip
    7dba:	f2c0 0200 	movt	r2, #0
    7dbe:	2301      	movs	r3, #1
    7dc0:	9400      	str	r4, [sp, #0]
    7dc2:	f000 f813 	bl	7dec <_mbtowc_r>
    7dc6:	e7ec      	b.n	7da2 <_mbrtowc_r+0x12>

00007dc8 <mbrtowc>:
    7dc8:	b530      	push	{r4, r5, lr}
    7dca:	f240 0424 	movw	r4, #36	; 0x24
    7dce:	b083      	sub	sp, #12
    7dd0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7dd4:	4605      	mov	r5, r0
    7dd6:	468e      	mov	lr, r1
    7dd8:	4694      	mov	ip, r2
    7dda:	9300      	str	r3, [sp, #0]
    7ddc:	6820      	ldr	r0, [r4, #0]
    7dde:	4629      	mov	r1, r5
    7de0:	4672      	mov	r2, lr
    7de2:	4663      	mov	r3, ip
    7de4:	f7ff ffd4 	bl	7d90 <_mbrtowc_r>
    7de8:	b003      	add	sp, #12
    7dea:	bd30      	pop	{r4, r5, pc}

00007dec <_mbtowc_r>:
    7dec:	b082      	sub	sp, #8
    7dee:	4608      	mov	r0, r1
    7df0:	b1a1      	cbz	r1, 7e1c <_mbtowc_r+0x30>
    7df2:	1e11      	subs	r1, r2, #0
    7df4:	bf18      	it	ne
    7df6:	2101      	movne	r1, #1
    7df8:	2b00      	cmp	r3, #0
    7dfa:	bf14      	ite	ne
    7dfc:	2300      	movne	r3, #0
    7dfe:	f001 0301 	andeq.w	r3, r1, #1
    7e02:	b943      	cbnz	r3, 7e16 <_mbtowc_r+0x2a>
    7e04:	b162      	cbz	r2, 7e20 <_mbtowc_r+0x34>
    7e06:	7813      	ldrb	r3, [r2, #0]
    7e08:	6003      	str	r3, [r0, #0]
    7e0a:	7810      	ldrb	r0, [r2, #0]
    7e0c:	3800      	subs	r0, #0
    7e0e:	bf18      	it	ne
    7e10:	2001      	movne	r0, #1
    7e12:	b002      	add	sp, #8
    7e14:	4770      	bx	lr
    7e16:	f06f 0001 	mvn.w	r0, #1
    7e1a:	e7fa      	b.n	7e12 <_mbtowc_r+0x26>
    7e1c:	a801      	add	r0, sp, #4
    7e1e:	e7e8      	b.n	7df2 <_mbtowc_r+0x6>
    7e20:	4610      	mov	r0, r2
    7e22:	e7f6      	b.n	7e12 <_mbtowc_r+0x26>

00007e24 <memchr>:
    7e24:	f010 0f03 	tst.w	r0, #3
    7e28:	b2c9      	uxtb	r1, r1
    7e2a:	b410      	push	{r4}
    7e2c:	d010      	beq.n	7e50 <memchr+0x2c>
    7e2e:	2a00      	cmp	r2, #0
    7e30:	d02f      	beq.n	7e92 <memchr+0x6e>
    7e32:	7803      	ldrb	r3, [r0, #0]
    7e34:	428b      	cmp	r3, r1
    7e36:	d02a      	beq.n	7e8e <memchr+0x6a>
    7e38:	3a01      	subs	r2, #1
    7e3a:	e005      	b.n	7e48 <memchr+0x24>
    7e3c:	2a00      	cmp	r2, #0
    7e3e:	d028      	beq.n	7e92 <memchr+0x6e>
    7e40:	7803      	ldrb	r3, [r0, #0]
    7e42:	3a01      	subs	r2, #1
    7e44:	428b      	cmp	r3, r1
    7e46:	d022      	beq.n	7e8e <memchr+0x6a>
    7e48:	3001      	adds	r0, #1
    7e4a:	f010 0f03 	tst.w	r0, #3
    7e4e:	d1f5      	bne.n	7e3c <memchr+0x18>
    7e50:	2a03      	cmp	r2, #3
    7e52:	d911      	bls.n	7e78 <memchr+0x54>
    7e54:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    7e58:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    7e5c:	6803      	ldr	r3, [r0, #0]
    7e5e:	ea84 0303 	eor.w	r3, r4, r3
    7e62:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    7e66:	ea2c 0303 	bic.w	r3, ip, r3
    7e6a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    7e6e:	d103      	bne.n	7e78 <memchr+0x54>
    7e70:	3a04      	subs	r2, #4
    7e72:	3004      	adds	r0, #4
    7e74:	2a03      	cmp	r2, #3
    7e76:	d8f1      	bhi.n	7e5c <memchr+0x38>
    7e78:	b15a      	cbz	r2, 7e92 <memchr+0x6e>
    7e7a:	7803      	ldrb	r3, [r0, #0]
    7e7c:	428b      	cmp	r3, r1
    7e7e:	d006      	beq.n	7e8e <memchr+0x6a>
    7e80:	3a01      	subs	r2, #1
    7e82:	b132      	cbz	r2, 7e92 <memchr+0x6e>
    7e84:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    7e88:	3a01      	subs	r2, #1
    7e8a:	428b      	cmp	r3, r1
    7e8c:	d1f9      	bne.n	7e82 <memchr+0x5e>
    7e8e:	bc10      	pop	{r4}
    7e90:	4770      	bx	lr
    7e92:	2000      	movs	r0, #0
    7e94:	e7fb      	b.n	7e8e <memchr+0x6a>
    7e96:	bf00      	nop

00007e98 <memcpy>:
    7e98:	2a03      	cmp	r2, #3
    7e9a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    7e9e:	d80b      	bhi.n	7eb8 <memcpy+0x20>
    7ea0:	b13a      	cbz	r2, 7eb2 <memcpy+0x1a>
    7ea2:	2300      	movs	r3, #0
    7ea4:	f811 c003 	ldrb.w	ip, [r1, r3]
    7ea8:	f800 c003 	strb.w	ip, [r0, r3]
    7eac:	3301      	adds	r3, #1
    7eae:	4293      	cmp	r3, r2
    7eb0:	d1f8      	bne.n	7ea4 <memcpy+0xc>
    7eb2:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    7eb6:	4770      	bx	lr
    7eb8:	1882      	adds	r2, r0, r2
    7eba:	460c      	mov	r4, r1
    7ebc:	4603      	mov	r3, r0
    7ebe:	e003      	b.n	7ec8 <memcpy+0x30>
    7ec0:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    7ec4:	f803 1c01 	strb.w	r1, [r3, #-1]
    7ec8:	f003 0603 	and.w	r6, r3, #3
    7ecc:	4619      	mov	r1, r3
    7ece:	46a4      	mov	ip, r4
    7ed0:	3301      	adds	r3, #1
    7ed2:	3401      	adds	r4, #1
    7ed4:	2e00      	cmp	r6, #0
    7ed6:	d1f3      	bne.n	7ec0 <memcpy+0x28>
    7ed8:	f01c 0403 	ands.w	r4, ip, #3
    7edc:	4663      	mov	r3, ip
    7ede:	bf08      	it	eq
    7ee0:	ebc1 0c02 	rsbeq	ip, r1, r2
    7ee4:	d068      	beq.n	7fb8 <memcpy+0x120>
    7ee6:	4265      	negs	r5, r4
    7ee8:	f1c4 0a04 	rsb	sl, r4, #4
    7eec:	eb0c 0705 	add.w	r7, ip, r5
    7ef0:	4633      	mov	r3, r6
    7ef2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    7ef6:	f85c 6005 	ldr.w	r6, [ip, r5]
    7efa:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    7efe:	1a55      	subs	r5, r2, r1
    7f00:	e008      	b.n	7f14 <memcpy+0x7c>
    7f02:	f857 4f04 	ldr.w	r4, [r7, #4]!
    7f06:	4626      	mov	r6, r4
    7f08:	fa04 f40a 	lsl.w	r4, r4, sl
    7f0c:	ea49 0404 	orr.w	r4, r9, r4
    7f10:	50cc      	str	r4, [r1, r3]
    7f12:	3304      	adds	r3, #4
    7f14:	185c      	adds	r4, r3, r1
    7f16:	2d03      	cmp	r5, #3
    7f18:	fa26 f908 	lsr.w	r9, r6, r8
    7f1c:	f1a5 0504 	sub.w	r5, r5, #4
    7f20:	eb0c 0603 	add.w	r6, ip, r3
    7f24:	dced      	bgt.n	7f02 <memcpy+0x6a>
    7f26:	2300      	movs	r3, #0
    7f28:	e002      	b.n	7f30 <memcpy+0x98>
    7f2a:	5cf1      	ldrb	r1, [r6, r3]
    7f2c:	54e1      	strb	r1, [r4, r3]
    7f2e:	3301      	adds	r3, #1
    7f30:	1919      	adds	r1, r3, r4
    7f32:	4291      	cmp	r1, r2
    7f34:	d3f9      	bcc.n	7f2a <memcpy+0x92>
    7f36:	e7bc      	b.n	7eb2 <memcpy+0x1a>
    7f38:	f853 4c40 	ldr.w	r4, [r3, #-64]
    7f3c:	f841 4c40 	str.w	r4, [r1, #-64]
    7f40:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    7f44:	f841 4c3c 	str.w	r4, [r1, #-60]
    7f48:	f853 4c38 	ldr.w	r4, [r3, #-56]
    7f4c:	f841 4c38 	str.w	r4, [r1, #-56]
    7f50:	f853 4c34 	ldr.w	r4, [r3, #-52]
    7f54:	f841 4c34 	str.w	r4, [r1, #-52]
    7f58:	f853 4c30 	ldr.w	r4, [r3, #-48]
    7f5c:	f841 4c30 	str.w	r4, [r1, #-48]
    7f60:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    7f64:	f841 4c2c 	str.w	r4, [r1, #-44]
    7f68:	f853 4c28 	ldr.w	r4, [r3, #-40]
    7f6c:	f841 4c28 	str.w	r4, [r1, #-40]
    7f70:	f853 4c24 	ldr.w	r4, [r3, #-36]
    7f74:	f841 4c24 	str.w	r4, [r1, #-36]
    7f78:	f853 4c20 	ldr.w	r4, [r3, #-32]
    7f7c:	f841 4c20 	str.w	r4, [r1, #-32]
    7f80:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    7f84:	f841 4c1c 	str.w	r4, [r1, #-28]
    7f88:	f853 4c18 	ldr.w	r4, [r3, #-24]
    7f8c:	f841 4c18 	str.w	r4, [r1, #-24]
    7f90:	f853 4c14 	ldr.w	r4, [r3, #-20]
    7f94:	f841 4c14 	str.w	r4, [r1, #-20]
    7f98:	f853 4c10 	ldr.w	r4, [r3, #-16]
    7f9c:	f841 4c10 	str.w	r4, [r1, #-16]
    7fa0:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    7fa4:	f841 4c0c 	str.w	r4, [r1, #-12]
    7fa8:	f853 4c08 	ldr.w	r4, [r3, #-8]
    7fac:	f841 4c08 	str.w	r4, [r1, #-8]
    7fb0:	f853 4c04 	ldr.w	r4, [r3, #-4]
    7fb4:	f841 4c04 	str.w	r4, [r1, #-4]
    7fb8:	461c      	mov	r4, r3
    7fba:	460d      	mov	r5, r1
    7fbc:	3340      	adds	r3, #64	; 0x40
    7fbe:	3140      	adds	r1, #64	; 0x40
    7fc0:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    7fc4:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    7fc8:	dcb6      	bgt.n	7f38 <memcpy+0xa0>
    7fca:	4621      	mov	r1, r4
    7fcc:	462b      	mov	r3, r5
    7fce:	1b54      	subs	r4, r2, r5
    7fd0:	e00f      	b.n	7ff2 <memcpy+0x15a>
    7fd2:	f851 5c10 	ldr.w	r5, [r1, #-16]
    7fd6:	f843 5c10 	str.w	r5, [r3, #-16]
    7fda:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    7fde:	f843 5c0c 	str.w	r5, [r3, #-12]
    7fe2:	f851 5c08 	ldr.w	r5, [r1, #-8]
    7fe6:	f843 5c08 	str.w	r5, [r3, #-8]
    7fea:	f851 5c04 	ldr.w	r5, [r1, #-4]
    7fee:	f843 5c04 	str.w	r5, [r3, #-4]
    7ff2:	2c0f      	cmp	r4, #15
    7ff4:	460d      	mov	r5, r1
    7ff6:	469c      	mov	ip, r3
    7ff8:	f101 0110 	add.w	r1, r1, #16
    7ffc:	f103 0310 	add.w	r3, r3, #16
    8000:	f1a4 0410 	sub.w	r4, r4, #16
    8004:	dce5      	bgt.n	7fd2 <memcpy+0x13a>
    8006:	ebcc 0102 	rsb	r1, ip, r2
    800a:	2300      	movs	r3, #0
    800c:	e003      	b.n	8016 <memcpy+0x17e>
    800e:	58ec      	ldr	r4, [r5, r3]
    8010:	f84c 4003 	str.w	r4, [ip, r3]
    8014:	3304      	adds	r3, #4
    8016:	195e      	adds	r6, r3, r5
    8018:	2903      	cmp	r1, #3
    801a:	eb03 040c 	add.w	r4, r3, ip
    801e:	f1a1 0104 	sub.w	r1, r1, #4
    8022:	dcf4      	bgt.n	800e <memcpy+0x176>
    8024:	e77f      	b.n	7f26 <memcpy+0x8e>
    8026:	bf00      	nop

00008028 <memmove>:
    8028:	4288      	cmp	r0, r1
    802a:	468c      	mov	ip, r1
    802c:	b470      	push	{r4, r5, r6}
    802e:	4605      	mov	r5, r0
    8030:	4614      	mov	r4, r2
    8032:	d90e      	bls.n	8052 <memmove+0x2a>
    8034:	188b      	adds	r3, r1, r2
    8036:	4298      	cmp	r0, r3
    8038:	d20b      	bcs.n	8052 <memmove+0x2a>
    803a:	b142      	cbz	r2, 804e <memmove+0x26>
    803c:	ebc2 0c03 	rsb	ip, r2, r3
    8040:	4601      	mov	r1, r0
    8042:	1e53      	subs	r3, r2, #1
    8044:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8048:	54ca      	strb	r2, [r1, r3]
    804a:	3b01      	subs	r3, #1
    804c:	d2fa      	bcs.n	8044 <memmove+0x1c>
    804e:	bc70      	pop	{r4, r5, r6}
    8050:	4770      	bx	lr
    8052:	2a0f      	cmp	r2, #15
    8054:	d809      	bhi.n	806a <memmove+0x42>
    8056:	2c00      	cmp	r4, #0
    8058:	d0f9      	beq.n	804e <memmove+0x26>
    805a:	2300      	movs	r3, #0
    805c:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8060:	54ea      	strb	r2, [r5, r3]
    8062:	3301      	adds	r3, #1
    8064:	42a3      	cmp	r3, r4
    8066:	d1f9      	bne.n	805c <memmove+0x34>
    8068:	e7f1      	b.n	804e <memmove+0x26>
    806a:	ea41 0300 	orr.w	r3, r1, r0
    806e:	f013 0f03 	tst.w	r3, #3
    8072:	d1f0      	bne.n	8056 <memmove+0x2e>
    8074:	4694      	mov	ip, r2
    8076:	460c      	mov	r4, r1
    8078:	4603      	mov	r3, r0
    807a:	6825      	ldr	r5, [r4, #0]
    807c:	f1ac 0c10 	sub.w	ip, ip, #16
    8080:	601d      	str	r5, [r3, #0]
    8082:	6865      	ldr	r5, [r4, #4]
    8084:	605d      	str	r5, [r3, #4]
    8086:	68a5      	ldr	r5, [r4, #8]
    8088:	609d      	str	r5, [r3, #8]
    808a:	68e5      	ldr	r5, [r4, #12]
    808c:	3410      	adds	r4, #16
    808e:	60dd      	str	r5, [r3, #12]
    8090:	3310      	adds	r3, #16
    8092:	f1bc 0f0f 	cmp.w	ip, #15
    8096:	d8f0      	bhi.n	807a <memmove+0x52>
    8098:	3a10      	subs	r2, #16
    809a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    809e:	f10c 0501 	add.w	r5, ip, #1
    80a2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    80a6:	012d      	lsls	r5, r5, #4
    80a8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    80ac:	eb01 0c05 	add.w	ip, r1, r5
    80b0:	1945      	adds	r5, r0, r5
    80b2:	2e03      	cmp	r6, #3
    80b4:	4634      	mov	r4, r6
    80b6:	d9ce      	bls.n	8056 <memmove+0x2e>
    80b8:	2300      	movs	r3, #0
    80ba:	f85c 2003 	ldr.w	r2, [ip, r3]
    80be:	50ea      	str	r2, [r5, r3]
    80c0:	3304      	adds	r3, #4
    80c2:	1af2      	subs	r2, r6, r3
    80c4:	2a03      	cmp	r2, #3
    80c6:	d8f8      	bhi.n	80ba <memmove+0x92>
    80c8:	3e04      	subs	r6, #4
    80ca:	08b3      	lsrs	r3, r6, #2
    80cc:	1c5a      	adds	r2, r3, #1
    80ce:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    80d2:	0092      	lsls	r2, r2, #2
    80d4:	4494      	add	ip, r2
    80d6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    80da:	18ad      	adds	r5, r5, r2
    80dc:	e7bb      	b.n	8056 <memmove+0x2e>
    80de:	bf00      	nop

000080e0 <__hi0bits>:
    80e0:	0c02      	lsrs	r2, r0, #16
    80e2:	4603      	mov	r3, r0
    80e4:	0412      	lsls	r2, r2, #16
    80e6:	b1b2      	cbz	r2, 8116 <__hi0bits+0x36>
    80e8:	2000      	movs	r0, #0
    80ea:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    80ee:	d101      	bne.n	80f4 <__hi0bits+0x14>
    80f0:	3008      	adds	r0, #8
    80f2:	021b      	lsls	r3, r3, #8
    80f4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    80f8:	d101      	bne.n	80fe <__hi0bits+0x1e>
    80fa:	3004      	adds	r0, #4
    80fc:	011b      	lsls	r3, r3, #4
    80fe:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    8102:	d101      	bne.n	8108 <__hi0bits+0x28>
    8104:	3002      	adds	r0, #2
    8106:	009b      	lsls	r3, r3, #2
    8108:	2b00      	cmp	r3, #0
    810a:	db03      	blt.n	8114 <__hi0bits+0x34>
    810c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    8110:	d004      	beq.n	811c <__hi0bits+0x3c>
    8112:	3001      	adds	r0, #1
    8114:	4770      	bx	lr
    8116:	0403      	lsls	r3, r0, #16
    8118:	2010      	movs	r0, #16
    811a:	e7e6      	b.n	80ea <__hi0bits+0xa>
    811c:	2020      	movs	r0, #32
    811e:	4770      	bx	lr

00008120 <__lo0bits>:
    8120:	6803      	ldr	r3, [r0, #0]
    8122:	4602      	mov	r2, r0
    8124:	f013 0007 	ands.w	r0, r3, #7
    8128:	d009      	beq.n	813e <__lo0bits+0x1e>
    812a:	f013 0f01 	tst.w	r3, #1
    812e:	d121      	bne.n	8174 <__lo0bits+0x54>
    8130:	f013 0f02 	tst.w	r3, #2
    8134:	d122      	bne.n	817c <__lo0bits+0x5c>
    8136:	089b      	lsrs	r3, r3, #2
    8138:	2002      	movs	r0, #2
    813a:	6013      	str	r3, [r2, #0]
    813c:	4770      	bx	lr
    813e:	b299      	uxth	r1, r3
    8140:	b909      	cbnz	r1, 8146 <__lo0bits+0x26>
    8142:	0c1b      	lsrs	r3, r3, #16
    8144:	2010      	movs	r0, #16
    8146:	f013 0fff 	tst.w	r3, #255	; 0xff
    814a:	d101      	bne.n	8150 <__lo0bits+0x30>
    814c:	3008      	adds	r0, #8
    814e:	0a1b      	lsrs	r3, r3, #8
    8150:	f013 0f0f 	tst.w	r3, #15
    8154:	d101      	bne.n	815a <__lo0bits+0x3a>
    8156:	3004      	adds	r0, #4
    8158:	091b      	lsrs	r3, r3, #4
    815a:	f013 0f03 	tst.w	r3, #3
    815e:	d101      	bne.n	8164 <__lo0bits+0x44>
    8160:	3002      	adds	r0, #2
    8162:	089b      	lsrs	r3, r3, #2
    8164:	f013 0f01 	tst.w	r3, #1
    8168:	d102      	bne.n	8170 <__lo0bits+0x50>
    816a:	085b      	lsrs	r3, r3, #1
    816c:	d004      	beq.n	8178 <__lo0bits+0x58>
    816e:	3001      	adds	r0, #1
    8170:	6013      	str	r3, [r2, #0]
    8172:	4770      	bx	lr
    8174:	2000      	movs	r0, #0
    8176:	4770      	bx	lr
    8178:	2020      	movs	r0, #32
    817a:	4770      	bx	lr
    817c:	085b      	lsrs	r3, r3, #1
    817e:	2001      	movs	r0, #1
    8180:	6013      	str	r3, [r2, #0]
    8182:	4770      	bx	lr

00008184 <__mcmp>:
    8184:	4603      	mov	r3, r0
    8186:	690a      	ldr	r2, [r1, #16]
    8188:	6900      	ldr	r0, [r0, #16]
    818a:	b410      	push	{r4}
    818c:	1a80      	subs	r0, r0, r2
    818e:	d111      	bne.n	81b4 <__mcmp+0x30>
    8190:	3204      	adds	r2, #4
    8192:	f103 0c14 	add.w	ip, r3, #20
    8196:	0092      	lsls	r2, r2, #2
    8198:	189b      	adds	r3, r3, r2
    819a:	1889      	adds	r1, r1, r2
    819c:	3104      	adds	r1, #4
    819e:	3304      	adds	r3, #4
    81a0:	f853 4c04 	ldr.w	r4, [r3, #-4]
    81a4:	3b04      	subs	r3, #4
    81a6:	f851 2c04 	ldr.w	r2, [r1, #-4]
    81aa:	3904      	subs	r1, #4
    81ac:	4294      	cmp	r4, r2
    81ae:	d103      	bne.n	81b8 <__mcmp+0x34>
    81b0:	459c      	cmp	ip, r3
    81b2:	d3f5      	bcc.n	81a0 <__mcmp+0x1c>
    81b4:	bc10      	pop	{r4}
    81b6:	4770      	bx	lr
    81b8:	bf38      	it	cc
    81ba:	f04f 30ff 	movcc.w	r0, #4294967295
    81be:	d3f9      	bcc.n	81b4 <__mcmp+0x30>
    81c0:	2001      	movs	r0, #1
    81c2:	e7f7      	b.n	81b4 <__mcmp+0x30>

000081c4 <__ulp>:
    81c4:	f240 0300 	movw	r3, #0
    81c8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    81cc:	ea01 0303 	and.w	r3, r1, r3
    81d0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    81d4:	2b00      	cmp	r3, #0
    81d6:	dd02      	ble.n	81de <__ulp+0x1a>
    81d8:	4619      	mov	r1, r3
    81da:	2000      	movs	r0, #0
    81dc:	4770      	bx	lr
    81de:	425b      	negs	r3, r3
    81e0:	151b      	asrs	r3, r3, #20
    81e2:	2b13      	cmp	r3, #19
    81e4:	dd0e      	ble.n	8204 <__ulp+0x40>
    81e6:	3b14      	subs	r3, #20
    81e8:	2b1e      	cmp	r3, #30
    81ea:	dd03      	ble.n	81f4 <__ulp+0x30>
    81ec:	2301      	movs	r3, #1
    81ee:	2100      	movs	r1, #0
    81f0:	4618      	mov	r0, r3
    81f2:	4770      	bx	lr
    81f4:	2201      	movs	r2, #1
    81f6:	f1c3 031f 	rsb	r3, r3, #31
    81fa:	2100      	movs	r1, #0
    81fc:	fa12 f303 	lsls.w	r3, r2, r3
    8200:	4618      	mov	r0, r3
    8202:	4770      	bx	lr
    8204:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8208:	2000      	movs	r0, #0
    820a:	fa52 f103 	asrs.w	r1, r2, r3
    820e:	4770      	bx	lr

00008210 <__b2d>:
    8210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8214:	6904      	ldr	r4, [r0, #16]
    8216:	f100 0614 	add.w	r6, r0, #20
    821a:	460f      	mov	r7, r1
    821c:	3404      	adds	r4, #4
    821e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    8222:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    8226:	46a0      	mov	r8, r4
    8228:	4628      	mov	r0, r5
    822a:	f7ff ff59 	bl	80e0 <__hi0bits>
    822e:	280a      	cmp	r0, #10
    8230:	f1c0 0320 	rsb	r3, r0, #32
    8234:	603b      	str	r3, [r7, #0]
    8236:	dc14      	bgt.n	8262 <__b2d+0x52>
    8238:	42a6      	cmp	r6, r4
    823a:	f1c0 030b 	rsb	r3, r0, #11
    823e:	d237      	bcs.n	82b0 <__b2d+0xa0>
    8240:	f854 1c04 	ldr.w	r1, [r4, #-4]
    8244:	40d9      	lsrs	r1, r3
    8246:	fa25 fc03 	lsr.w	ip, r5, r3
    824a:	3015      	adds	r0, #21
    824c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    8250:	4085      	lsls	r5, r0
    8252:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    8256:	ea41 0205 	orr.w	r2, r1, r5
    825a:	4610      	mov	r0, r2
    825c:	4619      	mov	r1, r3
    825e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8262:	42a6      	cmp	r6, r4
    8264:	d320      	bcc.n	82a8 <__b2d+0x98>
    8266:	2100      	movs	r1, #0
    8268:	380b      	subs	r0, #11
    826a:	bf02      	ittt	eq
    826c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    8270:	460a      	moveq	r2, r1
    8272:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    8276:	d0f0      	beq.n	825a <__b2d+0x4a>
    8278:	42b4      	cmp	r4, r6
    827a:	f1c0 0320 	rsb	r3, r0, #32
    827e:	d919      	bls.n	82b4 <__b2d+0xa4>
    8280:	f854 4c04 	ldr.w	r4, [r4, #-4]
    8284:	40dc      	lsrs	r4, r3
    8286:	4085      	lsls	r5, r0
    8288:	fa21 fc03 	lsr.w	ip, r1, r3
    828c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    8290:	fa11 f000 	lsls.w	r0, r1, r0
    8294:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    8298:	ea44 0200 	orr.w	r2, r4, r0
    829c:	ea45 030c 	orr.w	r3, r5, ip
    82a0:	4610      	mov	r0, r2
    82a2:	4619      	mov	r1, r3
    82a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    82a8:	f854 1c04 	ldr.w	r1, [r4, #-4]
    82ac:	3c04      	subs	r4, #4
    82ae:	e7db      	b.n	8268 <__b2d+0x58>
    82b0:	2100      	movs	r1, #0
    82b2:	e7c8      	b.n	8246 <__b2d+0x36>
    82b4:	2400      	movs	r4, #0
    82b6:	e7e6      	b.n	8286 <__b2d+0x76>

000082b8 <__ratio>:
    82b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    82bc:	b083      	sub	sp, #12
    82be:	460e      	mov	r6, r1
    82c0:	a901      	add	r1, sp, #4
    82c2:	4607      	mov	r7, r0
    82c4:	f7ff ffa4 	bl	8210 <__b2d>
    82c8:	460d      	mov	r5, r1
    82ca:	4604      	mov	r4, r0
    82cc:	4669      	mov	r1, sp
    82ce:	4630      	mov	r0, r6
    82d0:	f7ff ff9e 	bl	8210 <__b2d>
    82d4:	f8dd c004 	ldr.w	ip, [sp, #4]
    82d8:	46a9      	mov	r9, r5
    82da:	46a0      	mov	r8, r4
    82dc:	460b      	mov	r3, r1
    82de:	4602      	mov	r2, r0
    82e0:	6931      	ldr	r1, [r6, #16]
    82e2:	4616      	mov	r6, r2
    82e4:	6938      	ldr	r0, [r7, #16]
    82e6:	461f      	mov	r7, r3
    82e8:	1a40      	subs	r0, r0, r1
    82ea:	9900      	ldr	r1, [sp, #0]
    82ec:	ebc1 010c 	rsb	r1, r1, ip
    82f0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    82f4:	2900      	cmp	r1, #0
    82f6:	bfc9      	itett	gt
    82f8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    82fc:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    8300:	4624      	movgt	r4, r4
    8302:	464d      	movgt	r5, r9
    8304:	bfdc      	itt	le
    8306:	4612      	movle	r2, r2
    8308:	463b      	movle	r3, r7
    830a:	4620      	mov	r0, r4
    830c:	4629      	mov	r1, r5
    830e:	f004 fe3f 	bl	cf90 <__aeabi_ddiv>
    8312:	b003      	add	sp, #12
    8314:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00008318 <_mprec_log10>:
    8318:	2817      	cmp	r0, #23
    831a:	b510      	push	{r4, lr}
    831c:	4604      	mov	r4, r0
    831e:	dd0e      	ble.n	833e <_mprec_log10+0x26>
    8320:	f240 0100 	movw	r1, #0
    8324:	2000      	movs	r0, #0
    8326:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    832a:	f240 0300 	movw	r3, #0
    832e:	2200      	movs	r2, #0
    8330:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8334:	f004 fd02 	bl	cd3c <__aeabi_dmul>
    8338:	3c01      	subs	r4, #1
    833a:	d1f6      	bne.n	832a <_mprec_log10+0x12>
    833c:	bd10      	pop	{r4, pc}
    833e:	f64d 7320 	movw	r3, #57120	; 0xdf20
    8342:	f2c0 0300 	movt	r3, #0
    8346:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    834a:	e9d3 0100 	ldrd	r0, r1, [r3]
    834e:	bd10      	pop	{r4, pc}

00008350 <__copybits>:
    8350:	6913      	ldr	r3, [r2, #16]
    8352:	3901      	subs	r1, #1
    8354:	f102 0c14 	add.w	ip, r2, #20
    8358:	b410      	push	{r4}
    835a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    835e:	114c      	asrs	r4, r1, #5
    8360:	3214      	adds	r2, #20
    8362:	3401      	adds	r4, #1
    8364:	4594      	cmp	ip, r2
    8366:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    836a:	d20f      	bcs.n	838c <__copybits+0x3c>
    836c:	2300      	movs	r3, #0
    836e:	f85c 1003 	ldr.w	r1, [ip, r3]
    8372:	50c1      	str	r1, [r0, r3]
    8374:	3304      	adds	r3, #4
    8376:	eb03 010c 	add.w	r1, r3, ip
    837a:	428a      	cmp	r2, r1
    837c:	d8f7      	bhi.n	836e <__copybits+0x1e>
    837e:	ea6f 0c0c 	mvn.w	ip, ip
    8382:	4462      	add	r2, ip
    8384:	f022 0203 	bic.w	r2, r2, #3
    8388:	3204      	adds	r2, #4
    838a:	1880      	adds	r0, r0, r2
    838c:	4284      	cmp	r4, r0
    838e:	d904      	bls.n	839a <__copybits+0x4a>
    8390:	2300      	movs	r3, #0
    8392:	f840 3b04 	str.w	r3, [r0], #4
    8396:	4284      	cmp	r4, r0
    8398:	d8fb      	bhi.n	8392 <__copybits+0x42>
    839a:	bc10      	pop	{r4}
    839c:	4770      	bx	lr
    839e:	bf00      	nop

000083a0 <__any_on>:
    83a0:	6902      	ldr	r2, [r0, #16]
    83a2:	114b      	asrs	r3, r1, #5
    83a4:	429a      	cmp	r2, r3
    83a6:	db10      	blt.n	83ca <__any_on+0x2a>
    83a8:	dd0e      	ble.n	83c8 <__any_on+0x28>
    83aa:	f011 011f 	ands.w	r1, r1, #31
    83ae:	d00b      	beq.n	83c8 <__any_on+0x28>
    83b0:	461a      	mov	r2, r3
    83b2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    83b6:	695b      	ldr	r3, [r3, #20]
    83b8:	fa23 fc01 	lsr.w	ip, r3, r1
    83bc:	fa0c f101 	lsl.w	r1, ip, r1
    83c0:	4299      	cmp	r1, r3
    83c2:	d002      	beq.n	83ca <__any_on+0x2a>
    83c4:	2001      	movs	r0, #1
    83c6:	4770      	bx	lr
    83c8:	461a      	mov	r2, r3
    83ca:	3204      	adds	r2, #4
    83cc:	f100 0114 	add.w	r1, r0, #20
    83d0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    83d4:	f103 0c04 	add.w	ip, r3, #4
    83d8:	4561      	cmp	r1, ip
    83da:	d20b      	bcs.n	83f4 <__any_on+0x54>
    83dc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    83e0:	2a00      	cmp	r2, #0
    83e2:	d1ef      	bne.n	83c4 <__any_on+0x24>
    83e4:	4299      	cmp	r1, r3
    83e6:	d205      	bcs.n	83f4 <__any_on+0x54>
    83e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    83ec:	2a00      	cmp	r2, #0
    83ee:	d1e9      	bne.n	83c4 <__any_on+0x24>
    83f0:	4299      	cmp	r1, r3
    83f2:	d3f9      	bcc.n	83e8 <__any_on+0x48>
    83f4:	2000      	movs	r0, #0
    83f6:	4770      	bx	lr

000083f8 <_Bfree>:
    83f8:	b530      	push	{r4, r5, lr}
    83fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
    83fc:	b083      	sub	sp, #12
    83fe:	4604      	mov	r4, r0
    8400:	b155      	cbz	r5, 8418 <_Bfree+0x20>
    8402:	b139      	cbz	r1, 8414 <_Bfree+0x1c>
    8404:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8406:	684a      	ldr	r2, [r1, #4]
    8408:	68db      	ldr	r3, [r3, #12]
    840a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    840e:	6008      	str	r0, [r1, #0]
    8410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    8414:	b003      	add	sp, #12
    8416:	bd30      	pop	{r4, r5, pc}
    8418:	2010      	movs	r0, #16
    841a:	9101      	str	r1, [sp, #4]
    841c:	f7fa fc0a 	bl	2c34 <malloc>
    8420:	9901      	ldr	r1, [sp, #4]
    8422:	6260      	str	r0, [r4, #36]	; 0x24
    8424:	60c5      	str	r5, [r0, #12]
    8426:	6045      	str	r5, [r0, #4]
    8428:	6085      	str	r5, [r0, #8]
    842a:	6005      	str	r5, [r0, #0]
    842c:	e7e9      	b.n	8402 <_Bfree+0xa>
    842e:	bf00      	nop

00008430 <_Balloc>:
    8430:	b570      	push	{r4, r5, r6, lr}
    8432:	6a44      	ldr	r4, [r0, #36]	; 0x24
    8434:	4606      	mov	r6, r0
    8436:	460d      	mov	r5, r1
    8438:	b164      	cbz	r4, 8454 <_Balloc+0x24>
    843a:	68e2      	ldr	r2, [r4, #12]
    843c:	b1a2      	cbz	r2, 8468 <_Balloc+0x38>
    843e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    8442:	b1eb      	cbz	r3, 8480 <_Balloc+0x50>
    8444:	6819      	ldr	r1, [r3, #0]
    8446:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    844a:	2200      	movs	r2, #0
    844c:	60da      	str	r2, [r3, #12]
    844e:	611a      	str	r2, [r3, #16]
    8450:	4618      	mov	r0, r3
    8452:	bd70      	pop	{r4, r5, r6, pc}
    8454:	2010      	movs	r0, #16
    8456:	f7fa fbed 	bl	2c34 <malloc>
    845a:	2300      	movs	r3, #0
    845c:	4604      	mov	r4, r0
    845e:	6270      	str	r0, [r6, #36]	; 0x24
    8460:	60c3      	str	r3, [r0, #12]
    8462:	6043      	str	r3, [r0, #4]
    8464:	6083      	str	r3, [r0, #8]
    8466:	6003      	str	r3, [r0, #0]
    8468:	2210      	movs	r2, #16
    846a:	4630      	mov	r0, r6
    846c:	2104      	movs	r1, #4
    846e:	f003 fcbf 	bl	bdf0 <_calloc_r>
    8472:	6a73      	ldr	r3, [r6, #36]	; 0x24
    8474:	60e0      	str	r0, [r4, #12]
    8476:	68da      	ldr	r2, [r3, #12]
    8478:	2a00      	cmp	r2, #0
    847a:	d1e0      	bne.n	843e <_Balloc+0xe>
    847c:	4613      	mov	r3, r2
    847e:	e7e7      	b.n	8450 <_Balloc+0x20>
    8480:	2401      	movs	r4, #1
    8482:	4630      	mov	r0, r6
    8484:	4621      	mov	r1, r4
    8486:	40ac      	lsls	r4, r5
    8488:	1d62      	adds	r2, r4, #5
    848a:	0092      	lsls	r2, r2, #2
    848c:	f003 fcb0 	bl	bdf0 <_calloc_r>
    8490:	4603      	mov	r3, r0
    8492:	2800      	cmp	r0, #0
    8494:	d0dc      	beq.n	8450 <_Balloc+0x20>
    8496:	6045      	str	r5, [r0, #4]
    8498:	6084      	str	r4, [r0, #8]
    849a:	e7d6      	b.n	844a <_Balloc+0x1a>

0000849c <__d2b>:
    849c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    84a0:	b083      	sub	sp, #12
    84a2:	2101      	movs	r1, #1
    84a4:	461d      	mov	r5, r3
    84a6:	4614      	mov	r4, r2
    84a8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    84aa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    84ac:	f7ff ffc0 	bl	8430 <_Balloc>
    84b0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    84b4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    84b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    84bc:	4615      	mov	r5, r2
    84be:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    84c2:	9300      	str	r3, [sp, #0]
    84c4:	bf1c      	itt	ne
    84c6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    84ca:	9300      	strne	r3, [sp, #0]
    84cc:	4680      	mov	r8, r0
    84ce:	2c00      	cmp	r4, #0
    84d0:	d023      	beq.n	851a <__d2b+0x7e>
    84d2:	a802      	add	r0, sp, #8
    84d4:	f840 4d04 	str.w	r4, [r0, #-4]!
    84d8:	f7ff fe22 	bl	8120 <__lo0bits>
    84dc:	4603      	mov	r3, r0
    84de:	2800      	cmp	r0, #0
    84e0:	d137      	bne.n	8552 <__d2b+0xb6>
    84e2:	9901      	ldr	r1, [sp, #4]
    84e4:	9a00      	ldr	r2, [sp, #0]
    84e6:	f8c8 1014 	str.w	r1, [r8, #20]
    84ea:	2a00      	cmp	r2, #0
    84ec:	bf14      	ite	ne
    84ee:	2402      	movne	r4, #2
    84f0:	2401      	moveq	r4, #1
    84f2:	f8c8 2018 	str.w	r2, [r8, #24]
    84f6:	f8c8 4010 	str.w	r4, [r8, #16]
    84fa:	f1ba 0f00 	cmp.w	sl, #0
    84fe:	d01b      	beq.n	8538 <__d2b+0x9c>
    8500:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    8504:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    8508:	f1aa 0a03 	sub.w	sl, sl, #3
    850c:	4453      	add	r3, sl
    850e:	603b      	str	r3, [r7, #0]
    8510:	6032      	str	r2, [r6, #0]
    8512:	4640      	mov	r0, r8
    8514:	b003      	add	sp, #12
    8516:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    851a:	4668      	mov	r0, sp
    851c:	f7ff fe00 	bl	8120 <__lo0bits>
    8520:	2301      	movs	r3, #1
    8522:	461c      	mov	r4, r3
    8524:	f8c8 3010 	str.w	r3, [r8, #16]
    8528:	9b00      	ldr	r3, [sp, #0]
    852a:	f8c8 3014 	str.w	r3, [r8, #20]
    852e:	f100 0320 	add.w	r3, r0, #32
    8532:	f1ba 0f00 	cmp.w	sl, #0
    8536:	d1e3      	bne.n	8500 <__d2b+0x64>
    8538:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    853c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    8540:	3b02      	subs	r3, #2
    8542:	603b      	str	r3, [r7, #0]
    8544:	6910      	ldr	r0, [r2, #16]
    8546:	f7ff fdcb 	bl	80e0 <__hi0bits>
    854a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    854e:	6030      	str	r0, [r6, #0]
    8550:	e7df      	b.n	8512 <__d2b+0x76>
    8552:	9a00      	ldr	r2, [sp, #0]
    8554:	f1c0 0120 	rsb	r1, r0, #32
    8558:	fa12 f101 	lsls.w	r1, r2, r1
    855c:	40c2      	lsrs	r2, r0
    855e:	9801      	ldr	r0, [sp, #4]
    8560:	4301      	orrs	r1, r0
    8562:	f8c8 1014 	str.w	r1, [r8, #20]
    8566:	9200      	str	r2, [sp, #0]
    8568:	e7bf      	b.n	84ea <__d2b+0x4e>
    856a:	bf00      	nop

0000856c <__mdiff>:
    856c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8570:	6913      	ldr	r3, [r2, #16]
    8572:	690f      	ldr	r7, [r1, #16]
    8574:	460c      	mov	r4, r1
    8576:	4615      	mov	r5, r2
    8578:	1aff      	subs	r7, r7, r3
    857a:	2f00      	cmp	r7, #0
    857c:	d04f      	beq.n	861e <__mdiff+0xb2>
    857e:	db6a      	blt.n	8656 <__mdiff+0xea>
    8580:	2700      	movs	r7, #0
    8582:	f101 0614 	add.w	r6, r1, #20
    8586:	6861      	ldr	r1, [r4, #4]
    8588:	f7ff ff52 	bl	8430 <_Balloc>
    858c:	f8d5 8010 	ldr.w	r8, [r5, #16]
    8590:	f8d4 c010 	ldr.w	ip, [r4, #16]
    8594:	f105 0114 	add.w	r1, r5, #20
    8598:	2200      	movs	r2, #0
    859a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    859e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    85a2:	f105 0814 	add.w	r8, r5, #20
    85a6:	3414      	adds	r4, #20
    85a8:	f100 0314 	add.w	r3, r0, #20
    85ac:	60c7      	str	r7, [r0, #12]
    85ae:	f851 7b04 	ldr.w	r7, [r1], #4
    85b2:	f856 5b04 	ldr.w	r5, [r6], #4
    85b6:	46bb      	mov	fp, r7
    85b8:	fa1f fa87 	uxth.w	sl, r7
    85bc:	0c3f      	lsrs	r7, r7, #16
    85be:	fa1f f985 	uxth.w	r9, r5
    85c2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    85c6:	ebca 0a09 	rsb	sl, sl, r9
    85ca:	4452      	add	r2, sl
    85cc:	eb07 4722 	add.w	r7, r7, r2, asr #16
    85d0:	b292      	uxth	r2, r2
    85d2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    85d6:	f843 2b04 	str.w	r2, [r3], #4
    85da:	143a      	asrs	r2, r7, #16
    85dc:	4588      	cmp	r8, r1
    85de:	d8e6      	bhi.n	85ae <__mdiff+0x42>
    85e0:	42a6      	cmp	r6, r4
    85e2:	d20e      	bcs.n	8602 <__mdiff+0x96>
    85e4:	f856 1b04 	ldr.w	r1, [r6], #4
    85e8:	b28d      	uxth	r5, r1
    85ea:	0c09      	lsrs	r1, r1, #16
    85ec:	1952      	adds	r2, r2, r5
    85ee:	eb01 4122 	add.w	r1, r1, r2, asr #16
    85f2:	b292      	uxth	r2, r2
    85f4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    85f8:	f843 2b04 	str.w	r2, [r3], #4
    85fc:	140a      	asrs	r2, r1, #16
    85fe:	42b4      	cmp	r4, r6
    8600:	d8f0      	bhi.n	85e4 <__mdiff+0x78>
    8602:	f853 2c04 	ldr.w	r2, [r3, #-4]
    8606:	b932      	cbnz	r2, 8616 <__mdiff+0xaa>
    8608:	f853 2c08 	ldr.w	r2, [r3, #-8]
    860c:	f10c 3cff 	add.w	ip, ip, #4294967295
    8610:	3b04      	subs	r3, #4
    8612:	2a00      	cmp	r2, #0
    8614:	d0f8      	beq.n	8608 <__mdiff+0x9c>
    8616:	f8c0 c010 	str.w	ip, [r0, #16]
    861a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    861e:	3304      	adds	r3, #4
    8620:	f101 0614 	add.w	r6, r1, #20
    8624:	009b      	lsls	r3, r3, #2
    8626:	18d2      	adds	r2, r2, r3
    8628:	18cb      	adds	r3, r1, r3
    862a:	3304      	adds	r3, #4
    862c:	3204      	adds	r2, #4
    862e:	f853 cc04 	ldr.w	ip, [r3, #-4]
    8632:	3b04      	subs	r3, #4
    8634:	f852 1c04 	ldr.w	r1, [r2, #-4]
    8638:	3a04      	subs	r2, #4
    863a:	458c      	cmp	ip, r1
    863c:	d10a      	bne.n	8654 <__mdiff+0xe8>
    863e:	429e      	cmp	r6, r3
    8640:	d3f5      	bcc.n	862e <__mdiff+0xc2>
    8642:	2100      	movs	r1, #0
    8644:	f7ff fef4 	bl	8430 <_Balloc>
    8648:	2301      	movs	r3, #1
    864a:	6103      	str	r3, [r0, #16]
    864c:	2300      	movs	r3, #0
    864e:	6143      	str	r3, [r0, #20]
    8650:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8654:	d297      	bcs.n	8586 <__mdiff+0x1a>
    8656:	4623      	mov	r3, r4
    8658:	462c      	mov	r4, r5
    865a:	2701      	movs	r7, #1
    865c:	461d      	mov	r5, r3
    865e:	f104 0614 	add.w	r6, r4, #20
    8662:	e790      	b.n	8586 <__mdiff+0x1a>

00008664 <__lshift>:
    8664:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8668:	690d      	ldr	r5, [r1, #16]
    866a:	688b      	ldr	r3, [r1, #8]
    866c:	1156      	asrs	r6, r2, #5
    866e:	3501      	adds	r5, #1
    8670:	460c      	mov	r4, r1
    8672:	19ad      	adds	r5, r5, r6
    8674:	4690      	mov	r8, r2
    8676:	429d      	cmp	r5, r3
    8678:	4682      	mov	sl, r0
    867a:	6849      	ldr	r1, [r1, #4]
    867c:	dd03      	ble.n	8686 <__lshift+0x22>
    867e:	005b      	lsls	r3, r3, #1
    8680:	3101      	adds	r1, #1
    8682:	429d      	cmp	r5, r3
    8684:	dcfb      	bgt.n	867e <__lshift+0x1a>
    8686:	4650      	mov	r0, sl
    8688:	f7ff fed2 	bl	8430 <_Balloc>
    868c:	2e00      	cmp	r6, #0
    868e:	4607      	mov	r7, r0
    8690:	f100 0214 	add.w	r2, r0, #20
    8694:	dd0a      	ble.n	86ac <__lshift+0x48>
    8696:	2300      	movs	r3, #0
    8698:	4619      	mov	r1, r3
    869a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    869e:	3301      	adds	r3, #1
    86a0:	42b3      	cmp	r3, r6
    86a2:	d1fa      	bne.n	869a <__lshift+0x36>
    86a4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    86a8:	f103 0214 	add.w	r2, r3, #20
    86ac:	6920      	ldr	r0, [r4, #16]
    86ae:	f104 0314 	add.w	r3, r4, #20
    86b2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    86b6:	3014      	adds	r0, #20
    86b8:	f018 081f 	ands.w	r8, r8, #31
    86bc:	d01b      	beq.n	86f6 <__lshift+0x92>
    86be:	f1c8 0e20 	rsb	lr, r8, #32
    86c2:	2100      	movs	r1, #0
    86c4:	681e      	ldr	r6, [r3, #0]
    86c6:	fa06 fc08 	lsl.w	ip, r6, r8
    86ca:	ea41 010c 	orr.w	r1, r1, ip
    86ce:	f842 1b04 	str.w	r1, [r2], #4
    86d2:	f853 1b04 	ldr.w	r1, [r3], #4
    86d6:	4298      	cmp	r0, r3
    86d8:	fa21 f10e 	lsr.w	r1, r1, lr
    86dc:	d8f2      	bhi.n	86c4 <__lshift+0x60>
    86de:	6011      	str	r1, [r2, #0]
    86e0:	b101      	cbz	r1, 86e4 <__lshift+0x80>
    86e2:	3501      	adds	r5, #1
    86e4:	4650      	mov	r0, sl
    86e6:	3d01      	subs	r5, #1
    86e8:	4621      	mov	r1, r4
    86ea:	613d      	str	r5, [r7, #16]
    86ec:	f7ff fe84 	bl	83f8 <_Bfree>
    86f0:	4638      	mov	r0, r7
    86f2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    86f6:	f853 1008 	ldr.w	r1, [r3, r8]
    86fa:	f842 1008 	str.w	r1, [r2, r8]
    86fe:	f108 0804 	add.w	r8, r8, #4
    8702:	eb08 0103 	add.w	r1, r8, r3
    8706:	4288      	cmp	r0, r1
    8708:	d9ec      	bls.n	86e4 <__lshift+0x80>
    870a:	f853 1008 	ldr.w	r1, [r3, r8]
    870e:	f842 1008 	str.w	r1, [r2, r8]
    8712:	f108 0804 	add.w	r8, r8, #4
    8716:	eb08 0103 	add.w	r1, r8, r3
    871a:	4288      	cmp	r0, r1
    871c:	d8eb      	bhi.n	86f6 <__lshift+0x92>
    871e:	e7e1      	b.n	86e4 <__lshift+0x80>

00008720 <__multiply>:
    8720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8724:	f8d1 8010 	ldr.w	r8, [r1, #16]
    8728:	6917      	ldr	r7, [r2, #16]
    872a:	460d      	mov	r5, r1
    872c:	4616      	mov	r6, r2
    872e:	b087      	sub	sp, #28
    8730:	45b8      	cmp	r8, r7
    8732:	bfb5      	itete	lt
    8734:	4615      	movlt	r5, r2
    8736:	463b      	movge	r3, r7
    8738:	460b      	movlt	r3, r1
    873a:	4647      	movge	r7, r8
    873c:	bfb4      	ite	lt
    873e:	461e      	movlt	r6, r3
    8740:	4698      	movge	r8, r3
    8742:	68ab      	ldr	r3, [r5, #8]
    8744:	eb08 0407 	add.w	r4, r8, r7
    8748:	6869      	ldr	r1, [r5, #4]
    874a:	429c      	cmp	r4, r3
    874c:	bfc8      	it	gt
    874e:	3101      	addgt	r1, #1
    8750:	f7ff fe6e 	bl	8430 <_Balloc>
    8754:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    8758:	f100 0b14 	add.w	fp, r0, #20
    875c:	3314      	adds	r3, #20
    875e:	9003      	str	r0, [sp, #12]
    8760:	459b      	cmp	fp, r3
    8762:	9304      	str	r3, [sp, #16]
    8764:	d206      	bcs.n	8774 <__multiply+0x54>
    8766:	9904      	ldr	r1, [sp, #16]
    8768:	465b      	mov	r3, fp
    876a:	2200      	movs	r2, #0
    876c:	f843 2b04 	str.w	r2, [r3], #4
    8770:	4299      	cmp	r1, r3
    8772:	d8fb      	bhi.n	876c <__multiply+0x4c>
    8774:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    8778:	f106 0914 	add.w	r9, r6, #20
    877c:	f108 0814 	add.w	r8, r8, #20
    8780:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    8784:	3514      	adds	r5, #20
    8786:	45c1      	cmp	r9, r8
    8788:	f8cd 8004 	str.w	r8, [sp, #4]
    878c:	f10c 0c14 	add.w	ip, ip, #20
    8790:	9502      	str	r5, [sp, #8]
    8792:	d24b      	bcs.n	882c <__multiply+0x10c>
    8794:	f04f 0a00 	mov.w	sl, #0
    8798:	9405      	str	r4, [sp, #20]
    879a:	f859 400a 	ldr.w	r4, [r9, sl]
    879e:	eb0a 080b 	add.w	r8, sl, fp
    87a2:	b2a0      	uxth	r0, r4
    87a4:	b1d8      	cbz	r0, 87de <__multiply+0xbe>
    87a6:	9a02      	ldr	r2, [sp, #8]
    87a8:	4643      	mov	r3, r8
    87aa:	2400      	movs	r4, #0
    87ac:	f852 5b04 	ldr.w	r5, [r2], #4
    87b0:	6819      	ldr	r1, [r3, #0]
    87b2:	b2af      	uxth	r7, r5
    87b4:	0c2d      	lsrs	r5, r5, #16
    87b6:	b28e      	uxth	r6, r1
    87b8:	0c09      	lsrs	r1, r1, #16
    87ba:	fb00 6607 	mla	r6, r0, r7, r6
    87be:	fb00 1105 	mla	r1, r0, r5, r1
    87c2:	1936      	adds	r6, r6, r4
    87c4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    87c8:	b2b6      	uxth	r6, r6
    87ca:	0c0c      	lsrs	r4, r1, #16
    87cc:	4594      	cmp	ip, r2
    87ce:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    87d2:	f843 6b04 	str.w	r6, [r3], #4
    87d6:	d8e9      	bhi.n	87ac <__multiply+0x8c>
    87d8:	601c      	str	r4, [r3, #0]
    87da:	f859 400a 	ldr.w	r4, [r9, sl]
    87de:	0c24      	lsrs	r4, r4, #16
    87e0:	d01c      	beq.n	881c <__multiply+0xfc>
    87e2:	f85b 200a 	ldr.w	r2, [fp, sl]
    87e6:	4641      	mov	r1, r8
    87e8:	9b02      	ldr	r3, [sp, #8]
    87ea:	2500      	movs	r5, #0
    87ec:	4610      	mov	r0, r2
    87ee:	881e      	ldrh	r6, [r3, #0]
    87f0:	b297      	uxth	r7, r2
    87f2:	fb06 5504 	mla	r5, r6, r4, r5
    87f6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    87fa:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    87fe:	600f      	str	r7, [r1, #0]
    8800:	f851 0f04 	ldr.w	r0, [r1, #4]!
    8804:	f853 2b04 	ldr.w	r2, [r3], #4
    8808:	b286      	uxth	r6, r0
    880a:	0c12      	lsrs	r2, r2, #16
    880c:	fb02 6204 	mla	r2, r2, r4, r6
    8810:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    8814:	0c15      	lsrs	r5, r2, #16
    8816:	459c      	cmp	ip, r3
    8818:	d8e9      	bhi.n	87ee <__multiply+0xce>
    881a:	600a      	str	r2, [r1, #0]
    881c:	f10a 0a04 	add.w	sl, sl, #4
    8820:	9a01      	ldr	r2, [sp, #4]
    8822:	eb0a 0309 	add.w	r3, sl, r9
    8826:	429a      	cmp	r2, r3
    8828:	d8b7      	bhi.n	879a <__multiply+0x7a>
    882a:	9c05      	ldr	r4, [sp, #20]
    882c:	2c00      	cmp	r4, #0
    882e:	dd0b      	ble.n	8848 <__multiply+0x128>
    8830:	9a04      	ldr	r2, [sp, #16]
    8832:	f852 3c04 	ldr.w	r3, [r2, #-4]
    8836:	b93b      	cbnz	r3, 8848 <__multiply+0x128>
    8838:	4613      	mov	r3, r2
    883a:	e003      	b.n	8844 <__multiply+0x124>
    883c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    8840:	3b04      	subs	r3, #4
    8842:	b90a      	cbnz	r2, 8848 <__multiply+0x128>
    8844:	3c01      	subs	r4, #1
    8846:	d1f9      	bne.n	883c <__multiply+0x11c>
    8848:	9b03      	ldr	r3, [sp, #12]
    884a:	4618      	mov	r0, r3
    884c:	611c      	str	r4, [r3, #16]
    884e:	b007      	add	sp, #28
    8850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00008854 <__i2b>:
    8854:	b510      	push	{r4, lr}
    8856:	460c      	mov	r4, r1
    8858:	2101      	movs	r1, #1
    885a:	f7ff fde9 	bl	8430 <_Balloc>
    885e:	2201      	movs	r2, #1
    8860:	6144      	str	r4, [r0, #20]
    8862:	6102      	str	r2, [r0, #16]
    8864:	bd10      	pop	{r4, pc}
    8866:	bf00      	nop

00008868 <__multadd>:
    8868:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    886c:	460d      	mov	r5, r1
    886e:	2100      	movs	r1, #0
    8870:	4606      	mov	r6, r0
    8872:	692c      	ldr	r4, [r5, #16]
    8874:	b083      	sub	sp, #12
    8876:	f105 0814 	add.w	r8, r5, #20
    887a:	4608      	mov	r0, r1
    887c:	f858 7001 	ldr.w	r7, [r8, r1]
    8880:	3001      	adds	r0, #1
    8882:	fa1f fa87 	uxth.w	sl, r7
    8886:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    888a:	fb0a 3302 	mla	r3, sl, r2, r3
    888e:	fb0c fc02 	mul.w	ip, ip, r2
    8892:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    8896:	b29b      	uxth	r3, r3
    8898:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    889c:	f848 3001 	str.w	r3, [r8, r1]
    88a0:	3104      	adds	r1, #4
    88a2:	4284      	cmp	r4, r0
    88a4:	ea4f 431c 	mov.w	r3, ip, lsr #16
    88a8:	dce8      	bgt.n	887c <__multadd+0x14>
    88aa:	b13b      	cbz	r3, 88bc <__multadd+0x54>
    88ac:	68aa      	ldr	r2, [r5, #8]
    88ae:	4294      	cmp	r4, r2
    88b0:	da08      	bge.n	88c4 <__multadd+0x5c>
    88b2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    88b6:	3401      	adds	r4, #1
    88b8:	612c      	str	r4, [r5, #16]
    88ba:	6153      	str	r3, [r2, #20]
    88bc:	4628      	mov	r0, r5
    88be:	b003      	add	sp, #12
    88c0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    88c4:	6869      	ldr	r1, [r5, #4]
    88c6:	4630      	mov	r0, r6
    88c8:	9301      	str	r3, [sp, #4]
    88ca:	3101      	adds	r1, #1
    88cc:	f7ff fdb0 	bl	8430 <_Balloc>
    88d0:	692a      	ldr	r2, [r5, #16]
    88d2:	f105 010c 	add.w	r1, r5, #12
    88d6:	3202      	adds	r2, #2
    88d8:	0092      	lsls	r2, r2, #2
    88da:	4607      	mov	r7, r0
    88dc:	300c      	adds	r0, #12
    88de:	f7ff fadb 	bl	7e98 <memcpy>
    88e2:	4629      	mov	r1, r5
    88e4:	4630      	mov	r0, r6
    88e6:	463d      	mov	r5, r7
    88e8:	f7ff fd86 	bl	83f8 <_Bfree>
    88ec:	9b01      	ldr	r3, [sp, #4]
    88ee:	e7e0      	b.n	88b2 <__multadd+0x4a>

000088f0 <__pow5mult>:
    88f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    88f4:	4615      	mov	r5, r2
    88f6:	f012 0203 	ands.w	r2, r2, #3
    88fa:	4604      	mov	r4, r0
    88fc:	4688      	mov	r8, r1
    88fe:	d12c      	bne.n	895a <__pow5mult+0x6a>
    8900:	10ad      	asrs	r5, r5, #2
    8902:	d01e      	beq.n	8942 <__pow5mult+0x52>
    8904:	6a66      	ldr	r6, [r4, #36]	; 0x24
    8906:	2e00      	cmp	r6, #0
    8908:	d034      	beq.n	8974 <__pow5mult+0x84>
    890a:	68b7      	ldr	r7, [r6, #8]
    890c:	2f00      	cmp	r7, #0
    890e:	d03b      	beq.n	8988 <__pow5mult+0x98>
    8910:	f015 0f01 	tst.w	r5, #1
    8914:	d108      	bne.n	8928 <__pow5mult+0x38>
    8916:	106d      	asrs	r5, r5, #1
    8918:	d013      	beq.n	8942 <__pow5mult+0x52>
    891a:	683e      	ldr	r6, [r7, #0]
    891c:	b1a6      	cbz	r6, 8948 <__pow5mult+0x58>
    891e:	4630      	mov	r0, r6
    8920:	4607      	mov	r7, r0
    8922:	f015 0f01 	tst.w	r5, #1
    8926:	d0f6      	beq.n	8916 <__pow5mult+0x26>
    8928:	4641      	mov	r1, r8
    892a:	463a      	mov	r2, r7
    892c:	4620      	mov	r0, r4
    892e:	f7ff fef7 	bl	8720 <__multiply>
    8932:	4641      	mov	r1, r8
    8934:	4606      	mov	r6, r0
    8936:	4620      	mov	r0, r4
    8938:	f7ff fd5e 	bl	83f8 <_Bfree>
    893c:	106d      	asrs	r5, r5, #1
    893e:	46b0      	mov	r8, r6
    8940:	d1eb      	bne.n	891a <__pow5mult+0x2a>
    8942:	4640      	mov	r0, r8
    8944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8948:	4639      	mov	r1, r7
    894a:	463a      	mov	r2, r7
    894c:	4620      	mov	r0, r4
    894e:	f7ff fee7 	bl	8720 <__multiply>
    8952:	6038      	str	r0, [r7, #0]
    8954:	4607      	mov	r7, r0
    8956:	6006      	str	r6, [r0, #0]
    8958:	e7e3      	b.n	8922 <__pow5mult+0x32>
    895a:	f64d 7c20 	movw	ip, #57120	; 0xdf20
    895e:	2300      	movs	r3, #0
    8960:	f2c0 0c00 	movt	ip, #0
    8964:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    8968:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    896c:	f7ff ff7c 	bl	8868 <__multadd>
    8970:	4680      	mov	r8, r0
    8972:	e7c5      	b.n	8900 <__pow5mult+0x10>
    8974:	2010      	movs	r0, #16
    8976:	f7fa f95d 	bl	2c34 <malloc>
    897a:	2300      	movs	r3, #0
    897c:	4606      	mov	r6, r0
    897e:	6260      	str	r0, [r4, #36]	; 0x24
    8980:	60c3      	str	r3, [r0, #12]
    8982:	6043      	str	r3, [r0, #4]
    8984:	6083      	str	r3, [r0, #8]
    8986:	6003      	str	r3, [r0, #0]
    8988:	4620      	mov	r0, r4
    898a:	f240 2171 	movw	r1, #625	; 0x271
    898e:	f7ff ff61 	bl	8854 <__i2b>
    8992:	2300      	movs	r3, #0
    8994:	60b0      	str	r0, [r6, #8]
    8996:	4607      	mov	r7, r0
    8998:	6003      	str	r3, [r0, #0]
    899a:	e7b9      	b.n	8910 <__pow5mult+0x20>

0000899c <__s2b>:
    899c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    89a0:	461e      	mov	r6, r3
    89a2:	f648 6339 	movw	r3, #36409	; 0x8e39
    89a6:	f106 0c08 	add.w	ip, r6, #8
    89aa:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    89ae:	4688      	mov	r8, r1
    89b0:	4605      	mov	r5, r0
    89b2:	4617      	mov	r7, r2
    89b4:	fb83 130c 	smull	r1, r3, r3, ip
    89b8:	ea4f 7cec 	mov.w	ip, ip, asr #31
    89bc:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    89c0:	f1bc 0f01 	cmp.w	ip, #1
    89c4:	dd35      	ble.n	8a32 <__s2b+0x96>
    89c6:	2100      	movs	r1, #0
    89c8:	2201      	movs	r2, #1
    89ca:	0052      	lsls	r2, r2, #1
    89cc:	3101      	adds	r1, #1
    89ce:	4594      	cmp	ip, r2
    89d0:	dcfb      	bgt.n	89ca <__s2b+0x2e>
    89d2:	4628      	mov	r0, r5
    89d4:	f7ff fd2c 	bl	8430 <_Balloc>
    89d8:	9b08      	ldr	r3, [sp, #32]
    89da:	6143      	str	r3, [r0, #20]
    89dc:	2301      	movs	r3, #1
    89de:	2f09      	cmp	r7, #9
    89e0:	6103      	str	r3, [r0, #16]
    89e2:	dd22      	ble.n	8a2a <__s2b+0x8e>
    89e4:	f108 0a09 	add.w	sl, r8, #9
    89e8:	2409      	movs	r4, #9
    89ea:	f818 3004 	ldrb.w	r3, [r8, r4]
    89ee:	4601      	mov	r1, r0
    89f0:	220a      	movs	r2, #10
    89f2:	3401      	adds	r4, #1
    89f4:	3b30      	subs	r3, #48	; 0x30
    89f6:	4628      	mov	r0, r5
    89f8:	f7ff ff36 	bl	8868 <__multadd>
    89fc:	42a7      	cmp	r7, r4
    89fe:	dcf4      	bgt.n	89ea <__s2b+0x4e>
    8a00:	eb0a 0807 	add.w	r8, sl, r7
    8a04:	f1a8 0808 	sub.w	r8, r8, #8
    8a08:	42be      	cmp	r6, r7
    8a0a:	dd0c      	ble.n	8a26 <__s2b+0x8a>
    8a0c:	2400      	movs	r4, #0
    8a0e:	f818 3004 	ldrb.w	r3, [r8, r4]
    8a12:	4601      	mov	r1, r0
    8a14:	3401      	adds	r4, #1
    8a16:	220a      	movs	r2, #10
    8a18:	3b30      	subs	r3, #48	; 0x30
    8a1a:	4628      	mov	r0, r5
    8a1c:	f7ff ff24 	bl	8868 <__multadd>
    8a20:	19e3      	adds	r3, r4, r7
    8a22:	429e      	cmp	r6, r3
    8a24:	dcf3      	bgt.n	8a0e <__s2b+0x72>
    8a26:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    8a2a:	f108 080a 	add.w	r8, r8, #10
    8a2e:	2709      	movs	r7, #9
    8a30:	e7ea      	b.n	8a08 <__s2b+0x6c>
    8a32:	2100      	movs	r1, #0
    8a34:	e7cd      	b.n	89d2 <__s2b+0x36>
    8a36:	bf00      	nop

00008a38 <_realloc_r>:
    8a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8a3c:	4691      	mov	r9, r2
    8a3e:	b083      	sub	sp, #12
    8a40:	4607      	mov	r7, r0
    8a42:	460e      	mov	r6, r1
    8a44:	2900      	cmp	r1, #0
    8a46:	f000 813a 	beq.w	8cbe <_realloc_r+0x286>
    8a4a:	f1a1 0808 	sub.w	r8, r1, #8
    8a4e:	f109 040b 	add.w	r4, r9, #11
    8a52:	f7fa fc33 	bl	32bc <__malloc_lock>
    8a56:	2c16      	cmp	r4, #22
    8a58:	f8d8 1004 	ldr.w	r1, [r8, #4]
    8a5c:	460b      	mov	r3, r1
    8a5e:	f200 80a0 	bhi.w	8ba2 <_realloc_r+0x16a>
    8a62:	2210      	movs	r2, #16
    8a64:	2500      	movs	r5, #0
    8a66:	4614      	mov	r4, r2
    8a68:	454c      	cmp	r4, r9
    8a6a:	bf38      	it	cc
    8a6c:	f045 0501 	orrcc.w	r5, r5, #1
    8a70:	2d00      	cmp	r5, #0
    8a72:	f040 812a 	bne.w	8cca <_realloc_r+0x292>
    8a76:	f021 0a03 	bic.w	sl, r1, #3
    8a7a:	4592      	cmp	sl, r2
    8a7c:	bfa2      	ittt	ge
    8a7e:	4640      	movge	r0, r8
    8a80:	4655      	movge	r5, sl
    8a82:	f108 0808 	addge.w	r8, r8, #8
    8a86:	da75      	bge.n	8b74 <_realloc_r+0x13c>
    8a88:	f240 1318 	movw	r3, #280	; 0x118
    8a8c:	eb08 000a 	add.w	r0, r8, sl
    8a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8a94:	f8d3 e008 	ldr.w	lr, [r3, #8]
    8a98:	4586      	cmp	lr, r0
    8a9a:	f000 811a 	beq.w	8cd2 <_realloc_r+0x29a>
    8a9e:	f8d0 c004 	ldr.w	ip, [r0, #4]
    8aa2:	f02c 0b01 	bic.w	fp, ip, #1
    8aa6:	4483      	add	fp, r0
    8aa8:	f8db b004 	ldr.w	fp, [fp, #4]
    8aac:	f01b 0f01 	tst.w	fp, #1
    8ab0:	d07c      	beq.n	8bac <_realloc_r+0x174>
    8ab2:	46ac      	mov	ip, r5
    8ab4:	4628      	mov	r0, r5
    8ab6:	f011 0f01 	tst.w	r1, #1
    8aba:	f040 809b 	bne.w	8bf4 <_realloc_r+0x1bc>
    8abe:	f856 1c08 	ldr.w	r1, [r6, #-8]
    8ac2:	ebc1 0b08 	rsb	fp, r1, r8
    8ac6:	f8db 5004 	ldr.w	r5, [fp, #4]
    8aca:	f025 0503 	bic.w	r5, r5, #3
    8ace:	2800      	cmp	r0, #0
    8ad0:	f000 80dd 	beq.w	8c8e <_realloc_r+0x256>
    8ad4:	4570      	cmp	r0, lr
    8ad6:	f000 811f 	beq.w	8d18 <_realloc_r+0x2e0>
    8ada:	eb05 030a 	add.w	r3, r5, sl
    8ade:	eb0c 0503 	add.w	r5, ip, r3
    8ae2:	4295      	cmp	r5, r2
    8ae4:	bfb8      	it	lt
    8ae6:	461d      	movlt	r5, r3
    8ae8:	f2c0 80d2 	blt.w	8c90 <_realloc_r+0x258>
    8aec:	6881      	ldr	r1, [r0, #8]
    8aee:	465b      	mov	r3, fp
    8af0:	68c0      	ldr	r0, [r0, #12]
    8af2:	f1aa 0204 	sub.w	r2, sl, #4
    8af6:	2a24      	cmp	r2, #36	; 0x24
    8af8:	6081      	str	r1, [r0, #8]
    8afa:	60c8      	str	r0, [r1, #12]
    8afc:	f853 1f08 	ldr.w	r1, [r3, #8]!
    8b00:	f8db 000c 	ldr.w	r0, [fp, #12]
    8b04:	6081      	str	r1, [r0, #8]
    8b06:	60c8      	str	r0, [r1, #12]
    8b08:	f200 80d0 	bhi.w	8cac <_realloc_r+0x274>
    8b0c:	2a13      	cmp	r2, #19
    8b0e:	469c      	mov	ip, r3
    8b10:	d921      	bls.n	8b56 <_realloc_r+0x11e>
    8b12:	4631      	mov	r1, r6
    8b14:	f10b 0c10 	add.w	ip, fp, #16
    8b18:	f851 0b04 	ldr.w	r0, [r1], #4
    8b1c:	f8cb 0008 	str.w	r0, [fp, #8]
    8b20:	6870      	ldr	r0, [r6, #4]
    8b22:	1d0e      	adds	r6, r1, #4
    8b24:	2a1b      	cmp	r2, #27
    8b26:	f8cb 000c 	str.w	r0, [fp, #12]
    8b2a:	d914      	bls.n	8b56 <_realloc_r+0x11e>
    8b2c:	6848      	ldr	r0, [r1, #4]
    8b2e:	1d31      	adds	r1, r6, #4
    8b30:	f10b 0c18 	add.w	ip, fp, #24
    8b34:	f8cb 0010 	str.w	r0, [fp, #16]
    8b38:	6870      	ldr	r0, [r6, #4]
    8b3a:	1d0e      	adds	r6, r1, #4
    8b3c:	2a24      	cmp	r2, #36	; 0x24
    8b3e:	f8cb 0014 	str.w	r0, [fp, #20]
    8b42:	d108      	bne.n	8b56 <_realloc_r+0x11e>
    8b44:	684a      	ldr	r2, [r1, #4]
    8b46:	f10b 0c20 	add.w	ip, fp, #32
    8b4a:	f8cb 2018 	str.w	r2, [fp, #24]
    8b4e:	6872      	ldr	r2, [r6, #4]
    8b50:	3608      	adds	r6, #8
    8b52:	f8cb 201c 	str.w	r2, [fp, #28]
    8b56:	4631      	mov	r1, r6
    8b58:	4698      	mov	r8, r3
    8b5a:	4662      	mov	r2, ip
    8b5c:	4658      	mov	r0, fp
    8b5e:	f851 3b04 	ldr.w	r3, [r1], #4
    8b62:	f842 3b04 	str.w	r3, [r2], #4
    8b66:	6873      	ldr	r3, [r6, #4]
    8b68:	f8cc 3004 	str.w	r3, [ip, #4]
    8b6c:	684b      	ldr	r3, [r1, #4]
    8b6e:	6053      	str	r3, [r2, #4]
    8b70:	f8db 3004 	ldr.w	r3, [fp, #4]
    8b74:	ebc4 0c05 	rsb	ip, r4, r5
    8b78:	f1bc 0f0f 	cmp.w	ip, #15
    8b7c:	d826      	bhi.n	8bcc <_realloc_r+0x194>
    8b7e:	1942      	adds	r2, r0, r5
    8b80:	f003 0301 	and.w	r3, r3, #1
    8b84:	ea43 0505 	orr.w	r5, r3, r5
    8b88:	6045      	str	r5, [r0, #4]
    8b8a:	6853      	ldr	r3, [r2, #4]
    8b8c:	f043 0301 	orr.w	r3, r3, #1
    8b90:	6053      	str	r3, [r2, #4]
    8b92:	4638      	mov	r0, r7
    8b94:	4645      	mov	r5, r8
    8b96:	f7fa fb93 	bl	32c0 <__malloc_unlock>
    8b9a:	4628      	mov	r0, r5
    8b9c:	b003      	add	sp, #12
    8b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8ba2:	f024 0407 	bic.w	r4, r4, #7
    8ba6:	4622      	mov	r2, r4
    8ba8:	0fe5      	lsrs	r5, r4, #31
    8baa:	e75d      	b.n	8a68 <_realloc_r+0x30>
    8bac:	f02c 0c03 	bic.w	ip, ip, #3
    8bb0:	eb0c 050a 	add.w	r5, ip, sl
    8bb4:	4295      	cmp	r5, r2
    8bb6:	f6ff af7e 	blt.w	8ab6 <_realloc_r+0x7e>
    8bba:	6882      	ldr	r2, [r0, #8]
    8bbc:	460b      	mov	r3, r1
    8bbe:	68c1      	ldr	r1, [r0, #12]
    8bc0:	4640      	mov	r0, r8
    8bc2:	f108 0808 	add.w	r8, r8, #8
    8bc6:	608a      	str	r2, [r1, #8]
    8bc8:	60d1      	str	r1, [r2, #12]
    8bca:	e7d3      	b.n	8b74 <_realloc_r+0x13c>
    8bcc:	1901      	adds	r1, r0, r4
    8bce:	f003 0301 	and.w	r3, r3, #1
    8bd2:	eb01 020c 	add.w	r2, r1, ip
    8bd6:	ea43 0404 	orr.w	r4, r3, r4
    8bda:	f04c 0301 	orr.w	r3, ip, #1
    8bde:	6044      	str	r4, [r0, #4]
    8be0:	604b      	str	r3, [r1, #4]
    8be2:	4638      	mov	r0, r7
    8be4:	6853      	ldr	r3, [r2, #4]
    8be6:	3108      	adds	r1, #8
    8be8:	f043 0301 	orr.w	r3, r3, #1
    8bec:	6053      	str	r3, [r2, #4]
    8bee:	f7fe fd4f 	bl	7690 <_free_r>
    8bf2:	e7ce      	b.n	8b92 <_realloc_r+0x15a>
    8bf4:	4649      	mov	r1, r9
    8bf6:	4638      	mov	r0, r7
    8bf8:	f7fa f824 	bl	2c44 <_malloc_r>
    8bfc:	4605      	mov	r5, r0
    8bfe:	2800      	cmp	r0, #0
    8c00:	d041      	beq.n	8c86 <_realloc_r+0x24e>
    8c02:	f8d8 3004 	ldr.w	r3, [r8, #4]
    8c06:	f1a0 0208 	sub.w	r2, r0, #8
    8c0a:	f023 0101 	bic.w	r1, r3, #1
    8c0e:	4441      	add	r1, r8
    8c10:	428a      	cmp	r2, r1
    8c12:	f000 80d7 	beq.w	8dc4 <_realloc_r+0x38c>
    8c16:	f1aa 0204 	sub.w	r2, sl, #4
    8c1a:	4631      	mov	r1, r6
    8c1c:	2a24      	cmp	r2, #36	; 0x24
    8c1e:	d878      	bhi.n	8d12 <_realloc_r+0x2da>
    8c20:	2a13      	cmp	r2, #19
    8c22:	4603      	mov	r3, r0
    8c24:	d921      	bls.n	8c6a <_realloc_r+0x232>
    8c26:	4634      	mov	r4, r6
    8c28:	f854 3b04 	ldr.w	r3, [r4], #4
    8c2c:	1d21      	adds	r1, r4, #4
    8c2e:	f840 3b04 	str.w	r3, [r0], #4
    8c32:	1d03      	adds	r3, r0, #4
    8c34:	f8d6 c004 	ldr.w	ip, [r6, #4]
    8c38:	2a1b      	cmp	r2, #27
    8c3a:	f8c5 c004 	str.w	ip, [r5, #4]
    8c3e:	d914      	bls.n	8c6a <_realloc_r+0x232>
    8c40:	f8d4 e004 	ldr.w	lr, [r4, #4]
    8c44:	1d1c      	adds	r4, r3, #4
    8c46:	f101 0c04 	add.w	ip, r1, #4
    8c4a:	f8c0 e004 	str.w	lr, [r0, #4]
    8c4e:	6848      	ldr	r0, [r1, #4]
    8c50:	f10c 0104 	add.w	r1, ip, #4
    8c54:	6058      	str	r0, [r3, #4]
    8c56:	1d23      	adds	r3, r4, #4
    8c58:	2a24      	cmp	r2, #36	; 0x24
    8c5a:	d106      	bne.n	8c6a <_realloc_r+0x232>
    8c5c:	f8dc 2004 	ldr.w	r2, [ip, #4]
    8c60:	6062      	str	r2, [r4, #4]
    8c62:	684a      	ldr	r2, [r1, #4]
    8c64:	3108      	adds	r1, #8
    8c66:	605a      	str	r2, [r3, #4]
    8c68:	3308      	adds	r3, #8
    8c6a:	4608      	mov	r0, r1
    8c6c:	461a      	mov	r2, r3
    8c6e:	f850 4b04 	ldr.w	r4, [r0], #4
    8c72:	f842 4b04 	str.w	r4, [r2], #4
    8c76:	6849      	ldr	r1, [r1, #4]
    8c78:	6059      	str	r1, [r3, #4]
    8c7a:	6843      	ldr	r3, [r0, #4]
    8c7c:	6053      	str	r3, [r2, #4]
    8c7e:	4631      	mov	r1, r6
    8c80:	4638      	mov	r0, r7
    8c82:	f7fe fd05 	bl	7690 <_free_r>
    8c86:	4638      	mov	r0, r7
    8c88:	f7fa fb1a 	bl	32c0 <__malloc_unlock>
    8c8c:	e785      	b.n	8b9a <_realloc_r+0x162>
    8c8e:	4455      	add	r5, sl
    8c90:	4295      	cmp	r5, r2
    8c92:	dbaf      	blt.n	8bf4 <_realloc_r+0x1bc>
    8c94:	465b      	mov	r3, fp
    8c96:	f8db 000c 	ldr.w	r0, [fp, #12]
    8c9a:	f1aa 0204 	sub.w	r2, sl, #4
    8c9e:	f853 1f08 	ldr.w	r1, [r3, #8]!
    8ca2:	2a24      	cmp	r2, #36	; 0x24
    8ca4:	6081      	str	r1, [r0, #8]
    8ca6:	60c8      	str	r0, [r1, #12]
    8ca8:	f67f af30 	bls.w	8b0c <_realloc_r+0xd4>
    8cac:	4618      	mov	r0, r3
    8cae:	4631      	mov	r1, r6
    8cb0:	4698      	mov	r8, r3
    8cb2:	f7ff f9b9 	bl	8028 <memmove>
    8cb6:	4658      	mov	r0, fp
    8cb8:	f8db 3004 	ldr.w	r3, [fp, #4]
    8cbc:	e75a      	b.n	8b74 <_realloc_r+0x13c>
    8cbe:	4611      	mov	r1, r2
    8cc0:	b003      	add	sp, #12
    8cc2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8cc6:	f7f9 bfbd 	b.w	2c44 <_malloc_r>
    8cca:	230c      	movs	r3, #12
    8ccc:	2500      	movs	r5, #0
    8cce:	603b      	str	r3, [r7, #0]
    8cd0:	e763      	b.n	8b9a <_realloc_r+0x162>
    8cd2:	f8de 5004 	ldr.w	r5, [lr, #4]
    8cd6:	f104 0b10 	add.w	fp, r4, #16
    8cda:	f025 0c03 	bic.w	ip, r5, #3
    8cde:	eb0c 000a 	add.w	r0, ip, sl
    8ce2:	4558      	cmp	r0, fp
    8ce4:	bfb8      	it	lt
    8ce6:	4670      	movlt	r0, lr
    8ce8:	f6ff aee5 	blt.w	8ab6 <_realloc_r+0x7e>
    8cec:	eb08 0204 	add.w	r2, r8, r4
    8cf0:	1b01      	subs	r1, r0, r4
    8cf2:	f041 0101 	orr.w	r1, r1, #1
    8cf6:	609a      	str	r2, [r3, #8]
    8cf8:	6051      	str	r1, [r2, #4]
    8cfa:	4638      	mov	r0, r7
    8cfc:	f8d8 1004 	ldr.w	r1, [r8, #4]
    8d00:	4635      	mov	r5, r6
    8d02:	f001 0301 	and.w	r3, r1, #1
    8d06:	431c      	orrs	r4, r3
    8d08:	f8c8 4004 	str.w	r4, [r8, #4]
    8d0c:	f7fa fad8 	bl	32c0 <__malloc_unlock>
    8d10:	e743      	b.n	8b9a <_realloc_r+0x162>
    8d12:	f7ff f989 	bl	8028 <memmove>
    8d16:	e7b2      	b.n	8c7e <_realloc_r+0x246>
    8d18:	4455      	add	r5, sl
    8d1a:	f104 0110 	add.w	r1, r4, #16
    8d1e:	44ac      	add	ip, r5
    8d20:	458c      	cmp	ip, r1
    8d22:	dbb5      	blt.n	8c90 <_realloc_r+0x258>
    8d24:	465d      	mov	r5, fp
    8d26:	f8db 000c 	ldr.w	r0, [fp, #12]
    8d2a:	f1aa 0204 	sub.w	r2, sl, #4
    8d2e:	f855 1f08 	ldr.w	r1, [r5, #8]!
    8d32:	2a24      	cmp	r2, #36	; 0x24
    8d34:	6081      	str	r1, [r0, #8]
    8d36:	60c8      	str	r0, [r1, #12]
    8d38:	d84c      	bhi.n	8dd4 <_realloc_r+0x39c>
    8d3a:	2a13      	cmp	r2, #19
    8d3c:	4628      	mov	r0, r5
    8d3e:	d924      	bls.n	8d8a <_realloc_r+0x352>
    8d40:	4631      	mov	r1, r6
    8d42:	f10b 0010 	add.w	r0, fp, #16
    8d46:	f851 eb04 	ldr.w	lr, [r1], #4
    8d4a:	f8cb e008 	str.w	lr, [fp, #8]
    8d4e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8d52:	1d0e      	adds	r6, r1, #4
    8d54:	2a1b      	cmp	r2, #27
    8d56:	f8cb e00c 	str.w	lr, [fp, #12]
    8d5a:	d916      	bls.n	8d8a <_realloc_r+0x352>
    8d5c:	f8d1 e004 	ldr.w	lr, [r1, #4]
    8d60:	1d31      	adds	r1, r6, #4
    8d62:	f10b 0018 	add.w	r0, fp, #24
    8d66:	f8cb e010 	str.w	lr, [fp, #16]
    8d6a:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8d6e:	1d0e      	adds	r6, r1, #4
    8d70:	2a24      	cmp	r2, #36	; 0x24
    8d72:	f8cb e014 	str.w	lr, [fp, #20]
    8d76:	d108      	bne.n	8d8a <_realloc_r+0x352>
    8d78:	684a      	ldr	r2, [r1, #4]
    8d7a:	f10b 0020 	add.w	r0, fp, #32
    8d7e:	f8cb 2018 	str.w	r2, [fp, #24]
    8d82:	6872      	ldr	r2, [r6, #4]
    8d84:	3608      	adds	r6, #8
    8d86:	f8cb 201c 	str.w	r2, [fp, #28]
    8d8a:	4631      	mov	r1, r6
    8d8c:	4602      	mov	r2, r0
    8d8e:	f851 eb04 	ldr.w	lr, [r1], #4
    8d92:	f842 eb04 	str.w	lr, [r2], #4
    8d96:	6876      	ldr	r6, [r6, #4]
    8d98:	6046      	str	r6, [r0, #4]
    8d9a:	6849      	ldr	r1, [r1, #4]
    8d9c:	6051      	str	r1, [r2, #4]
    8d9e:	eb0b 0204 	add.w	r2, fp, r4
    8da2:	ebc4 010c 	rsb	r1, r4, ip
    8da6:	f041 0101 	orr.w	r1, r1, #1
    8daa:	609a      	str	r2, [r3, #8]
    8dac:	6051      	str	r1, [r2, #4]
    8dae:	4638      	mov	r0, r7
    8db0:	f8db 1004 	ldr.w	r1, [fp, #4]
    8db4:	f001 0301 	and.w	r3, r1, #1
    8db8:	431c      	orrs	r4, r3
    8dba:	f8cb 4004 	str.w	r4, [fp, #4]
    8dbe:	f7fa fa7f 	bl	32c0 <__malloc_unlock>
    8dc2:	e6ea      	b.n	8b9a <_realloc_r+0x162>
    8dc4:	6855      	ldr	r5, [r2, #4]
    8dc6:	4640      	mov	r0, r8
    8dc8:	f108 0808 	add.w	r8, r8, #8
    8dcc:	f025 0503 	bic.w	r5, r5, #3
    8dd0:	4455      	add	r5, sl
    8dd2:	e6cf      	b.n	8b74 <_realloc_r+0x13c>
    8dd4:	4631      	mov	r1, r6
    8dd6:	4628      	mov	r0, r5
    8dd8:	9300      	str	r3, [sp, #0]
    8dda:	f8cd c004 	str.w	ip, [sp, #4]
    8dde:	f7ff f923 	bl	8028 <memmove>
    8de2:	f8dd c004 	ldr.w	ip, [sp, #4]
    8de6:	9b00      	ldr	r3, [sp, #0]
    8de8:	e7d9      	b.n	8d9e <_realloc_r+0x366>
    8dea:	bf00      	nop

00008dec <__isinfd>:
    8dec:	4602      	mov	r2, r0
    8dee:	4240      	negs	r0, r0
    8df0:	ea40 0302 	orr.w	r3, r0, r2
    8df4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8df8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    8dfc:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    8e00:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    8e04:	4258      	negs	r0, r3
    8e06:	ea40 0303 	orr.w	r3, r0, r3
    8e0a:	17d8      	asrs	r0, r3, #31
    8e0c:	3001      	adds	r0, #1
    8e0e:	4770      	bx	lr

00008e10 <__isnand>:
    8e10:	4602      	mov	r2, r0
    8e12:	4240      	negs	r0, r0
    8e14:	4310      	orrs	r0, r2
    8e16:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8e1a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    8e1e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    8e22:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    8e26:	0fc0      	lsrs	r0, r0, #31
    8e28:	4770      	bx	lr
    8e2a:	bf00      	nop

00008e2c <__sccl>:
    8e2c:	4602      	mov	r2, r0
    8e2e:	4608      	mov	r0, r1
    8e30:	b470      	push	{r4, r5, r6}
    8e32:	f810 4b01 	ldrb.w	r4, [r0], #1
    8e36:	2c5e      	cmp	r4, #94	; 0x5e
    8e38:	d02e      	beq.n	8e98 <__sccl+0x6c>
    8e3a:	2100      	movs	r1, #0
    8e3c:	2300      	movs	r3, #0
    8e3e:	54d1      	strb	r1, [r2, r3]
    8e40:	3301      	adds	r3, #1
    8e42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    8e46:	d1fa      	bne.n	8e3e <__sccl+0x12>
    8e48:	b18c      	cbz	r4, 8e6e <__sccl+0x42>
    8e4a:	f081 0c01 	eor.w	ip, r1, #1
    8e4e:	4601      	mov	r1, r0
    8e50:	f802 c004 	strb.w	ip, [r2, r4]
    8e54:	4608      	mov	r0, r1
    8e56:	f810 3b01 	ldrb.w	r3, [r0], #1
    8e5a:	2b2d      	cmp	r3, #45	; 0x2d
    8e5c:	d009      	beq.n	8e72 <__sccl+0x46>
    8e5e:	2b5d      	cmp	r3, #93	; 0x5d
    8e60:	d001      	beq.n	8e66 <__sccl+0x3a>
    8e62:	b913      	cbnz	r3, 8e6a <__sccl+0x3e>
    8e64:	4608      	mov	r0, r1
    8e66:	bc70      	pop	{r4, r5, r6}
    8e68:	4770      	bx	lr
    8e6a:	461c      	mov	r4, r3
    8e6c:	e7ef      	b.n	8e4e <__sccl+0x22>
    8e6e:	3801      	subs	r0, #1
    8e70:	e7f9      	b.n	8e66 <__sccl+0x3a>
    8e72:	784d      	ldrb	r5, [r1, #1]
    8e74:	2d5d      	cmp	r5, #93	; 0x5d
    8e76:	bf14      	ite	ne
    8e78:	2600      	movne	r6, #0
    8e7a:	2601      	moveq	r6, #1
    8e7c:	42a5      	cmp	r5, r4
    8e7e:	bfb8      	it	lt
    8e80:	f046 0601 	orrlt.w	r6, r6, #1
    8e84:	2e00      	cmp	r6, #0
    8e86:	d1f0      	bne.n	8e6a <__sccl+0x3e>
    8e88:	1913      	adds	r3, r2, r4
    8e8a:	3401      	adds	r4, #1
    8e8c:	f803 cf01 	strb.w	ip, [r3, #1]!
    8e90:	42a5      	cmp	r5, r4
    8e92:	dcfa      	bgt.n	8e8a <__sccl+0x5e>
    8e94:	3102      	adds	r1, #2
    8e96:	e7dd      	b.n	8e54 <__sccl+0x28>
    8e98:	784c      	ldrb	r4, [r1, #1]
    8e9a:	3001      	adds	r0, #1
    8e9c:	2101      	movs	r1, #1
    8e9e:	e7cd      	b.n	8e3c <__sccl+0x10>

00008ea0 <nanf>:
    8ea0:	f240 0000 	movw	r0, #0
    8ea4:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    8ea8:	4770      	bx	lr
    8eaa:	bf00      	nop

00008eac <sprintf>:
    8eac:	b40e      	push	{r1, r2, r3}
    8eae:	f240 0324 	movw	r3, #36	; 0x24
    8eb2:	b530      	push	{r4, r5, lr}
    8eb4:	b09c      	sub	sp, #112	; 0x70
    8eb6:	ac1f      	add	r4, sp, #124	; 0x7c
    8eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ebc:	4605      	mov	r5, r0
    8ebe:	a901      	add	r1, sp, #4
    8ec0:	f854 2b04 	ldr.w	r2, [r4], #4
    8ec4:	f04f 3cff 	mov.w	ip, #4294967295
    8ec8:	6818      	ldr	r0, [r3, #0]
    8eca:	f44f 7302 	mov.w	r3, #520	; 0x208
    8ece:	f8ad 3010 	strh.w	r3, [sp, #16]
    8ed2:	4623      	mov	r3, r4
    8ed4:	9505      	str	r5, [sp, #20]
    8ed6:	9501      	str	r5, [sp, #4]
    8ed8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    8edc:	f8ad c012 	strh.w	ip, [sp, #18]
    8ee0:	9506      	str	r5, [sp, #24]
    8ee2:	9503      	str	r5, [sp, #12]
    8ee4:	941b      	str	r4, [sp, #108]	; 0x6c
    8ee6:	f001 fd3d 	bl	a964 <_svfprintf_r>
    8eea:	9b01      	ldr	r3, [sp, #4]
    8eec:	2200      	movs	r2, #0
    8eee:	701a      	strb	r2, [r3, #0]
    8ef0:	b01c      	add	sp, #112	; 0x70
    8ef2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    8ef6:	b003      	add	sp, #12
    8ef8:	4770      	bx	lr
    8efa:	bf00      	nop

00008efc <_sprintf_r>:
    8efc:	b40c      	push	{r2, r3}
    8efe:	460b      	mov	r3, r1
    8f00:	b510      	push	{r4, lr}
    8f02:	b09c      	sub	sp, #112	; 0x70
    8f04:	ac1e      	add	r4, sp, #120	; 0x78
    8f06:	a901      	add	r1, sp, #4
    8f08:	9305      	str	r3, [sp, #20]
    8f0a:	f44f 7c02 	mov.w	ip, #520	; 0x208
    8f0e:	f854 2b04 	ldr.w	r2, [r4], #4
    8f12:	9301      	str	r3, [sp, #4]
    8f14:	f04f 33ff 	mov.w	r3, #4294967295
    8f18:	f8ad 3012 	strh.w	r3, [sp, #18]
    8f1c:	4623      	mov	r3, r4
    8f1e:	941b      	str	r4, [sp, #108]	; 0x6c
    8f20:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    8f24:	f8ad c010 	strh.w	ip, [sp, #16]
    8f28:	9406      	str	r4, [sp, #24]
    8f2a:	9403      	str	r4, [sp, #12]
    8f2c:	f001 fd1a 	bl	a964 <_svfprintf_r>
    8f30:	9b01      	ldr	r3, [sp, #4]
    8f32:	2200      	movs	r2, #0
    8f34:	701a      	strb	r2, [r3, #0]
    8f36:	b01c      	add	sp, #112	; 0x70
    8f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8f3c:	b002      	add	sp, #8
    8f3e:	4770      	bx	lr

00008f40 <__sclose>:
    8f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8f44:	f002 bf82 	b.w	be4c <_close_r>

00008f48 <__sseek>:
    8f48:	b510      	push	{r4, lr}
    8f4a:	460c      	mov	r4, r1
    8f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8f50:	f003 fbd2 	bl	c6f8 <_lseek_r>
    8f54:	89a3      	ldrh	r3, [r4, #12]
    8f56:	f1b0 3fff 	cmp.w	r0, #4294967295
    8f5a:	bf15      	itete	ne
    8f5c:	6560      	strne	r0, [r4, #84]	; 0x54
    8f5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    8f62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    8f66:	81a3      	strheq	r3, [r4, #12]
    8f68:	bf18      	it	ne
    8f6a:	81a3      	strhne	r3, [r4, #12]
    8f6c:	bd10      	pop	{r4, pc}
    8f6e:	bf00      	nop

00008f70 <__swrite>:
    8f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8f74:	461d      	mov	r5, r3
    8f76:	898b      	ldrh	r3, [r1, #12]
    8f78:	460c      	mov	r4, r1
    8f7a:	4616      	mov	r6, r2
    8f7c:	4607      	mov	r7, r0
    8f7e:	f413 7f80 	tst.w	r3, #256	; 0x100
    8f82:	d006      	beq.n	8f92 <__swrite+0x22>
    8f84:	2302      	movs	r3, #2
    8f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8f8a:	2200      	movs	r2, #0
    8f8c:	f003 fbb4 	bl	c6f8 <_lseek_r>
    8f90:	89a3      	ldrh	r3, [r4, #12]
    8f92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    8f96:	4638      	mov	r0, r7
    8f98:	81a3      	strh	r3, [r4, #12]
    8f9a:	4632      	mov	r2, r6
    8f9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    8fa0:	462b      	mov	r3, r5
    8fa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8fa6:	f7f8 ba27 	b.w	13f8 <_write_r>
    8faa:	bf00      	nop

00008fac <__sread>:
    8fac:	b510      	push	{r4, lr}
    8fae:	460c      	mov	r4, r1
    8fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8fb4:	f003 fbb6 	bl	c724 <_read_r>
    8fb8:	2800      	cmp	r0, #0
    8fba:	db03      	blt.n	8fc4 <__sread+0x18>
    8fbc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    8fbe:	181b      	adds	r3, r3, r0
    8fc0:	6563      	str	r3, [r4, #84]	; 0x54
    8fc2:	bd10      	pop	{r4, pc}
    8fc4:	89a3      	ldrh	r3, [r4, #12]
    8fc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    8fca:	81a3      	strh	r3, [r4, #12]
    8fcc:	bd10      	pop	{r4, pc}
    8fce:	bf00      	nop

00008fd0 <strcmp>:
    8fd0:	ea80 0201 	eor.w	r2, r0, r1
    8fd4:	f012 0f03 	tst.w	r2, #3
    8fd8:	d13a      	bne.n	9050 <strcmp_unaligned>
    8fda:	f010 0203 	ands.w	r2, r0, #3
    8fde:	f020 0003 	bic.w	r0, r0, #3
    8fe2:	f021 0103 	bic.w	r1, r1, #3
    8fe6:	f850 cb04 	ldr.w	ip, [r0], #4
    8fea:	bf08      	it	eq
    8fec:	f851 3b04 	ldreq.w	r3, [r1], #4
    8ff0:	d00d      	beq.n	900e <strcmp+0x3e>
    8ff2:	f082 0203 	eor.w	r2, r2, #3
    8ff6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    8ffa:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    8ffe:	fa23 f202 	lsr.w	r2, r3, r2
    9002:	f851 3b04 	ldr.w	r3, [r1], #4
    9006:	ea4c 0c02 	orr.w	ip, ip, r2
    900a:	ea43 0302 	orr.w	r3, r3, r2
    900e:	bf00      	nop
    9010:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    9014:	459c      	cmp	ip, r3
    9016:	bf01      	itttt	eq
    9018:	ea22 020c 	biceq.w	r2, r2, ip
    901c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    9020:	f850 cb04 	ldreq.w	ip, [r0], #4
    9024:	f851 3b04 	ldreq.w	r3, [r1], #4
    9028:	d0f2      	beq.n	9010 <strcmp+0x40>
    902a:	ea4f 600c 	mov.w	r0, ip, lsl #24
    902e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    9032:	2801      	cmp	r0, #1
    9034:	bf28      	it	cs
    9036:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    903a:	bf08      	it	eq
    903c:	0a1b      	lsreq	r3, r3, #8
    903e:	d0f4      	beq.n	902a <strcmp+0x5a>
    9040:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    9044:	ea4f 6010 	mov.w	r0, r0, lsr #24
    9048:	eba0 0003 	sub.w	r0, r0, r3
    904c:	4770      	bx	lr
    904e:	bf00      	nop

00009050 <strcmp_unaligned>:
    9050:	f010 0f03 	tst.w	r0, #3
    9054:	d00a      	beq.n	906c <strcmp_unaligned+0x1c>
    9056:	f810 2b01 	ldrb.w	r2, [r0], #1
    905a:	f811 3b01 	ldrb.w	r3, [r1], #1
    905e:	2a01      	cmp	r2, #1
    9060:	bf28      	it	cs
    9062:	429a      	cmpcs	r2, r3
    9064:	d0f4      	beq.n	9050 <strcmp_unaligned>
    9066:	eba2 0003 	sub.w	r0, r2, r3
    906a:	4770      	bx	lr
    906c:	f84d 5d04 	str.w	r5, [sp, #-4]!
    9070:	f84d 4d04 	str.w	r4, [sp, #-4]!
    9074:	f04f 0201 	mov.w	r2, #1
    9078:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    907c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    9080:	f001 0c03 	and.w	ip, r1, #3
    9084:	f021 0103 	bic.w	r1, r1, #3
    9088:	f850 4b04 	ldr.w	r4, [r0], #4
    908c:	f851 5b04 	ldr.w	r5, [r1], #4
    9090:	f1bc 0f02 	cmp.w	ip, #2
    9094:	d026      	beq.n	90e4 <strcmp_unaligned+0x94>
    9096:	d84b      	bhi.n	9130 <strcmp_unaligned+0xe0>
    9098:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    909c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    90a0:	eba4 0302 	sub.w	r3, r4, r2
    90a4:	ea23 0304 	bic.w	r3, r3, r4
    90a8:	d10d      	bne.n	90c6 <strcmp_unaligned+0x76>
    90aa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    90ae:	bf08      	it	eq
    90b0:	f851 5b04 	ldreq.w	r5, [r1], #4
    90b4:	d10a      	bne.n	90cc <strcmp_unaligned+0x7c>
    90b6:	ea8c 0c04 	eor.w	ip, ip, r4
    90ba:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    90be:	d10c      	bne.n	90da <strcmp_unaligned+0x8a>
    90c0:	f850 4b04 	ldr.w	r4, [r0], #4
    90c4:	e7e8      	b.n	9098 <strcmp_unaligned+0x48>
    90c6:	ea4f 2515 	mov.w	r5, r5, lsr #8
    90ca:	e05c      	b.n	9186 <strcmp_unaligned+0x136>
    90cc:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    90d0:	d152      	bne.n	9178 <strcmp_unaligned+0x128>
    90d2:	780d      	ldrb	r5, [r1, #0]
    90d4:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    90d8:	e055      	b.n	9186 <strcmp_unaligned+0x136>
    90da:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    90de:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    90e2:	e050      	b.n	9186 <strcmp_unaligned+0x136>
    90e4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    90e8:	eba4 0302 	sub.w	r3, r4, r2
    90ec:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    90f0:	ea23 0304 	bic.w	r3, r3, r4
    90f4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    90f8:	d117      	bne.n	912a <strcmp_unaligned+0xda>
    90fa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    90fe:	bf08      	it	eq
    9100:	f851 5b04 	ldreq.w	r5, [r1], #4
    9104:	d107      	bne.n	9116 <strcmp_unaligned+0xc6>
    9106:	ea8c 0c04 	eor.w	ip, ip, r4
    910a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    910e:	d108      	bne.n	9122 <strcmp_unaligned+0xd2>
    9110:	f850 4b04 	ldr.w	r4, [r0], #4
    9114:	e7e6      	b.n	90e4 <strcmp_unaligned+0x94>
    9116:	041b      	lsls	r3, r3, #16
    9118:	d12e      	bne.n	9178 <strcmp_unaligned+0x128>
    911a:	880d      	ldrh	r5, [r1, #0]
    911c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    9120:	e031      	b.n	9186 <strcmp_unaligned+0x136>
    9122:	ea4f 4505 	mov.w	r5, r5, lsl #16
    9126:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    912a:	ea4f 4515 	mov.w	r5, r5, lsr #16
    912e:	e02a      	b.n	9186 <strcmp_unaligned+0x136>
    9130:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    9134:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    9138:	eba4 0302 	sub.w	r3, r4, r2
    913c:	ea23 0304 	bic.w	r3, r3, r4
    9140:	d10d      	bne.n	915e <strcmp_unaligned+0x10e>
    9142:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9146:	bf08      	it	eq
    9148:	f851 5b04 	ldreq.w	r5, [r1], #4
    914c:	d10a      	bne.n	9164 <strcmp_unaligned+0x114>
    914e:	ea8c 0c04 	eor.w	ip, ip, r4
    9152:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    9156:	d10a      	bne.n	916e <strcmp_unaligned+0x11e>
    9158:	f850 4b04 	ldr.w	r4, [r0], #4
    915c:	e7e8      	b.n	9130 <strcmp_unaligned+0xe0>
    915e:	ea4f 6515 	mov.w	r5, r5, lsr #24
    9162:	e010      	b.n	9186 <strcmp_unaligned+0x136>
    9164:	f014 0fff 	tst.w	r4, #255	; 0xff
    9168:	d006      	beq.n	9178 <strcmp_unaligned+0x128>
    916a:	f851 5b04 	ldr.w	r5, [r1], #4
    916e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    9172:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    9176:	e006      	b.n	9186 <strcmp_unaligned+0x136>
    9178:	f04f 0000 	mov.w	r0, #0
    917c:	f85d 4b04 	ldr.w	r4, [sp], #4
    9180:	f85d 5b04 	ldr.w	r5, [sp], #4
    9184:	4770      	bx	lr
    9186:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    918a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    918e:	2801      	cmp	r0, #1
    9190:	bf28      	it	cs
    9192:	4290      	cmpcs	r0, r2
    9194:	bf04      	itt	eq
    9196:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    919a:	0a2d      	lsreq	r5, r5, #8
    919c:	d0f3      	beq.n	9186 <strcmp_unaligned+0x136>
    919e:	eba2 0000 	sub.w	r0, r2, r0
    91a2:	f85d 4b04 	ldr.w	r4, [sp], #4
    91a6:	f85d 5b04 	ldr.w	r5, [sp], #4
    91aa:	4770      	bx	lr
    91ac:	0000      	lsls	r0, r0, #0
	...

000091b0 <_strtod_r>:
    91b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    91b4:	b0a3      	sub	sp, #140	; 0x8c
    91b6:	4604      	mov	r4, r0
    91b8:	2600      	movs	r6, #0
    91ba:	920a      	str	r2, [sp, #40]	; 0x28
    91bc:	460a      	mov	r2, r1
    91be:	2700      	movs	r7, #0
    91c0:	911f      	str	r1, [sp, #124]	; 0x7c
    91c2:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    91c6:	7810      	ldrb	r0, [r2, #0]
    91c8:	282d      	cmp	r0, #45	; 0x2d
    91ca:	f200 8123 	bhi.w	9414 <_strtod_r+0x264>
    91ce:	e8df f010 	tbh	[pc, r0, lsl #1]
    91d2:	00b2      	.short	0x00b2
    91d4:	01210121 	.word	0x01210121
    91d8:	01210121 	.word	0x01210121
    91dc:	01210121 	.word	0x01210121
    91e0:	01210121 	.word	0x01210121
    91e4:	011e011e 	.word	0x011e011e
    91e8:	011e011e 	.word	0x011e011e
    91ec:	0121011e 	.word	0x0121011e
    91f0:	01210121 	.word	0x01210121
    91f4:	01210121 	.word	0x01210121
    91f8:	01210121 	.word	0x01210121
    91fc:	01210121 	.word	0x01210121
    9200:	01210121 	.word	0x01210121
    9204:	01210121 	.word	0x01210121
    9208:	01210121 	.word	0x01210121
    920c:	01210121 	.word	0x01210121
    9210:	011e0121 	.word	0x011e0121
    9214:	01210121 	.word	0x01210121
    9218:	01210121 	.word	0x01210121
    921c:	01210121 	.word	0x01210121
    9220:	01210121 	.word	0x01210121
    9224:	01210121 	.word	0x01210121
    9228:	0121011b 	.word	0x0121011b
    922c:	00c3      	.short	0x00c3
    922e:	2700      	movs	r7, #0
    9230:	463e      	mov	r6, r7
    9232:	463d      	mov	r5, r7
    9234:	f04f 0c00 	mov.w	ip, #0
    9238:	9206      	str	r2, [sp, #24]
    923a:	46e3      	mov	fp, ip
    923c:	9510      	str	r5, [sp, #64]	; 0x40
    923e:	f8cd c010 	str.w	ip, [sp, #16]
    9242:	2865      	cmp	r0, #101	; 0x65
    9244:	bf14      	ite	ne
    9246:	2200      	movne	r2, #0
    9248:	2201      	moveq	r2, #1
    924a:	2845      	cmp	r0, #69	; 0x45
    924c:	bf08      	it	eq
    924e:	f042 0201 	orreq.w	r2, r2, #1
    9252:	2a00      	cmp	r2, #0
    9254:	f000 80f9 	beq.w	944a <_strtod_r+0x29a>
    9258:	ea45 020c 	orr.w	r2, r5, ip
    925c:	ea52 0208 	orrs.w	r2, r2, r8
    9260:	d069      	beq.n	9336 <_strtod_r+0x186>
    9262:	991f      	ldr	r1, [sp, #124]	; 0x7c
    9264:	f101 0a01 	add.w	sl, r1, #1
    9268:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    926c:	7848      	ldrb	r0, [r1, #1]
    926e:	282b      	cmp	r0, #43	; 0x2b
    9270:	f000 8521 	beq.w	9cb6 <_strtod_r+0xb06>
    9274:	282d      	cmp	r0, #45	; 0x2d
    9276:	f000 83b8 	beq.w	99ea <_strtod_r+0x83a>
    927a:	2200      	movs	r2, #0
    927c:	9208      	str	r2, [sp, #32]
    927e:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    9282:	2a09      	cmp	r2, #9
    9284:	bf84      	itt	hi
    9286:	911f      	strhi	r1, [sp, #124]	; 0x7c
    9288:	f04f 0a00 	movhi.w	sl, #0
    928c:	d848      	bhi.n	9320 <_strtod_r+0x170>
    928e:	2830      	cmp	r0, #48	; 0x30
    9290:	d107      	bne.n	92a2 <_strtod_r+0xf2>
    9292:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    9294:	9b10      	ldr	r3, [sp, #64]	; 0x40
    9296:	3201      	adds	r2, #1
    9298:	921f      	str	r2, [sp, #124]	; 0x7c
    929a:	7810      	ldrb	r0, [r2, #0]
    929c:	2830      	cmp	r0, #48	; 0x30
    929e:	d0fa      	beq.n	9296 <_strtod_r+0xe6>
    92a0:	9310      	str	r3, [sp, #64]	; 0x40
    92a2:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    92a6:	2a08      	cmp	r2, #8
    92a8:	f200 80cf 	bhi.w	944a <_strtod_r+0x29a>
    92ac:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    92ae:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    92b2:	1c53      	adds	r3, r2, #1
    92b4:	930b      	str	r3, [sp, #44]	; 0x2c
    92b6:	9209      	str	r2, [sp, #36]	; 0x24
    92b8:	931f      	str	r3, [sp, #124]	; 0x7c
    92ba:	7850      	ldrb	r0, [r2, #1]
    92bc:	282f      	cmp	r0, #47	; 0x2f
    92be:	dd1a      	ble.n	92f6 <_strtod_r+0x146>
    92c0:	2839      	cmp	r0, #57	; 0x39
    92c2:	dc18      	bgt.n	92f6 <_strtod_r+0x146>
    92c4:	1c93      	adds	r3, r2, #2
    92c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    92c8:	46a9      	mov	r9, r5
    92ca:	920b      	str	r2, [sp, #44]	; 0x2c
    92cc:	461a      	mov	r2, r3
    92ce:	e002      	b.n	92d6 <_strtod_r+0x126>
    92d0:	2839      	cmp	r0, #57	; 0x39
    92d2:	f300 8625 	bgt.w	9f20 <_strtod_r+0xd70>
    92d6:	921f      	str	r2, [sp, #124]	; 0x7c
    92d8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    92dc:	7810      	ldrb	r0, [r2, #0]
    92de:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    92e2:	4615      	mov	r5, r2
    92e4:	3201      	adds	r2, #1
    92e6:	282f      	cmp	r0, #47	; 0x2f
    92e8:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    92ec:	dcf0      	bgt.n	92d0 <_strtod_r+0x120>
    92ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    92f0:	950b      	str	r5, [sp, #44]	; 0x2c
    92f2:	464d      	mov	r5, r9
    92f4:	9210      	str	r2, [sp, #64]	; 0x40
    92f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    92f8:	f644 691f 	movw	r9, #19999	; 0x4e1f
    92fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    92fe:	1a9b      	subs	r3, r3, r2
    9300:	45ca      	cmp	sl, r9
    9302:	bfd4      	ite	le
    9304:	2200      	movle	r2, #0
    9306:	2201      	movgt	r2, #1
    9308:	2b08      	cmp	r3, #8
    930a:	bfc8      	it	gt
    930c:	f042 0201 	orrgt.w	r2, r2, #1
    9310:	9309      	str	r3, [sp, #36]	; 0x24
    9312:	9b08      	ldr	r3, [sp, #32]
    9314:	2a00      	cmp	r2, #0
    9316:	bf18      	it	ne
    9318:	46ca      	movne	sl, r9
    931a:	b10b      	cbz	r3, 9320 <_strtod_r+0x170>
    931c:	f1ca 0a00 	rsb	sl, sl, #0
    9320:	2d00      	cmp	r5, #0
    9322:	f040 8097 	bne.w	9454 <_strtod_r+0x2a4>
    9326:	ea5c 0c08 	orrs.w	ip, ip, r8
    932a:	f040 8119 	bne.w	9560 <_strtod_r+0x3b0>
    932e:	9f04      	ldr	r7, [sp, #16]
    9330:	2f00      	cmp	r7, #0
    9332:	f000 829f 	beq.w	9874 <_strtod_r+0x6c4>
    9336:	2300      	movs	r3, #0
    9338:	911f      	str	r1, [sp, #124]	; 0x7c
    933a:	461a      	mov	r2, r3
    933c:	930f      	str	r3, [sp, #60]	; 0x3c
    933e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9340:	b10f      	cbz	r7, 9346 <_strtod_r+0x196>
    9342:	991f      	ldr	r1, [sp, #124]	; 0x7c
    9344:	6039      	str	r1, [r7, #0]
    9346:	980f      	ldr	r0, [sp, #60]	; 0x3c
    9348:	b108      	cbz	r0, 934e <_strtod_r+0x19e>
    934a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    934e:	4618      	mov	r0, r3
    9350:	4611      	mov	r1, r2
    9352:	b023      	add	sp, #140	; 0x8c
    9354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9358:	2001      	movs	r0, #1
    935a:	900f      	str	r0, [sp, #60]	; 0x3c
    935c:	3201      	adds	r2, #1
    935e:	921f      	str	r2, [sp, #124]	; 0x7c
    9360:	7810      	ldrb	r0, [r2, #0]
    9362:	2800      	cmp	r0, #0
    9364:	d0e7      	beq.n	9336 <_strtod_r+0x186>
    9366:	2830      	cmp	r0, #48	; 0x30
    9368:	bf18      	it	ne
    936a:	f04f 0800 	movne.w	r8, #0
    936e:	d058      	beq.n	9422 <_strtod_r+0x272>
    9370:	282f      	cmp	r0, #47	; 0x2f
    9372:	f340 855f 	ble.w	9e34 <_strtod_r+0xc84>
    9376:	2839      	cmp	r0, #57	; 0x39
    9378:	f73f af59 	bgt.w	922e <_strtod_r+0x7e>
    937c:	2700      	movs	r7, #0
    937e:	463e      	mov	r6, r7
    9380:	463d      	mov	r5, r7
    9382:	e002      	b.n	938a <_strtod_r+0x1da>
    9384:	2839      	cmp	r0, #57	; 0x39
    9386:	f73f af55 	bgt.w	9234 <_strtod_r+0x84>
    938a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    938e:	2d08      	cmp	r5, #8
    9390:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    9394:	bfd8      	it	le
    9396:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    939a:	dd07      	ble.n	93ac <_strtod_r+0x1fc>
    939c:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    93a0:	2d0f      	cmp	r5, #15
    93a2:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    93a6:	bfd8      	it	le
    93a8:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    93ac:	3501      	adds	r5, #1
    93ae:	18ab      	adds	r3, r5, r2
    93b0:	931f      	str	r3, [sp, #124]	; 0x7c
    93b2:	5d50      	ldrb	r0, [r2, r5]
    93b4:	282f      	cmp	r0, #47	; 0x2f
    93b6:	dce5      	bgt.n	9384 <_strtod_r+0x1d4>
    93b8:	469c      	mov	ip, r3
    93ba:	9510      	str	r5, [sp, #64]	; 0x40
    93bc:	282e      	cmp	r0, #46	; 0x2e
    93be:	f040 80d2 	bne.w	9566 <_strtod_r+0x3b6>
    93c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    93c4:	f10c 0001 	add.w	r0, ip, #1
    93c8:	901f      	str	r0, [sp, #124]	; 0x7c
    93ca:	f89c 0001 	ldrb.w	r0, [ip, #1]
    93ce:	2b00      	cmp	r3, #0
    93d0:	f000 822b 	beq.w	982a <_strtod_r+0x67a>
    93d4:	f04f 0c00 	mov.w	ip, #0
    93d8:	461d      	mov	r5, r3
    93da:	46e3      	mov	fp, ip
    93dc:	9206      	str	r2, [sp, #24]
    93de:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    93e2:	f1ba 0f09 	cmp.w	sl, #9
    93e6:	f200 8242 	bhi.w	986e <_strtod_r+0x6be>
    93ea:	981f      	ldr	r0, [sp, #124]	; 0x7c
    93ec:	f10c 0c01 	add.w	ip, ip, #1
    93f0:	9504      	str	r5, [sp, #16]
    93f2:	9008      	str	r0, [sp, #32]
    93f4:	f1ba 0f00 	cmp.w	sl, #0
    93f8:	f040 8522 	bne.w	9e40 <_strtod_r+0xc90>
    93fc:	9d04      	ldr	r5, [sp, #16]
    93fe:	9808      	ldr	r0, [sp, #32]
    9400:	1c42      	adds	r2, r0, #1
    9402:	921f      	str	r2, [sp, #124]	; 0x7c
    9404:	7840      	ldrb	r0, [r0, #1]
    9406:	e7ea      	b.n	93de <_strtod_r+0x22e>
    9408:	2700      	movs	r7, #0
    940a:	970f      	str	r7, [sp, #60]	; 0x3c
    940c:	e7a6      	b.n	935c <_strtod_r+0x1ac>
    940e:	3201      	adds	r2, #1
    9410:	921f      	str	r2, [sp, #124]	; 0x7c
    9412:	e6d8      	b.n	91c6 <_strtod_r+0x16>
    9414:	2300      	movs	r3, #0
    9416:	2830      	cmp	r0, #48	; 0x30
    9418:	930f      	str	r3, [sp, #60]	; 0x3c
    941a:	bf18      	it	ne
    941c:	f04f 0800 	movne.w	r8, #0
    9420:	d1a6      	bne.n	9370 <_strtod_r+0x1c0>
    9422:	7853      	ldrb	r3, [r2, #1]
    9424:	1c55      	adds	r5, r2, #1
    9426:	2b58      	cmp	r3, #88	; 0x58
    9428:	f000 83c3 	beq.w	9bb2 <_strtod_r+0xa02>
    942c:	2b78      	cmp	r3, #120	; 0x78
    942e:	f000 83c0 	beq.w	9bb2 <_strtod_r+0xa02>
    9432:	462a      	mov	r2, r5
    9434:	951f      	str	r5, [sp, #124]	; 0x7c
    9436:	3501      	adds	r5, #1
    9438:	7810      	ldrb	r0, [r2, #0]
    943a:	2830      	cmp	r0, #48	; 0x30
    943c:	d0f9      	beq.n	9432 <_strtod_r+0x282>
    943e:	2800      	cmp	r0, #0
    9440:	f000 808e 	beq.w	9560 <_strtod_r+0x3b0>
    9444:	f04f 0801 	mov.w	r8, #1
    9448:	e792      	b.n	9370 <_strtod_r+0x1c0>
    944a:	f04f 0a00 	mov.w	sl, #0
    944e:	2d00      	cmp	r5, #0
    9450:	f43f af69 	beq.w	9326 <_strtod_r+0x176>
    9454:	4630      	mov	r0, r6
    9456:	ebcb 0a0a 	rsb	sl, fp, sl
    945a:	f8cd a020 	str.w	sl, [sp, #32]
    945e:	f003 fbf7 	bl	cc50 <__aeabi_ui2d>
    9462:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    9466:	2d10      	cmp	r5, #16
    9468:	bfb4      	ite	lt
    946a:	46a8      	movlt	r8, r5
    946c:	f04f 0810 	movge.w	r8, #16
    9470:	f1b9 0f00 	cmp.w	r9, #0
    9474:	bf08      	it	eq
    9476:	46a9      	moveq	r9, r5
    9478:	f1b8 0f09 	cmp.w	r8, #9
    947c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    9480:	dd16      	ble.n	94b0 <_strtod_r+0x300>
    9482:	f64d 7320 	movw	r3, #57120	; 0xdf20
    9486:	f2c0 0300 	movt	r3, #0
    948a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    948e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
    9492:	f003 fc53 	bl	cd3c <__aeabi_dmul>
    9496:	4682      	mov	sl, r0
    9498:	4638      	mov	r0, r7
    949a:	468b      	mov	fp, r1
    949c:	f003 fbd8 	bl	cc50 <__aeabi_ui2d>
    94a0:	4602      	mov	r2, r0
    94a2:	460b      	mov	r3, r1
    94a4:	4650      	mov	r0, sl
    94a6:	4659      	mov	r1, fp
    94a8:	f003 fa96 	bl	c9d8 <__adddf3>
    94ac:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    94b0:	2d0f      	cmp	r5, #15
    94b2:	dc60      	bgt.n	9576 <_strtod_r+0x3c6>
    94b4:	9f08      	ldr	r7, [sp, #32]
    94b6:	2f00      	cmp	r7, #0
    94b8:	d04f      	beq.n	955a <_strtod_r+0x3aa>
    94ba:	f340 8537 	ble.w	9f2c <_strtod_r+0xd7c>
    94be:	9808      	ldr	r0, [sp, #32]
    94c0:	2816      	cmp	r0, #22
    94c2:	f300 84fa 	bgt.w	9eba <_strtod_r+0xd0a>
    94c6:	9a08      	ldr	r2, [sp, #32]
    94c8:	f64d 7320 	movw	r3, #57120	; 0xdf20
    94cc:	f2c0 0300 	movt	r3, #0
    94d0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    94d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    94d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    94dc:	f003 fc2e 	bl	cd3c <__aeabi_dmul>
    94e0:	4603      	mov	r3, r0
    94e2:	460a      	mov	r2, r1
    94e4:	e72b      	b.n	933e <_strtod_r+0x18e>
    94e6:	4649      	mov	r1, r9
    94e8:	9806      	ldr	r0, [sp, #24]
    94ea:	f003 fec1 	bl	d270 <__aeabi_d2iz>
    94ee:	f003 fbbf 	bl	cc70 <__aeabi_i2d>
    94f2:	4602      	mov	r2, r0
    94f4:	460b      	mov	r3, r1
    94f6:	9806      	ldr	r0, [sp, #24]
    94f8:	4649      	mov	r1, r9
    94fa:	f003 fa6b 	bl	c9d4 <__aeabi_dsub>
    94fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9500:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9504:	2a00      	cmp	r2, #0
    9506:	f040 833c 	bne.w	9b82 <_strtod_r+0x9d2>
    950a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    950c:	2b00      	cmp	r3, #0
    950e:	f040 8338 	bne.w	9b82 <_strtod_r+0x9d2>
    9512:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
    9516:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    951a:	2b00      	cmp	r3, #0
    951c:	f040 8331 	bne.w	9b82 <_strtod_r+0x9d2>
    9520:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
    9524:	e9d3 2300 	ldrd	r2, r3, [r3]
    9528:	f003 fe7a 	bl	d220 <__aeabi_dcmplt>
    952c:	2800      	cmp	r0, #0
    952e:	f000 8167 	beq.w	9800 <_strtod_r+0x650>
    9532:	4620      	mov	r0, r4
    9534:	991e      	ldr	r1, [sp, #120]	; 0x78
    9536:	f7fe ff5f 	bl	83f8 <_Bfree>
    953a:	4620      	mov	r0, r4
    953c:	4639      	mov	r1, r7
    953e:	f7fe ff5b 	bl	83f8 <_Bfree>
    9542:	4620      	mov	r0, r4
    9544:	4631      	mov	r1, r6
    9546:	f7fe ff57 	bl	83f8 <_Bfree>
    954a:	4620      	mov	r0, r4
    954c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    954e:	f7fe ff53 	bl	83f8 <_Bfree>
    9552:	4620      	mov	r0, r4
    9554:	4641      	mov	r1, r8
    9556:	f7fe ff4f 	bl	83f8 <_Bfree>
    955a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    955c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    955e:	e6ee      	b.n	933e <_strtod_r+0x18e>
    9560:	2300      	movs	r3, #0
    9562:	461a      	mov	r2, r3
    9564:	e6eb      	b.n	933e <_strtod_r+0x18e>
    9566:	f04f 0c00 	mov.w	ip, #0
    956a:	9206      	str	r2, [sp, #24]
    956c:	9d10      	ldr	r5, [sp, #64]	; 0x40
    956e:	46e3      	mov	fp, ip
    9570:	f8cd c010 	str.w	ip, [sp, #16]
    9574:	e665      	b.n	9242 <_strtod_r+0x92>
    9576:	9f08      	ldr	r7, [sp, #32]
    9578:	ebc8 0a05 	rsb	sl, r8, r5
    957c:	44ba      	add	sl, r7
    957e:	f1ba 0f00 	cmp.w	sl, #0
    9582:	f340 844f 	ble.w	9e24 <_strtod_r+0xc74>
    9586:	f01a 020f 	ands.w	r2, sl, #15
    958a:	d00d      	beq.n	95a8 <_strtod_r+0x3f8>
    958c:	f64d 7320 	movw	r3, #57120	; 0xdf20
    9590:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    9594:	f2c0 0300 	movt	r3, #0
    9598:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    959c:	e9d3 2300 	ldrd	r2, r3, [r3]
    95a0:	f003 fbcc 	bl	cd3c <__aeabi_dmul>
    95a4:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    95a8:	f03a 0a0f 	bics.w	sl, sl, #15
    95ac:	f040 81b6 	bne.w	991c <_strtod_r+0x76c>
    95b0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    95b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
    95b8:	462b      	mov	r3, r5
    95ba:	9906      	ldr	r1, [sp, #24]
    95bc:	464a      	mov	r2, r9
    95be:	4620      	mov	r0, r4
    95c0:	9600      	str	r6, [sp, #0]
    95c2:	f7ff f9eb 	bl	899c <__s2b>
    95c6:	9f08      	ldr	r7, [sp, #32]
    95c8:	427f      	negs	r7, r7
    95ca:	9711      	str	r7, [sp, #68]	; 0x44
    95cc:	f100 030c 	add.w	r3, r0, #12
    95d0:	900b      	str	r0, [sp, #44]	; 0x2c
    95d2:	9310      	str	r3, [sp, #64]	; 0x40
    95d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    95d6:	6841      	ldr	r1, [r0, #4]
    95d8:	4620      	mov	r0, r4
    95da:	f7fe ff29 	bl	8430 <_Balloc>
    95de:	990b      	ldr	r1, [sp, #44]	; 0x2c
    95e0:	690a      	ldr	r2, [r1, #16]
    95e2:	9910      	ldr	r1, [sp, #64]	; 0x40
    95e4:	3202      	adds	r2, #2
    95e6:	0092      	lsls	r2, r2, #2
    95e8:	4607      	mov	r7, r0
    95ea:	300c      	adds	r0, #12
    95ec:	f7fe fc54 	bl	7e98 <memcpy>
    95f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    95f4:	4620      	mov	r0, r4
    95f6:	a921      	add	r1, sp, #132	; 0x84
    95f8:	9100      	str	r1, [sp, #0]
    95fa:	a920      	add	r1, sp, #128	; 0x80
    95fc:	9101      	str	r1, [sp, #4]
    95fe:	f7fe ff4d 	bl	849c <__d2b>
    9602:	2101      	movs	r1, #1
    9604:	901e      	str	r0, [sp, #120]	; 0x78
    9606:	4620      	mov	r0, r4
    9608:	f7ff f924 	bl	8854 <__i2b>
    960c:	9a08      	ldr	r2, [sp, #32]
    960e:	2a00      	cmp	r2, #0
    9610:	4606      	mov	r6, r0
    9612:	f2c0 822c 	blt.w	9a6e <_strtod_r+0x8be>
    9616:	f8dd 9020 	ldr.w	r9, [sp, #32]
    961a:	2200      	movs	r2, #0
    961c:	4693      	mov	fp, r2
    961e:	464b      	mov	r3, r9
    9620:	9d21      	ldr	r5, [sp, #132]	; 0x84
    9622:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
    9626:	9920      	ldr	r1, [sp, #128]	; 0x80
    9628:	2d00      	cmp	r5, #0
    962a:	bfac      	ite	ge
    962c:	eb02 0b05 	addge.w	fp, r2, r5
    9630:	1b5b      	sublt	r3, r3, r5
    9632:	ebca 0505 	rsb	r5, sl, r5
    9636:	eb05 0c01 	add.w	ip, r5, r1
    963a:	4584      	cmp	ip, r0
    963c:	bfb6      	itet	lt
    963e:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
    9642:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
    9646:	3103      	addlt	r1, #3
    9648:	eb03 050a 	add.w	r5, r3, sl
    964c:	eb01 080b 	add.w	r8, r1, fp
    9650:	186d      	adds	r5, r5, r1
    9652:	45a8      	cmp	r8, r5
    9654:	bfb4      	ite	lt
    9656:	4643      	movlt	r3, r8
    9658:	462b      	movge	r3, r5
    965a:	455b      	cmp	r3, fp
    965c:	bfa8      	it	ge
    965e:	465b      	movge	r3, fp
    9660:	2b00      	cmp	r3, #0
    9662:	bfc2      	ittt	gt
    9664:	ebc3 0b0b 	rsbgt	fp, r3, fp
    9668:	ebc3 0808 	rsbgt	r8, r3, r8
    966c:	1aed      	subgt	r5, r5, r3
    966e:	b18a      	cbz	r2, 9694 <_strtod_r+0x4e4>
    9670:	4631      	mov	r1, r6
    9672:	4620      	mov	r0, r4
    9674:	f7ff f93c 	bl	88f0 <__pow5mult>
    9678:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    967a:	4606      	mov	r6, r0
    967c:	4620      	mov	r0, r4
    967e:	4631      	mov	r1, r6
    9680:	f7ff f84e 	bl	8720 <__multiply>
    9684:	991e      	ldr	r1, [sp, #120]	; 0x78
    9686:	4603      	mov	r3, r0
    9688:	4620      	mov	r0, r4
    968a:	9303      	str	r3, [sp, #12]
    968c:	f7fe feb4 	bl	83f8 <_Bfree>
    9690:	9b03      	ldr	r3, [sp, #12]
    9692:	931e      	str	r3, [sp, #120]	; 0x78
    9694:	f1b8 0f00 	cmp.w	r8, #0
    9698:	dd05      	ble.n	96a6 <_strtod_r+0x4f6>
    969a:	4642      	mov	r2, r8
    969c:	4620      	mov	r0, r4
    969e:	991e      	ldr	r1, [sp, #120]	; 0x78
    96a0:	f7fe ffe0 	bl	8664 <__lshift>
    96a4:	901e      	str	r0, [sp, #120]	; 0x78
    96a6:	f1b9 0f00 	cmp.w	r9, #0
    96aa:	d005      	beq.n	96b8 <_strtod_r+0x508>
    96ac:	4639      	mov	r1, r7
    96ae:	464a      	mov	r2, r9
    96b0:	4620      	mov	r0, r4
    96b2:	f7ff f91d 	bl	88f0 <__pow5mult>
    96b6:	4607      	mov	r7, r0
    96b8:	2d00      	cmp	r5, #0
    96ba:	dd05      	ble.n	96c8 <_strtod_r+0x518>
    96bc:	4639      	mov	r1, r7
    96be:	462a      	mov	r2, r5
    96c0:	4620      	mov	r0, r4
    96c2:	f7fe ffcf 	bl	8664 <__lshift>
    96c6:	4607      	mov	r7, r0
    96c8:	f1bb 0f00 	cmp.w	fp, #0
    96cc:	dd05      	ble.n	96da <_strtod_r+0x52a>
    96ce:	4631      	mov	r1, r6
    96d0:	465a      	mov	r2, fp
    96d2:	4620      	mov	r0, r4
    96d4:	f7fe ffc6 	bl	8664 <__lshift>
    96d8:	4606      	mov	r6, r0
    96da:	991e      	ldr	r1, [sp, #120]	; 0x78
    96dc:	463a      	mov	r2, r7
    96de:	4620      	mov	r0, r4
    96e0:	f7fe ff44 	bl	856c <__mdiff>
    96e4:	2200      	movs	r2, #0
    96e6:	4631      	mov	r1, r6
    96e8:	68c3      	ldr	r3, [r0, #12]
    96ea:	4680      	mov	r8, r0
    96ec:	60c2      	str	r2, [r0, #12]
    96ee:	9309      	str	r3, [sp, #36]	; 0x24
    96f0:	f7fe fd48 	bl	8184 <__mcmp>
    96f4:	2800      	cmp	r0, #0
    96f6:	f2c0 82e1 	blt.w	9cbc <_strtod_r+0xb0c>
    96fa:	f000 832e 	beq.w	9d5a <_strtod_r+0xbaa>
    96fe:	4640      	mov	r0, r8
    9700:	4631      	mov	r1, r6
    9702:	f7fe fdd9 	bl	82b8 <__ratio>
    9706:	2200      	movs	r2, #0
    9708:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    970c:	e9cd 0106 	strd	r0, r1, [sp, #24]
    9710:	f003 fd90 	bl	d234 <__aeabi_dcmple>
    9714:	2800      	cmp	r0, #0
    9716:	f000 8194 	beq.w	9a42 <_strtod_r+0x892>
    971a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    971c:	2a00      	cmp	r2, #0
    971e:	f000 81ac 	beq.w	9a7a <_strtod_r+0x8ca>
    9722:	f240 0900 	movw	r9, #0
    9726:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    972a:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    972e:	f240 0300 	movw	r3, #0
    9732:	2200      	movs	r2, #0
    9734:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    9738:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    973c:	2200      	movs	r2, #0
    973e:	9206      	str	r2, [sp, #24]
    9740:	f240 0500 	movw	r5, #0
    9744:	f240 0300 	movw	r3, #0
    9748:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    974c:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
    9750:	ea0c 0505 	and.w	r5, ip, r5
    9754:	f240 0b00 	movw	fp, #0
    9758:	429d      	cmp	r5, r3
    975a:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
    975e:	f000 81c5 	beq.w	9aec <_strtod_r+0x93c>
    9762:	f1ba 0300 	subs.w	r3, sl, #0
    9766:	bf18      	it	ne
    9768:	2301      	movne	r3, #1
    976a:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
    976e:	bf8c      	ite	hi
    9770:	2300      	movhi	r3, #0
    9772:	f003 0301 	andls.w	r3, r3, #1
    9776:	b30b      	cbz	r3, 97bc <_strtod_r+0x60c>
    9778:	9806      	ldr	r0, [sp, #24]
    977a:	4649      	mov	r1, r9
    977c:	f20f 5308 	addw	r3, pc, #1288	; 0x508
    9780:	e9d3 2300 	ldrd	r2, r3, [r3]
    9784:	f003 fd56 	bl	d234 <__aeabi_dcmple>
    9788:	b198      	cbz	r0, 97b2 <_strtod_r+0x602>
    978a:	4649      	mov	r1, r9
    978c:	9806      	ldr	r0, [sp, #24]
    978e:	f003 fd97 	bl	d2c0 <__aeabi_d2uiz>
    9792:	2800      	cmp	r0, #0
    9794:	bf08      	it	eq
    9796:	2001      	moveq	r0, #1
    9798:	f003 fa5a 	bl	cc50 <__aeabi_ui2d>
    979c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    979e:	9006      	str	r0, [sp, #24]
    97a0:	4689      	mov	r9, r1
    97a2:	2b00      	cmp	r3, #0
    97a4:	f000 8202 	beq.w	9bac <_strtod_r+0x9fc>
    97a8:	460b      	mov	r3, r1
    97aa:	9806      	ldr	r0, [sp, #24]
    97ac:	4619      	mov	r1, r3
    97ae:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    97b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    97b4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
    97b8:	1b5b      	subs	r3, r3, r5
    97ba:	931b      	str	r3, [sp, #108]	; 0x6c
    97bc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    97c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    97c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    97c8:	f7fe fcfc 	bl	81c4 <__ulp>
    97cc:	4602      	mov	r2, r0
    97ce:	460b      	mov	r3, r1
    97d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    97d4:	f003 fab2 	bl	cd3c <__aeabi_dmul>
    97d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    97dc:	f003 f8fc 	bl	c9d8 <__adddf3>
    97e0:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    97e4:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
    97e8:	f1ba 0f00 	cmp.w	sl, #0
    97ec:	d108      	bne.n	9800 <_strtod_r+0x650>
    97ee:	f240 0300 	movw	r3, #0
    97f2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    97f6:	ea0b 0303 	and.w	r3, fp, r3
    97fa:	429d      	cmp	r5, r3
    97fc:	f43f ae73 	beq.w	94e6 <_strtod_r+0x336>
    9800:	4620      	mov	r0, r4
    9802:	991e      	ldr	r1, [sp, #120]	; 0x78
    9804:	f7fe fdf8 	bl	83f8 <_Bfree>
    9808:	4620      	mov	r0, r4
    980a:	4639      	mov	r1, r7
    980c:	f7fe fdf4 	bl	83f8 <_Bfree>
    9810:	4620      	mov	r0, r4
    9812:	4631      	mov	r1, r6
    9814:	f7fe fdf0 	bl	83f8 <_Bfree>
    9818:	4620      	mov	r0, r4
    981a:	4641      	mov	r1, r8
    981c:	f7fe fdec 	bl	83f8 <_Bfree>
    9820:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    9824:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9828:	e6d4      	b.n	95d4 <_strtod_r+0x424>
    982a:	2830      	cmp	r0, #48	; 0x30
    982c:	bf18      	it	ne
    982e:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
    9832:	d10c      	bne.n	984e <_strtod_r+0x69e>
    9834:	f10c 0502 	add.w	r5, ip, #2
    9838:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
    983c:	4663      	mov	r3, ip
    983e:	951f      	str	r5, [sp, #124]	; 0x7c
    9840:	f10c 0c01 	add.w	ip, ip, #1
    9844:	f815 0b01 	ldrb.w	r0, [r5], #1
    9848:	2830      	cmp	r0, #48	; 0x30
    984a:	d0f8      	beq.n	983e <_strtod_r+0x68e>
    984c:	9310      	str	r3, [sp, #64]	; 0x40
    984e:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
    9852:	2d08      	cmp	r5, #8
    9854:	f200 80c3 	bhi.w	99de <_strtod_r+0x82e>
    9858:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    985a:	46e3      	mov	fp, ip
    985c:	2300      	movs	r3, #0
    985e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    9862:	9304      	str	r3, [sp, #16]
    9864:	f04f 0c01 	mov.w	ip, #1
    9868:	9206      	str	r2, [sp, #24]
    986a:	9208      	str	r2, [sp, #32]
    986c:	e5c2      	b.n	93f4 <_strtod_r+0x244>
    986e:	2301      	movs	r3, #1
    9870:	9304      	str	r3, [sp, #16]
    9872:	e4e6      	b.n	9242 <_strtod_r+0x92>
    9874:	3849      	subs	r0, #73	; 0x49
    9876:	2825      	cmp	r0, #37	; 0x25
    9878:	f63f ad5d 	bhi.w	9336 <_strtod_r+0x186>
    987c:	a201      	add	r2, pc, #4	; (adr r2, 9884 <_strtod_r+0x6d4>)
    987e:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    9882:	bf00      	nop
    9884:	00009a1f 	.word	0x00009a1f
    9888:	00009337 	.word	0x00009337
    988c:	00009337 	.word	0x00009337
    9890:	00009337 	.word	0x00009337
    9894:	00009337 	.word	0x00009337
    9898:	000099fb 	.word	0x000099fb
    989c:	00009337 	.word	0x00009337
    98a0:	00009337 	.word	0x00009337
    98a4:	00009337 	.word	0x00009337
    98a8:	00009337 	.word	0x00009337
    98ac:	00009337 	.word	0x00009337
    98b0:	00009337 	.word	0x00009337
    98b4:	00009337 	.word	0x00009337
    98b8:	00009337 	.word	0x00009337
    98bc:	00009337 	.word	0x00009337
    98c0:	00009337 	.word	0x00009337
    98c4:	00009337 	.word	0x00009337
    98c8:	00009337 	.word	0x00009337
    98cc:	00009337 	.word	0x00009337
    98d0:	00009337 	.word	0x00009337
    98d4:	00009337 	.word	0x00009337
    98d8:	00009337 	.word	0x00009337
    98dc:	00009337 	.word	0x00009337
    98e0:	00009337 	.word	0x00009337
    98e4:	00009337 	.word	0x00009337
    98e8:	00009337 	.word	0x00009337
    98ec:	00009337 	.word	0x00009337
    98f0:	00009337 	.word	0x00009337
    98f4:	00009337 	.word	0x00009337
    98f8:	00009337 	.word	0x00009337
    98fc:	00009337 	.word	0x00009337
    9900:	00009337 	.word	0x00009337
    9904:	00009a1f 	.word	0x00009a1f
    9908:	00009337 	.word	0x00009337
    990c:	00009337 	.word	0x00009337
    9910:	00009337 	.word	0x00009337
    9914:	00009337 	.word	0x00009337
    9918:	000099fb 	.word	0x000099fb
    991c:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
    9920:	f300 8277 	bgt.w	9e12 <_strtod_r+0xc62>
    9924:	ea4f 172a 	mov.w	r7, sl, asr #4
    9928:	f64d 7bf8 	movw	fp, #57336	; 0xdff8
    992c:	2f01      	cmp	r7, #1
    992e:	bfdc      	itt	le
    9930:	f04f 0a00 	movle.w	sl, #0
    9934:	f2c0 0b00 	movtle	fp, #0
    9938:	dd1f      	ble.n	997a <_strtod_r+0x7ca>
    993a:	4621      	mov	r1, r4
    993c:	f2c0 0b00 	movt	fp, #0
    9940:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    9944:	46a8      	mov	r8, r5
    9946:	f04f 0a00 	mov.w	sl, #0
    994a:	465c      	mov	r4, fp
    994c:	460d      	mov	r5, r1
    994e:	f017 0f01 	tst.w	r7, #1
    9952:	4610      	mov	r0, r2
    9954:	4619      	mov	r1, r3
    9956:	f10a 0a01 	add.w	sl, sl, #1
    995a:	ea4f 0767 	mov.w	r7, r7, asr #1
    995e:	d005      	beq.n	996c <_strtod_r+0x7bc>
    9960:	e9d4 2300 	ldrd	r2, r3, [r4]
    9964:	f003 f9ea 	bl	cd3c <__aeabi_dmul>
    9968:	4602      	mov	r2, r0
    996a:	460b      	mov	r3, r1
    996c:	3408      	adds	r4, #8
    996e:	2f01      	cmp	r7, #1
    9970:	dced      	bgt.n	994e <_strtod_r+0x79e>
    9972:	462c      	mov	r4, r5
    9974:	4645      	mov	r5, r8
    9976:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    997a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    997c:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
    9980:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
    9984:	9219      	str	r2, [sp, #100]	; 0x64
    9986:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    998a:	e9d3 2300 	ldrd	r2, r3, [r3]
    998e:	f003 f9d5 	bl	cd3c <__aeabi_dmul>
    9992:	f240 0300 	movw	r3, #0
    9996:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    999a:	f240 0200 	movw	r2, #0
    999e:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
    99a2:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    99a6:	9919      	ldr	r1, [sp, #100]	; 0x64
    99a8:	ea01 0303 	and.w	r3, r1, r3
    99ac:	4293      	cmp	r3, r2
    99ae:	f200 8230 	bhi.w	9e12 <_strtod_r+0xc62>
    99b2:	f240 0200 	movw	r2, #0
    99b6:	f6c7 4290 	movt	r2, #31888	; 0x7c90
    99ba:	4293      	cmp	r3, r2
    99bc:	f240 82fd 	bls.w	9fba <_strtod_r+0xe0a>
    99c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    99c4:	f04f 32ff 	mov.w	r2, #4294967295
    99c8:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    99cc:	9218      	str	r2, [sp, #96]	; 0x60
    99ce:	9319      	str	r3, [sp, #100]	; 0x64
    99d0:	f04f 0a00 	mov.w	sl, #0
    99d4:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    99d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    99dc:	e5ec      	b.n	95b8 <_strtod_r+0x408>
    99de:	2500      	movs	r5, #0
    99e0:	9206      	str	r2, [sp, #24]
    99e2:	46ab      	mov	fp, r5
    99e4:	2201      	movs	r2, #1
    99e6:	9204      	str	r2, [sp, #16]
    99e8:	e42b      	b.n	9242 <_strtod_r+0x92>
    99ea:	2301      	movs	r3, #1
    99ec:	9308      	str	r3, [sp, #32]
    99ee:	f10a 0201 	add.w	r2, sl, #1
    99f2:	921f      	str	r2, [sp, #124]	; 0x7c
    99f4:	f89a 0001 	ldrb.w	r0, [sl, #1]
    99f8:	e441      	b.n	927e <_strtod_r+0xce>
    99fa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    99fc:	489e      	ldr	r0, [pc, #632]	; (9c78 <_strtod_r+0xac8>)
    99fe:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    9a02:	3001      	adds	r0, #1
    9a04:	2c00      	cmp	r4, #0
    9a06:	f000 82e3 	beq.w	9fd0 <_strtod_r+0xe20>
    9a0a:	7853      	ldrb	r3, [r2, #1]
    9a0c:	3201      	adds	r2, #1
    9a0e:	2b40      	cmp	r3, #64	; 0x40
    9a10:	dd02      	ble.n	9a18 <_strtod_r+0x868>
    9a12:	2b5a      	cmp	r3, #90	; 0x5a
    9a14:	bfd8      	it	le
    9a16:	3320      	addle	r3, #32
    9a18:	42a3      	cmp	r3, r4
    9a1a:	d0f0      	beq.n	99fe <_strtod_r+0x84e>
    9a1c:	e48b      	b.n	9336 <_strtod_r+0x186>
    9a1e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    9a20:	4896      	ldr	r0, [pc, #600]	; (9c7c <_strtod_r+0xacc>)
    9a22:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    9a26:	3001      	adds	r0, #1
    9a28:	2c00      	cmp	r4, #0
    9a2a:	f000 82e9 	beq.w	a000 <_strtod_r+0xe50>
    9a2e:	7853      	ldrb	r3, [r2, #1]
    9a30:	3201      	adds	r2, #1
    9a32:	2b40      	cmp	r3, #64	; 0x40
    9a34:	dd02      	ble.n	9a3c <_strtod_r+0x88c>
    9a36:	2b5a      	cmp	r3, #90	; 0x5a
    9a38:	bfd8      	it	le
    9a3a:	3320      	addle	r3, #32
    9a3c:	42a3      	cmp	r3, r4
    9a3e:	d0f0      	beq.n	9a22 <_strtod_r+0x872>
    9a40:	e479      	b.n	9336 <_strtod_r+0x186>
    9a42:	f240 0300 	movw	r3, #0
    9a46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    9a4a:	2200      	movs	r2, #0
    9a4c:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    9a50:	f003 f974 	bl	cd3c <__aeabi_dmul>
    9a54:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9a56:	9006      	str	r0, [sp, #24]
    9a58:	4689      	mov	r9, r1
    9a5a:	b90a      	cbnz	r2, 9a60 <_strtod_r+0x8b0>
    9a5c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    9a60:	9a06      	ldr	r2, [sp, #24]
    9a62:	460b      	mov	r3, r1
    9a64:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    9a68:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    9a6c:	e668      	b.n	9740 <_strtod_r+0x590>
    9a6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9a70:	f04f 0900 	mov.w	r9, #0
    9a74:	464b      	mov	r3, r9
    9a76:	4693      	mov	fp, r2
    9a78:	e5d2      	b.n	9620 <_strtod_r+0x470>
    9a7a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9a7c:	2b00      	cmp	r3, #0
    9a7e:	d174      	bne.n	9b6a <_strtod_r+0x9ba>
    9a80:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    9a84:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
    9a88:	4662      	mov	r2, ip
    9a8a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9a8e:	b9f3      	cbnz	r3, 9ace <_strtod_r+0x91e>
    9a90:	f240 0300 	movw	r3, #0
    9a94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    9a98:	2200      	movs	r2, #0
    9a9a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    9a9e:	f8cd c00c 	str.w	ip, [sp, #12]
    9aa2:	f003 fbbd 	bl	d220 <__aeabi_dcmplt>
    9aa6:	f8dd c00c 	ldr.w	ip, [sp, #12]
    9aaa:	2800      	cmp	r0, #0
    9aac:	f000 80f0 	beq.w	9c90 <_strtod_r+0xae0>
    9ab0:	f240 0300 	movw	r3, #0
    9ab4:	f240 0900 	movw	r9, #0
    9ab8:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
    9abc:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
    9ac0:	2200      	movs	r2, #0
    9ac2:	9206      	str	r2, [sp, #24]
    9ac4:	4610      	mov	r0, r2
    9ac6:	4619      	mov	r1, r3
    9ac8:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    9acc:	e638      	b.n	9740 <_strtod_r+0x590>
    9ace:	f240 0900 	movw	r9, #0
    9ad2:	f240 0100 	movw	r1, #0
    9ad6:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
    9ada:	2000      	movs	r0, #0
    9adc:	4694      	mov	ip, r2
    9ade:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    9ae2:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    9ae6:	2100      	movs	r1, #0
    9ae8:	9106      	str	r1, [sp, #24]
    9aea:	e629      	b.n	9740 <_strtod_r+0x590>
    9aec:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
    9af0:	9319      	str	r3, [sp, #100]	; 0x64
    9af2:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    9af6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    9afa:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    9afe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9b02:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9b06:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
    9b0a:	f7fe fb5b 	bl	81c4 <__ulp>
    9b0e:	4602      	mov	r2, r0
    9b10:	460b      	mov	r3, r1
    9b12:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    9b16:	f003 f911 	bl	cd3c <__aeabi_dmul>
    9b1a:	4602      	mov	r2, r0
    9b1c:	460b      	mov	r3, r1
    9b1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9b22:	f002 ff59 	bl	c9d8 <__adddf3>
    9b26:	f64f 7cff 	movw	ip, #65535	; 0xffff
    9b2a:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
    9b2e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    9b32:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9b34:	ea02 030b 	and.w	r3, r2, fp
    9b38:	4563      	cmp	r3, ip
    9b3a:	bf9c      	itt	ls
    9b3c:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
    9b40:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
    9b44:	f67f ae50 	bls.w	97e8 <_strtod_r+0x638>
    9b48:	f64f 73ff 	movw	r3, #65535	; 0xffff
    9b4c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    9b4e:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    9b52:	429a      	cmp	r2, r3
    9b54:	f000 8150 	beq.w	9df8 <_strtod_r+0xc48>
    9b58:	f64f 73ff 	movw	r3, #65535	; 0xffff
    9b5c:	f04f 32ff 	mov.w	r2, #4294967295
    9b60:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    9b64:	9218      	str	r2, [sp, #96]	; 0x60
    9b66:	9319      	str	r3, [sp, #100]	; 0x64
    9b68:	e64a      	b.n	9800 <_strtod_r+0x650>
    9b6a:	2b01      	cmp	r3, #1
    9b6c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9b6e:	d1ae      	bne.n	9ace <_strtod_r+0x91e>
    9b70:	2a00      	cmp	r2, #0
    9b72:	d1ac      	bne.n	9ace <_strtod_r+0x91e>
    9b74:	2300      	movs	r3, #0
    9b76:	2200      	movs	r2, #0
    9b78:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    9b7c:	2322      	movs	r3, #34	; 0x22
    9b7e:	6023      	str	r3, [r4, #0]
    9b80:	e4d7      	b.n	9532 <_strtod_r+0x382>
    9b82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9b86:	a338      	add	r3, pc, #224	; (adr r3, 9c68 <_strtod_r+0xab8>)
    9b88:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b8c:	f003 fb48 	bl	d220 <__aeabi_dcmplt>
    9b90:	2800      	cmp	r0, #0
    9b92:	f47f acce 	bne.w	9532 <_strtod_r+0x382>
    9b96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9b9a:	a335      	add	r3, pc, #212	; (adr r3, 9c70 <_strtod_r+0xac0>)
    9b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ba0:	f003 fb5c 	bl	d25c <__aeabi_dcmpgt>
    9ba4:	2800      	cmp	r0, #0
    9ba6:	f43f ae2b 	beq.w	9800 <_strtod_r+0x650>
    9baa:	e4c2      	b.n	9532 <_strtod_r+0x382>
    9bac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    9bb0:	e5fb      	b.n	97aa <_strtod_r+0x5fa>
    9bb2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    9bb4:	f240 5640 	movw	r6, #1344	; 0x540
    9bb8:	f2c2 0600 	movt	r6, #8192	; 0x2000
    9bbc:	4620      	mov	r0, r4
    9bbe:	a91f      	add	r1, sp, #124	; 0x7c
    9bc0:	4632      	mov	r2, r6
    9bc2:	ab1d      	add	r3, sp, #116	; 0x74
    9bc4:	9701      	str	r7, [sp, #4]
    9bc6:	af1e      	add	r7, sp, #120	; 0x78
    9bc8:	9700      	str	r7, [sp, #0]
    9bca:	f002 fa45 	bl	c058 <__gethex>
    9bce:	f010 0807 	ands.w	r8, r0, #7
    9bd2:	4607      	mov	r7, r0
    9bd4:	f43f acc4 	beq.w	9560 <_strtod_r+0x3b0>
    9bd8:	f1b8 0f06 	cmp.w	r8, #6
    9bdc:	f000 8168 	beq.w	9eb0 <_strtod_r+0xd00>
    9be0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    9be2:	b13a      	cbz	r2, 9bf4 <_strtod_r+0xa44>
    9be4:	6831      	ldr	r1, [r6, #0]
    9be6:	a814      	add	r0, sp, #80	; 0x50
    9be8:	f7fe fbb2 	bl	8350 <__copybits>
    9bec:	4620      	mov	r0, r4
    9bee:	991e      	ldr	r1, [sp, #120]	; 0x78
    9bf0:	f7fe fc02 	bl	83f8 <_Bfree>
    9bf4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    9bf6:	f1b8 0f06 	cmp.w	r8, #6
    9bfa:	d80b      	bhi.n	9c14 <_strtod_r+0xa64>
    9bfc:	e8df f008 	tbb	[pc, r8]
    9c00:	141c212d 	.word	0x141c212d
    9c04:	2104      	.short	0x2104
    9c06:	2d          	.byte	0x2d
    9c07:	00          	.byte	0x00
    9c08:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    9c0c:	9319      	str	r3, [sp, #100]	; 0x64
    9c0e:	f04f 33ff 	mov.w	r3, #4294967295
    9c12:	9318      	str	r3, [sp, #96]	; 0x60
    9c14:	f017 0f08 	tst.w	r7, #8
    9c18:	f43f ac9f 	beq.w	955a <_strtod_r+0x3aa>
    9c1c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9c1e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9c20:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    9c24:	f7ff bb8b 	b.w	933e <_strtod_r+0x18e>
    9c28:	f240 0300 	movw	r3, #0
    9c2c:	2200      	movs	r2, #0
    9c2e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9c32:	9218      	str	r2, [sp, #96]	; 0x60
    9c34:	9319      	str	r3, [sp, #100]	; 0x64
    9c36:	e7ed      	b.n	9c14 <_strtod_r+0xa64>
    9c38:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9c3a:	9318      	str	r3, [sp, #96]	; 0x60
    9c3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    9c3e:	9319      	str	r3, [sp, #100]	; 0x64
    9c40:	e7e8      	b.n	9c14 <_strtod_r+0xa64>
    9c42:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    9c46:	9a15      	ldr	r2, [sp, #84]	; 0x54
    9c48:	9914      	ldr	r1, [sp, #80]	; 0x50
    9c4a:	3303      	adds	r3, #3
    9c4c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    9c50:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
    9c54:	9319      	str	r3, [sp, #100]	; 0x64
    9c56:	9118      	str	r1, [sp, #96]	; 0x60
    9c58:	e7dc      	b.n	9c14 <_strtod_r+0xa64>
    9c5a:	2300      	movs	r3, #0
    9c5c:	9318      	str	r3, [sp, #96]	; 0x60
    9c5e:	9319      	str	r3, [sp, #100]	; 0x64
    9c60:	e7d8      	b.n	9c14 <_strtod_r+0xa64>
    9c62:	bf00      	nop
    9c64:	f3af 8000 	nop.w
    9c68:	94a03595 	.word	0x94a03595
    9c6c:	3fdfffff 	.word	0x3fdfffff
    9c70:	35afe535 	.word	0x35afe535
    9c74:	3fe00000 	.word	0x3fe00000
    9c78:	0000e07d 	.word	0x0000e07d
    9c7c:	0000e071 	.word	0x0000e071
    9c80:	94a03595 	.word	0x94a03595
    9c84:	3fcfffff 	.word	0x3fcfffff
    9c88:	ffc00000 	.word	0xffc00000
    9c8c:	41dfffff 	.word	0x41dfffff
    9c90:	f240 0300 	movw	r3, #0
    9c94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    9c98:	2200      	movs	r2, #0
    9c9a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    9c9e:	f8cd c00c 	str.w	ip, [sp, #12]
    9ca2:	f003 f84b 	bl	cd3c <__aeabi_dmul>
    9ca6:	f8dd c00c 	ldr.w	ip, [sp, #12]
    9caa:	9006      	str	r0, [sp, #24]
    9cac:	4689      	mov	r9, r1
    9cae:	4602      	mov	r2, r0
    9cb0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    9cb4:	e706      	b.n	9ac4 <_strtod_r+0x914>
    9cb6:	2300      	movs	r3, #0
    9cb8:	9308      	str	r3, [sp, #32]
    9cba:	e698      	b.n	99ee <_strtod_r+0x83e>
    9cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9cbe:	2b00      	cmp	r3, #0
    9cc0:	d17c      	bne.n	9dbc <_strtod_r+0xc0c>
    9cc2:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9cc4:	2b00      	cmp	r3, #0
    9cc6:	d179      	bne.n	9dbc <_strtod_r+0xc0c>
    9cc8:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9cca:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    9cce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9cd2:	2b00      	cmp	r3, #0
    9cd4:	d172      	bne.n	9dbc <_strtod_r+0xc0c>
    9cd6:	f240 0500 	movw	r5, #0
    9cda:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    9cde:	ea02 0505 	and.w	r5, r2, r5
    9ce2:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    9ce6:	d969      	bls.n	9dbc <_strtod_r+0xc0c>
    9ce8:	f8d8 3014 	ldr.w	r3, [r8, #20]
    9cec:	b91b      	cbnz	r3, 9cf6 <_strtod_r+0xb46>
    9cee:	f8d8 3010 	ldr.w	r3, [r8, #16]
    9cf2:	2b01      	cmp	r3, #1
    9cf4:	dd62      	ble.n	9dbc <_strtod_r+0xc0c>
    9cf6:	4641      	mov	r1, r8
    9cf8:	2201      	movs	r2, #1
    9cfa:	4620      	mov	r0, r4
    9cfc:	f7fe fcb2 	bl	8664 <__lshift>
    9d00:	4631      	mov	r1, r6
    9d02:	4680      	mov	r8, r0
    9d04:	f7fe fa3e 	bl	8184 <__mcmp>
    9d08:	2800      	cmp	r0, #0
    9d0a:	dd57      	ble.n	9dbc <_strtod_r+0xc0c>
    9d0c:	f1ba 0f00 	cmp.w	sl, #0
    9d10:	f000 816b 	beq.w	9fea <_strtod_r+0xe3a>
    9d14:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    9d18:	f200 8167 	bhi.w	9fea <_strtod_r+0xe3a>
    9d1c:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
    9d20:	f67f af28 	bls.w	9b74 <_strtod_r+0x9c4>
    9d24:	f240 0300 	movw	r3, #0
    9d28:	2200      	movs	r2, #0
    9d2a:	f6c3 1350 	movt	r3, #14672	; 0x3950
    9d2e:	9216      	str	r2, [sp, #88]	; 0x58
    9d30:	9317      	str	r3, [sp, #92]	; 0x5c
    9d32:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
    9d36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9d3a:	f002 ffff 	bl	cd3c <__aeabi_dmul>
    9d3e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    9d42:	9b19      	ldr	r3, [sp, #100]	; 0x64
    9d44:	2b00      	cmp	r3, #0
    9d46:	f47f abf4 	bne.w	9532 <_strtod_r+0x382>
    9d4a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9d4c:	2b00      	cmp	r3, #0
    9d4e:	f47f abf0 	bne.w	9532 <_strtod_r+0x382>
    9d52:	2322      	movs	r3, #34	; 0x22
    9d54:	6023      	str	r3, [r4, #0]
    9d56:	f7ff bbec 	b.w	9532 <_strtod_r+0x382>
    9d5a:	9809      	ldr	r0, [sp, #36]	; 0x24
    9d5c:	2800      	cmp	r0, #0
    9d5e:	f000 80cc 	beq.w	9efa <_strtod_r+0xd4a>
    9d62:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9d64:	f64f 73ff 	movw	r3, #65535	; 0xffff
    9d68:	f2c0 030f 	movt	r3, #15
    9d6c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    9d70:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
    9d74:	4299      	cmp	r1, r3
    9d76:	d12a      	bne.n	9dce <_strtod_r+0xc1e>
    9d78:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9d7a:	f1ba 0f00 	cmp.w	sl, #0
    9d7e:	f000 81ab 	beq.w	a0d8 <_strtod_r+0xf28>
    9d82:	f240 0100 	movw	r1, #0
    9d86:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
    9d8a:	ea02 0101 	and.w	r1, r2, r1
    9d8e:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
    9d92:	f200 81a1 	bhi.w	a0d8 <_strtod_r+0xf28>
    9d96:	0d09      	lsrs	r1, r1, #20
    9d98:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
    9d9c:	f04f 31ff 	mov.w	r1, #4294967295
    9da0:	4081      	lsls	r1, r0
    9da2:	428b      	cmp	r3, r1
    9da4:	d114      	bne.n	9dd0 <_strtod_r+0xc20>
    9da6:	f240 0300 	movw	r3, #0
    9daa:	2100      	movs	r1, #0
    9dac:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9db0:	9118      	str	r1, [sp, #96]	; 0x60
    9db2:	ea02 0303 	and.w	r3, r2, r3
    9db6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    9dba:	9319      	str	r3, [sp, #100]	; 0x64
    9dbc:	f1ba 0f00 	cmp.w	sl, #0
    9dc0:	f43f abb7 	beq.w	9532 <_strtod_r+0x382>
    9dc4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    9dc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    9dcc:	e7aa      	b.n	9d24 <_strtod_r+0xb74>
    9dce:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9dd0:	f013 0f01 	tst.w	r3, #1
    9dd4:	d0f2      	beq.n	9dbc <_strtod_r+0xc0c>
    9dd6:	9909      	ldr	r1, [sp, #36]	; 0x24
    9dd8:	2900      	cmp	r1, #0
    9dda:	f000 80da 	beq.w	9f92 <_strtod_r+0xde2>
    9dde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9de2:	f7fe f9ef 	bl	81c4 <__ulp>
    9de6:	4602      	mov	r2, r0
    9de8:	460b      	mov	r3, r1
    9dea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9dee:	f002 fdf3 	bl	c9d8 <__adddf3>
    9df2:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    9df6:	e7e1      	b.n	9dbc <_strtod_r+0xc0c>
    9df8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    9dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
    9dfe:	f47f aeab 	bne.w	9b58 <_strtod_r+0x9a8>
    9e02:	2322      	movs	r3, #34	; 0x22
    9e04:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
    9e08:	6023      	str	r3, [r4, #0]
    9e0a:	3b22      	subs	r3, #34	; 0x22
    9e0c:	9318      	str	r3, [sp, #96]	; 0x60
    9e0e:	f7ff bb90 	b.w	9532 <_strtod_r+0x382>
    9e12:	f240 0200 	movw	r2, #0
    9e16:	2322      	movs	r3, #34	; 0x22
    9e18:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    9e1c:	6023      	str	r3, [r4, #0]
    9e1e:	2300      	movs	r3, #0
    9e20:	f7ff ba8d 	b.w	933e <_strtod_r+0x18e>
    9e24:	f040 8099 	bne.w	9f5a <_strtod_r+0xdaa>
    9e28:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    9e2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9e30:	f7ff bbc2 	b.w	95b8 <_strtod_r+0x408>
    9e34:	2700      	movs	r7, #0
    9e36:	4694      	mov	ip, r2
    9e38:	463e      	mov	r6, r7
    9e3a:	9710      	str	r7, [sp, #64]	; 0x40
    9e3c:	f7ff babe 	b.w	93bc <_strtod_r+0x20c>
    9e40:	f1bc 0f01 	cmp.w	ip, #1
    9e44:	44e3      	add	fp, ip
    9e46:	d01d      	beq.n	9e84 <_strtod_r+0xcd4>
    9e48:	9804      	ldr	r0, [sp, #16]
    9e4a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    9e4c:	eb00 090c 	add.w	r9, r0, ip
    9e50:	4602      	mov	r2, r0
    9e52:	f109 39ff 	add.w	r9, r9, #4294967295
    9e56:	e002      	b.n	9e5e <_strtod_r+0xcae>
    9e58:	0046      	lsls	r6, r0, #1
    9e5a:	454a      	cmp	r2, r9
    9e5c:	d00b      	beq.n	9e76 <_strtod_r+0xcc6>
    9e5e:	3201      	adds	r2, #1
    9e60:	eb06 0086 	add.w	r0, r6, r6, lsl #2
    9e64:	1e53      	subs	r3, r2, #1
    9e66:	2b08      	cmp	r3, #8
    9e68:	ddf6      	ble.n	9e58 <_strtod_r+0xca8>
    9e6a:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    9e6e:	2a10      	cmp	r2, #16
    9e70:	bfd8      	it	le
    9e72:	005f      	lslle	r7, r3, #1
    9e74:	e7f1      	b.n	9e5a <_strtod_r+0xcaa>
    9e76:	9a04      	ldr	r2, [sp, #16]
    9e78:	9510      	str	r5, [sp, #64]	; 0x40
    9e7a:	4494      	add	ip, r2
    9e7c:	f10c 3cff 	add.w	ip, ip, #4294967295
    9e80:	f8cd c010 	str.w	ip, [sp, #16]
    9e84:	9b04      	ldr	r3, [sp, #16]
    9e86:	1c5d      	adds	r5, r3, #1
    9e88:	2b08      	cmp	r3, #8
    9e8a:	bfde      	ittt	le
    9e8c:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
    9e90:	f04f 0c00 	movle.w	ip, #0
    9e94:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
    9e98:	f77f aab1 	ble.w	93fe <_strtod_r+0x24e>
    9e9c:	2d10      	cmp	r5, #16
    9e9e:	f04f 0c00 	mov.w	ip, #0
    9ea2:	f73f aaac 	bgt.w	93fe <_strtod_r+0x24e>
    9ea6:	220a      	movs	r2, #10
    9ea8:	fb02 a707 	mla	r7, r2, r7, sl
    9eac:	f7ff baa7 	b.w	93fe <_strtod_r+0x24e>
    9eb0:	2300      	movs	r3, #0
    9eb2:	951f      	str	r5, [sp, #124]	; 0x7c
    9eb4:	461a      	mov	r2, r3
    9eb6:	f7ff ba42 	b.w	933e <_strtod_r+0x18e>
    9eba:	f1c5 070f 	rsb	r7, r5, #15
    9ebe:	9808      	ldr	r0, [sp, #32]
    9ec0:	f107 0316 	add.w	r3, r7, #22
    9ec4:	4298      	cmp	r0, r3
    9ec6:	f73f ab56 	bgt.w	9576 <_strtod_r+0x3c6>
    9eca:	f64d 7420 	movw	r4, #57120	; 0xdf20
    9ece:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    9ed2:	f2c0 0400 	movt	r4, #0
    9ed6:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
    9eda:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ede:	f002 ff2d 	bl	cd3c <__aeabi_dmul>
    9ee2:	9a08      	ldr	r2, [sp, #32]
    9ee4:	1bd7      	subs	r7, r2, r7
    9ee6:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
    9eea:	e9d4 2300 	ldrd	r2, r3, [r4]
    9eee:	f002 ff25 	bl	cd3c <__aeabi_dmul>
    9ef2:	4603      	mov	r3, r0
    9ef4:	460a      	mov	r2, r1
    9ef6:	f7ff ba22 	b.w	933e <_strtod_r+0x18e>
    9efa:	9a19      	ldr	r2, [sp, #100]	; 0x64
    9efc:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    9f00:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9f04:	2b00      	cmp	r3, #0
    9f06:	f47f af62 	bne.w	9dce <_strtod_r+0xc1e>
    9f0a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    9f0c:	2b00      	cmp	r3, #0
    9f0e:	f47f af5f 	bne.w	9dd0 <_strtod_r+0xc20>
    9f12:	f240 0500 	movw	r5, #0
    9f16:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    9f1a:	ea02 0505 	and.w	r5, r2, r5
    9f1e:	e6f5      	b.n	9d0c <_strtod_r+0xb5c>
    9f20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    9f22:	950b      	str	r5, [sp, #44]	; 0x2c
    9f24:	464d      	mov	r5, r9
    9f26:	9310      	str	r3, [sp, #64]	; 0x40
    9f28:	f7ff b9e5 	b.w	92f6 <_strtod_r+0x146>
    9f2c:	9b08      	ldr	r3, [sp, #32]
    9f2e:	f113 0f16 	cmn.w	r3, #22
    9f32:	f6ff ab20 	blt.w	9576 <_strtod_r+0x3c6>
    9f36:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
    9f3a:	f64d 7320 	movw	r3, #57120	; 0xdf20
    9f3e:	f2c0 0300 	movt	r3, #0
    9f42:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    9f46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    9f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9f4e:	f003 f81f 	bl	cf90 <__aeabi_ddiv>
    9f52:	4603      	mov	r3, r0
    9f54:	460a      	mov	r2, r1
    9f56:	f7ff b9f2 	b.w	933e <_strtod_r+0x18e>
    9f5a:	f1ca 0700 	rsb	r7, sl, #0
    9f5e:	f017 020f 	ands.w	r2, r7, #15
    9f62:	d00d      	beq.n	9f80 <_strtod_r+0xdd0>
    9f64:	f64d 7320 	movw	r3, #57120	; 0xdf20
    9f68:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    9f6c:	f2c0 0300 	movt	r3, #0
    9f70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    9f74:	e9d3 2300 	ldrd	r2, r3, [r3]
    9f78:	f003 f80a 	bl	cf90 <__aeabi_ddiv>
    9f7c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    9f80:	113f      	asrs	r7, r7, #4
    9f82:	d157      	bne.n	a034 <_strtod_r+0xe84>
    9f84:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    9f88:	46ba      	mov	sl, r7
    9f8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    9f8e:	f7ff bb13 	b.w	95b8 <_strtod_r+0x408>
    9f92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9f96:	f7fe f915 	bl	81c4 <__ulp>
    9f9a:	4602      	mov	r2, r0
    9f9c:	460b      	mov	r3, r1
    9f9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9fa2:	f002 fd17 	bl	c9d4 <__aeabi_dsub>
    9fa6:	2200      	movs	r2, #0
    9fa8:	2300      	movs	r3, #0
    9faa:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    9fae:	f003 f92d 	bl	d20c <__aeabi_dcmpeq>
    9fb2:	2800      	cmp	r0, #0
    9fb4:	f43f af02 	beq.w	9dbc <_strtod_r+0xc0c>
    9fb8:	e5dc      	b.n	9b74 <_strtod_r+0x9c4>
    9fba:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
    9fbe:	9119      	str	r1, [sp, #100]	; 0x64
    9fc0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    9fc4:	f04f 0a00 	mov.w	sl, #0
    9fc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    9fcc:	f7ff baf4 	b.w	95b8 <_strtod_r+0x408>
    9fd0:	1c53      	adds	r3, r2, #1
    9fd2:	931f      	str	r3, [sp, #124]	; 0x7c
    9fd4:	7853      	ldrb	r3, [r2, #1]
    9fd6:	2b28      	cmp	r3, #40	; 0x28
    9fd8:	f000 8084 	beq.w	a0e4 <_strtod_r+0xf34>
    9fdc:	f240 0200 	movw	r2, #0
    9fe0:	2300      	movs	r3, #0
    9fe2:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
    9fe6:	f7ff b9aa 	b.w	933e <_strtod_r+0x18e>
    9fea:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
    9fee:	f04f 32ff 	mov.w	r2, #4294967295
    9ff2:	9218      	str	r2, [sp, #96]	; 0x60
    9ff4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
    9ff8:	ea6f 5303 	mvn.w	r3, r3, lsl #20
    9ffc:	9319      	str	r3, [sp, #100]	; 0x64
    9ffe:	e6dd      	b.n	9dbc <_strtod_r+0xc0c>
    a000:	4845      	ldr	r0, [pc, #276]	; (a118 <_strtod_r+0xf68>)
    a002:	4611      	mov	r1, r2
    a004:	921f      	str	r2, [sp, #124]	; 0x7c
    a006:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    a00a:	3001      	adds	r0, #1
    a00c:	2c00      	cmp	r4, #0
    a00e:	d066      	beq.n	a0de <_strtod_r+0xf2e>
    a010:	784b      	ldrb	r3, [r1, #1]
    a012:	3101      	adds	r1, #1
    a014:	2b40      	cmp	r3, #64	; 0x40
    a016:	dd02      	ble.n	a01e <_strtod_r+0xe6e>
    a018:	2b5a      	cmp	r3, #90	; 0x5a
    a01a:	bfd8      	it	le
    a01c:	3320      	addle	r3, #32
    a01e:	42a3      	cmp	r3, r4
    a020:	d0f1      	beq.n	a006 <_strtod_r+0xe56>
    a022:	3201      	adds	r2, #1
    a024:	921f      	str	r2, [sp, #124]	; 0x7c
    a026:	f240 0200 	movw	r2, #0
    a02a:	2300      	movs	r3, #0
    a02c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    a030:	f7ff b985 	b.w	933e <_strtod_r+0x18e>
    a034:	2f1f      	cmp	r7, #31
    a036:	dc49      	bgt.n	a0cc <_strtod_r+0xf1c>
    a038:	f017 0a10 	ands.w	sl, r7, #16
    a03c:	bf18      	it	ne
    a03e:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
    a042:	2f00      	cmp	r7, #0
    a044:	dd16      	ble.n	a074 <_strtod_r+0xec4>
    a046:	f24e 0848 	movw	r8, #57416	; 0xe048
    a04a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    a04e:	f2c0 0800 	movt	r8, #0
    a052:	f017 0f01 	tst.w	r7, #1
    a056:	4610      	mov	r0, r2
    a058:	4619      	mov	r1, r3
    a05a:	d005      	beq.n	a068 <_strtod_r+0xeb8>
    a05c:	e9d8 2300 	ldrd	r2, r3, [r8]
    a060:	f002 fe6c 	bl	cd3c <__aeabi_dmul>
    a064:	4602      	mov	r2, r0
    a066:	460b      	mov	r3, r1
    a068:	107f      	asrs	r7, r7, #1
    a06a:	f108 0808 	add.w	r8, r8, #8
    a06e:	d1f0      	bne.n	a052 <_strtod_r+0xea2>
    a070:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    a074:	f1ba 0f00 	cmp.w	sl, #0
    a078:	d01d      	beq.n	a0b6 <_strtod_r+0xf06>
    a07a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    a07c:	f240 0300 	movw	r3, #0
    a080:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    a084:	ea02 0303 	and.w	r3, r2, r3
    a088:	0d1b      	lsrs	r3, r3, #20
    a08a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
    a08e:	2b00      	cmp	r3, #0
    a090:	dd11      	ble.n	a0b6 <_strtod_r+0xf06>
    a092:	2b1f      	cmp	r3, #31
    a094:	dd36      	ble.n	a104 <_strtod_r+0xf54>
    a096:	2100      	movs	r1, #0
    a098:	2b34      	cmp	r3, #52	; 0x34
    a09a:	bfc8      	it	gt
    a09c:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
    a0a0:	9118      	str	r1, [sp, #96]	; 0x60
    a0a2:	bfc8      	it	gt
    a0a4:	9319      	strgt	r3, [sp, #100]	; 0x64
    a0a6:	dc06      	bgt.n	a0b6 <_strtod_r+0xf06>
    a0a8:	f04f 31ff 	mov.w	r1, #4294967295
    a0ac:	3b20      	subs	r3, #32
    a0ae:	fa11 f303 	lsls.w	r3, r1, r3
    a0b2:	401a      	ands	r2, r3
    a0b4:	9219      	str	r2, [sp, #100]	; 0x64
    a0b6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    a0ba:	2200      	movs	r2, #0
    a0bc:	2300      	movs	r3, #0
    a0be:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a0c2:	f003 f8a3 	bl	d20c <__aeabi_dcmpeq>
    a0c6:	2800      	cmp	r0, #0
    a0c8:	f43f aa76 	beq.w	95b8 <_strtod_r+0x408>
    a0cc:	2300      	movs	r3, #0
    a0ce:	2222      	movs	r2, #34	; 0x22
    a0d0:	6022      	str	r2, [r4, #0]
    a0d2:	461a      	mov	r2, r3
    a0d4:	f7ff b933 	b.w	933e <_strtod_r+0x18e>
    a0d8:	f04f 31ff 	mov.w	r1, #4294967295
    a0dc:	e661      	b.n	9da2 <_strtod_r+0xbf2>
    a0de:	3101      	adds	r1, #1
    a0e0:	911f      	str	r1, [sp, #124]	; 0x7c
    a0e2:	e7a0      	b.n	a026 <_strtod_r+0xe76>
    a0e4:	a81f      	add	r0, sp, #124	; 0x7c
    a0e6:	490d      	ldr	r1, [pc, #52]	; (a11c <_strtod_r+0xf6c>)
    a0e8:	aa14      	add	r2, sp, #80	; 0x50
    a0ea:	f002 fa13 	bl	c514 <__hexnan>
    a0ee:	2805      	cmp	r0, #5
    a0f0:	f47f af74 	bne.w	9fdc <_strtod_r+0xe2c>
    a0f4:	9a15      	ldr	r2, [sp, #84]	; 0x54
    a0f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    a0f8:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
    a0fc:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    a100:	f7ff b91d 	b.w	933e <_strtod_r+0x18e>
    a104:	f04f 32ff 	mov.w	r2, #4294967295
    a108:	fa12 f303 	lsls.w	r3, r2, r3
    a10c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    a10e:	ea02 0303 	and.w	r3, r2, r3
    a112:	9318      	str	r3, [sp, #96]	; 0x60
    a114:	e7cf      	b.n	a0b6 <_strtod_r+0xf06>
    a116:	bf00      	nop
    a118:	0000e075 	.word	0x0000e075
    a11c:	20000554 	.word	0x20000554

0000a120 <strtof>:
    a120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a122:	f240 0424 	movw	r4, #36	; 0x24
    a126:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a12a:	460a      	mov	r2, r1
    a12c:	4601      	mov	r1, r0
    a12e:	6820      	ldr	r0, [r4, #0]
    a130:	f7ff f83e 	bl	91b0 <_strtod_r>
    a134:	460f      	mov	r7, r1
    a136:	4606      	mov	r6, r0
    a138:	f003 f8e2 	bl	d300 <__aeabi_d2f>
    a13c:	2100      	movs	r1, #0
    a13e:	4605      	mov	r5, r0
    a140:	f003 f972 	bl	d428 <__aeabi_fcmpeq>
    a144:	b158      	cbz	r0, a15e <strtof+0x3e>
    a146:	4630      	mov	r0, r6
    a148:	4639      	mov	r1, r7
    a14a:	2200      	movs	r2, #0
    a14c:	2300      	movs	r3, #0
    a14e:	f003 f85d 	bl	d20c <__aeabi_dcmpeq>
    a152:	b920      	cbnz	r0, a15e <strtof+0x3e>
    a154:	6823      	ldr	r3, [r4, #0]
    a156:	2222      	movs	r2, #34	; 0x22
    a158:	601a      	str	r2, [r3, #0]
    a15a:	4628      	mov	r0, r5
    a15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a15e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    a162:	4628      	mov	r0, r5
    a164:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
    a168:	f003 f986 	bl	d478 <__aeabi_fcmpgt>
    a16c:	b158      	cbz	r0, a186 <strtof+0x66>
    a16e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a172:	4630      	mov	r0, r6
    a174:	4639      	mov	r1, r7
    a176:	f04f 32ff 	mov.w	r2, #4294967295
    a17a:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    a17e:	f003 f86d 	bl	d25c <__aeabi_dcmpgt>
    a182:	2800      	cmp	r0, #0
    a184:	d0e6      	beq.n	a154 <strtof+0x34>
    a186:	4628      	mov	r0, r5
    a188:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
    a18c:	f003 f956 	bl	d43c <__aeabi_fcmplt>
    a190:	2800      	cmp	r0, #0
    a192:	d0e2      	beq.n	a15a <strtof+0x3a>
    a194:	4630      	mov	r0, r6
    a196:	4639      	mov	r1, r7
    a198:	f04f 32ff 	mov.w	r2, #4294967295
    a19c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
    a1a0:	f003 f83e 	bl	d220 <__aeabi_dcmplt>
    a1a4:	2800      	cmp	r0, #0
    a1a6:	d0d5      	beq.n	a154 <strtof+0x34>
    a1a8:	4628      	mov	r0, r5
    a1aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000a1ac <strtod>:
    a1ac:	f240 0324 	movw	r3, #36	; 0x24
    a1b0:	460a      	mov	r2, r1
    a1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1b6:	4601      	mov	r1, r0
    a1b8:	6818      	ldr	r0, [r3, #0]
    a1ba:	f7fe bff9 	b.w	91b0 <_strtod_r>
    a1be:	bf00      	nop

0000a1c0 <_strtol_r>:
    a1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a1c4:	f240 552c 	movw	r5, #1324	; 0x52c
    a1c8:	f2c2 0500 	movt	r5, #8192	; 0x2000
    a1cc:	b083      	sub	sp, #12
    a1ce:	460c      	mov	r4, r1
    a1d0:	461f      	mov	r7, r3
    a1d2:	f8d5 8000 	ldr.w	r8, [r5]
    a1d6:	460e      	mov	r6, r1
    a1d8:	9001      	str	r0, [sp, #4]
    a1da:	9200      	str	r2, [sp, #0]
    a1dc:	f816 5b01 	ldrb.w	r5, [r6], #1
    a1e0:	eb08 0305 	add.w	r3, r8, r5
    a1e4:	f893 b001 	ldrb.w	fp, [r3, #1]
    a1e8:	f01b 0b08 	ands.w	fp, fp, #8
    a1ec:	d1f6      	bne.n	a1dc <_strtol_r+0x1c>
    a1ee:	2d2d      	cmp	r5, #45	; 0x2d
    a1f0:	d065      	beq.n	a2be <_strtol_r+0xfe>
    a1f2:	2d2b      	cmp	r5, #43	; 0x2b
    a1f4:	bf08      	it	eq
    a1f6:	f816 5b01 	ldrbeq.w	r5, [r6], #1
    a1fa:	f1d7 0301 	rsbs	r3, r7, #1
    a1fe:	bf38      	it	cc
    a200:	2300      	movcc	r3, #0
    a202:	2f10      	cmp	r7, #16
    a204:	bf14      	ite	ne
    a206:	461a      	movne	r2, r3
    a208:	f043 0201 	orreq.w	r2, r3, #1
    a20c:	b132      	cbz	r2, a21c <_strtol_r+0x5c>
    a20e:	2d30      	cmp	r5, #48	; 0x30
    a210:	d066      	beq.n	a2e0 <_strtol_r+0x120>
    a212:	b11b      	cbz	r3, a21c <_strtol_r+0x5c>
    a214:	2d30      	cmp	r5, #48	; 0x30
    a216:	bf0c      	ite	eq
    a218:	2708      	moveq	r7, #8
    a21a:	270a      	movne	r7, #10
    a21c:	f1bb 0f00 	cmp.w	fp, #0
    a220:	4639      	mov	r1, r7
    a222:	bf14      	ite	ne
    a224:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
    a228:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
    a22c:	4648      	mov	r0, r9
    a22e:	f002 fbbd 	bl	c9ac <__aeabi_uidivmod>
    a232:	4648      	mov	r0, r9
    a234:	468a      	mov	sl, r1
    a236:	4639      	mov	r1, r7
    a238:	f002 fa8a 	bl	c750 <__aeabi_uidiv>
    a23c:	2100      	movs	r1, #0
    a23e:	468c      	mov	ip, r1
    a240:	eb08 0205 	add.w	r2, r8, r5
    a244:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
    a248:	7852      	ldrb	r2, [r2, #1]
    a24a:	f012 0f04 	tst.w	r2, #4
    a24e:	d108      	bne.n	a262 <_strtol_r+0xa2>
    a250:	f012 0f03 	tst.w	r2, #3
    a254:	d020      	beq.n	a298 <_strtol_r+0xd8>
    a256:	f012 0f01 	tst.w	r2, #1
    a25a:	bf14      	ite	ne
    a25c:	2337      	movne	r3, #55	; 0x37
    a25e:	2357      	moveq	r3, #87	; 0x57
    a260:	1aeb      	subs	r3, r5, r3
    a262:	429f      	cmp	r7, r3
    a264:	dd18      	ble.n	a298 <_strtol_r+0xd8>
    a266:	4584      	cmp	ip, r0
    a268:	bf94      	ite	ls
    a26a:	2200      	movls	r2, #0
    a26c:	2201      	movhi	r2, #1
    a26e:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
    a272:	f04f 31ff 	mov.w	r1, #4294967295
    a276:	d10c      	bne.n	a292 <_strtol_r+0xd2>
    a278:	4584      	cmp	ip, r0
    a27a:	bf14      	ite	ne
    a27c:	2200      	movne	r2, #0
    a27e:	2201      	moveq	r2, #1
    a280:	4553      	cmp	r3, sl
    a282:	bfd4      	ite	le
    a284:	2200      	movle	r2, #0
    a286:	f002 0201 	andgt.w	r2, r2, #1
    a28a:	b912      	cbnz	r2, a292 <_strtol_r+0xd2>
    a28c:	fb07 3c0c 	mla	ip, r7, ip, r3
    a290:	2101      	movs	r1, #1
    a292:	f816 5b01 	ldrb.w	r5, [r6], #1
    a296:	e7d3      	b.n	a240 <_strtol_r+0x80>
    a298:	f1b1 3fff 	cmp.w	r1, #4294967295
    a29c:	d014      	beq.n	a2c8 <_strtol_r+0x108>
    a29e:	f1bb 0f00 	cmp.w	fp, #0
    a2a2:	d109      	bne.n	a2b8 <_strtol_r+0xf8>
    a2a4:	4660      	mov	r0, ip
    a2a6:	9b00      	ldr	r3, [sp, #0]
    a2a8:	b11b      	cbz	r3, a2b2 <_strtol_r+0xf2>
    a2aa:	b101      	cbz	r1, a2ae <_strtol_r+0xee>
    a2ac:	1e74      	subs	r4, r6, #1
    a2ae:	9a00      	ldr	r2, [sp, #0]
    a2b0:	6014      	str	r4, [r2, #0]
    a2b2:	b003      	add	sp, #12
    a2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a2b8:	f1cc 0000 	rsb	r0, ip, #0
    a2bc:	e7f3      	b.n	a2a6 <_strtol_r+0xe6>
    a2be:	f816 5b01 	ldrb.w	r5, [r6], #1
    a2c2:	f04f 0b01 	mov.w	fp, #1
    a2c6:	e798      	b.n	a1fa <_strtol_r+0x3a>
    a2c8:	9a01      	ldr	r2, [sp, #4]
    a2ca:	f1bb 0f00 	cmp.w	fp, #0
    a2ce:	f04f 0322 	mov.w	r3, #34	; 0x22
    a2d2:	bf14      	ite	ne
    a2d4:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
    a2d8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    a2dc:	6013      	str	r3, [r2, #0]
    a2de:	e7e2      	b.n	a2a6 <_strtol_r+0xe6>
    a2e0:	7832      	ldrb	r2, [r6, #0]
    a2e2:	2a78      	cmp	r2, #120	; 0x78
    a2e4:	bf14      	ite	ne
    a2e6:	2100      	movne	r1, #0
    a2e8:	2101      	moveq	r1, #1
    a2ea:	2a58      	cmp	r2, #88	; 0x58
    a2ec:	bf14      	ite	ne
    a2ee:	460a      	movne	r2, r1
    a2f0:	f041 0201 	orreq.w	r2, r1, #1
    a2f4:	2a00      	cmp	r2, #0
    a2f6:	d08c      	beq.n	a212 <_strtol_r+0x52>
    a2f8:	7875      	ldrb	r5, [r6, #1]
    a2fa:	2710      	movs	r7, #16
    a2fc:	3602      	adds	r6, #2
    a2fe:	e78d      	b.n	a21c <_strtol_r+0x5c>

0000a300 <strtol>:
    a300:	b410      	push	{r4}
    a302:	f240 0424 	movw	r4, #36	; 0x24
    a306:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a30a:	468c      	mov	ip, r1
    a30c:	4613      	mov	r3, r2
    a30e:	4601      	mov	r1, r0
    a310:	4662      	mov	r2, ip
    a312:	6820      	ldr	r0, [r4, #0]
    a314:	bc10      	pop	{r4}
    a316:	e753      	b.n	a1c0 <_strtol_r>

0000a318 <_strtoll_r>:
    a318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a31c:	f240 542c 	movw	r4, #1324	; 0x52c
    a320:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a324:	b08b      	sub	sp, #44	; 0x2c
    a326:	469a      	mov	sl, r3
    a328:	460d      	mov	r5, r1
    a32a:	6826      	ldr	r6, [r4, #0]
    a32c:	9106      	str	r1, [sp, #24]
    a32e:	9009      	str	r0, [sp, #36]	; 0x24
    a330:	9208      	str	r2, [sp, #32]
    a332:	f815 4b01 	ldrb.w	r4, [r5], #1
    a336:	1933      	adds	r3, r6, r4
    a338:	785b      	ldrb	r3, [r3, #1]
    a33a:	f013 0308 	ands.w	r3, r3, #8
    a33e:	d1f8      	bne.n	a332 <_strtoll_r+0x1a>
    a340:	2c2d      	cmp	r4, #45	; 0x2d
    a342:	f000 80aa 	beq.w	a49a <_strtoll_r+0x182>
    a346:	2c2b      	cmp	r4, #43	; 0x2b
    a348:	bf08      	it	eq
    a34a:	f815 4b01 	ldrbeq.w	r4, [r5], #1
    a34e:	9307      	str	r3, [sp, #28]
    a350:	f1da 0301 	rsbs	r3, sl, #1
    a354:	bf38      	it	cc
    a356:	2300      	movcc	r3, #0
    a358:	f1ba 0f10 	cmp.w	sl, #16
    a35c:	bf14      	ite	ne
    a35e:	461a      	movne	r2, r3
    a360:	f043 0201 	orreq.w	r2, r3, #1
    a364:	b1aa      	cbz	r2, a392 <_strtoll_r+0x7a>
    a366:	2c30      	cmp	r4, #48	; 0x30
    a368:	f000 80a5 	beq.w	a4b6 <_strtoll_r+0x19e>
    a36c:	2b00      	cmp	r3, #0
    a36e:	f000 80c5 	beq.w	a4fc <_strtoll_r+0x1e4>
    a372:	2c30      	cmp	r4, #48	; 0x30
    a374:	f000 80b9 	beq.w	a4ea <_strtoll_r+0x1d2>
    a378:	9807      	ldr	r0, [sp, #28]
    a37a:	220a      	movs	r2, #10
    a37c:	2300      	movs	r3, #0
    a37e:	f04f 0a0a 	mov.w	sl, #10
    a382:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a386:	b160      	cbz	r0, a3a2 <_strtoll_r+0x8a>
    a388:	f04f 0800 	mov.w	r8, #0
    a38c:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
    a390:	e00b      	b.n	a3aa <_strtoll_r+0x92>
    a392:	4652      	mov	r2, sl
    a394:	ea4f 73e2 	mov.w	r3, r2, asr #31
    a398:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a39c:	9807      	ldr	r0, [sp, #28]
    a39e:	2800      	cmp	r0, #0
    a3a0:	d1f2      	bne.n	a388 <_strtoll_r+0x70>
    a3a2:	f04f 38ff 	mov.w	r8, #4294967295
    a3a6:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
    a3aa:	4640      	mov	r0, r8
    a3ac:	4649      	mov	r1, r9
    a3ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a3b2:	2700      	movs	r7, #0
    a3b4:	f003 f86a 	bl	d48c <__aeabi_uldivmod>
    a3b8:	4640      	mov	r0, r8
    a3ba:	4649      	mov	r1, r9
    a3bc:	4693      	mov	fp, r2
    a3be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a3c2:	f003 f863 	bl	d48c <__aeabi_uldivmod>
    a3c6:	2200      	movs	r2, #0
    a3c8:	2300      	movs	r3, #0
    a3ca:	f8cd b004 	str.w	fp, [sp, #4]
    a3ce:	f8cd a000 	str.w	sl, [sp]
    a3d2:	4680      	mov	r8, r0
    a3d4:	4689      	mov	r9, r1
    a3d6:	1930      	adds	r0, r6, r4
    a3d8:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
    a3dc:	7840      	ldrb	r0, [r0, #1]
    a3de:	f010 0f04 	tst.w	r0, #4
    a3e2:	d108      	bne.n	a3f6 <_strtoll_r+0xde>
    a3e4:	f010 0f03 	tst.w	r0, #3
    a3e8:	d040      	beq.n	a46c <_strtoll_r+0x154>
    a3ea:	f010 0f01 	tst.w	r0, #1
    a3ee:	bf14      	ite	ne
    a3f0:	2137      	movne	r1, #55	; 0x37
    a3f2:	2157      	moveq	r1, #87	; 0x57
    a3f4:	1a61      	subs	r1, r4, r1
    a3f6:	ea83 0b09 	eor.w	fp, r3, r9
    a3fa:	ea82 0a08 	eor.w	sl, r2, r8
    a3fe:	e9cd ab02 	strd	sl, fp, [sp, #8]
    a402:	f8dd b000 	ldr.w	fp, [sp]
    a406:	458b      	cmp	fp, r1
    a408:	dd30      	ble.n	a46c <_strtoll_r+0x154>
    a40a:	4590      	cmp	r8, r2
    a40c:	eb79 0003 	sbcs.w	r0, r9, r3
    a410:	bf2c      	ite	cs
    a412:	2000      	movcs	r0, #0
    a414:	2001      	movcc	r0, #1
    a416:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
    a41a:	f04f 37ff 	mov.w	r7, #4294967295
    a41e:	d122      	bne.n	a466 <_strtoll_r+0x14e>
    a420:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    a424:	9805      	ldr	r0, [sp, #20]
    a426:	9c04      	ldr	r4, [sp, #16]
    a428:	ea5a 0b0b 	orrs.w	fp, sl, fp
    a42c:	f8dd a004 	ldr.w	sl, [sp, #4]
    a430:	fb02 fc00 	mul.w	ip, r2, r0
    a434:	bf14      	ite	ne
    a436:	2000      	movne	r0, #0
    a438:	2001      	moveq	r0, #1
    a43a:	4551      	cmp	r1, sl
    a43c:	bfd4      	ite	le
    a43e:	2000      	movle	r0, #0
    a440:	f000 0001 	andgt.w	r0, r0, #1
    a444:	fba2 ab04 	umull	sl, fp, r2, r4
    a448:	fb04 cc03 	mla	ip, r4, r3, ip
    a44c:	e9cd ab02 	strd	sl, fp, [sp, #8]
    a450:	b948      	cbnz	r0, a466 <_strtoll_r+0x14e>
    a452:	44e3      	add	fp, ip
    a454:	f8cd b00c 	str.w	fp, [sp, #12]
    a458:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    a45c:	2701      	movs	r7, #1
    a45e:	eb1a 0201 	adds.w	r2, sl, r1
    a462:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
    a466:	f815 4b01 	ldrb.w	r4, [r5], #1
    a46a:	e7b4      	b.n	a3d6 <_strtoll_r+0xbe>
    a46c:	f1b7 3fff 	cmp.w	r7, #4294967295
    a470:	9807      	ldr	r0, [sp, #28]
    a472:	d017      	beq.n	a4a4 <_strtoll_r+0x18c>
    a474:	b968      	cbnz	r0, a492 <_strtoll_r+0x17a>
    a476:	9908      	ldr	r1, [sp, #32]
    a478:	b119      	cbz	r1, a482 <_strtoll_r+0x16a>
    a47a:	b93f      	cbnz	r7, a48c <_strtoll_r+0x174>
    a47c:	9806      	ldr	r0, [sp, #24]
    a47e:	9c08      	ldr	r4, [sp, #32]
    a480:	6020      	str	r0, [r4, #0]
    a482:	4619      	mov	r1, r3
    a484:	4610      	mov	r0, r2
    a486:	b00b      	add	sp, #44	; 0x2c
    a488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a48c:	3d01      	subs	r5, #1
    a48e:	9506      	str	r5, [sp, #24]
    a490:	e7f4      	b.n	a47c <_strtoll_r+0x164>
    a492:	4252      	negs	r2, r2
    a494:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a498:	e7ed      	b.n	a476 <_strtoll_r+0x15e>
    a49a:	f815 4b01 	ldrb.w	r4, [r5], #1
    a49e:	2001      	movs	r0, #1
    a4a0:	9007      	str	r0, [sp, #28]
    a4a2:	e755      	b.n	a350 <_strtoll_r+0x38>
    a4a4:	b9e8      	cbnz	r0, a4e2 <_strtoll_r+0x1ca>
    a4a6:	f04f 32ff 	mov.w	r2, #4294967295
    a4aa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    a4ae:	9c09      	ldr	r4, [sp, #36]	; 0x24
    a4b0:	2122      	movs	r1, #34	; 0x22
    a4b2:	6021      	str	r1, [r4, #0]
    a4b4:	e7df      	b.n	a476 <_strtoll_r+0x15e>
    a4b6:	782a      	ldrb	r2, [r5, #0]
    a4b8:	2a78      	cmp	r2, #120	; 0x78
    a4ba:	bf14      	ite	ne
    a4bc:	2100      	movne	r1, #0
    a4be:	2101      	moveq	r1, #1
    a4c0:	2a58      	cmp	r2, #88	; 0x58
    a4c2:	bf14      	ite	ne
    a4c4:	460a      	movne	r2, r1
    a4c6:	f041 0201 	orreq.w	r2, r1, #1
    a4ca:	2a00      	cmp	r2, #0
    a4cc:	f43f af4e 	beq.w	a36c <_strtoll_r+0x54>
    a4d0:	786c      	ldrb	r4, [r5, #1]
    a4d2:	2210      	movs	r2, #16
    a4d4:	2300      	movs	r3, #0
    a4d6:	3502      	adds	r5, #2
    a4d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a4dc:	f04f 0a10 	mov.w	sl, #16
    a4e0:	e75c      	b.n	a39c <_strtoll_r+0x84>
    a4e2:	2200      	movs	r2, #0
    a4e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    a4e8:	e7e1      	b.n	a4ae <_strtoll_r+0x196>
    a4ea:	f04f 0a08 	mov.w	sl, #8
    a4ee:	f04f 0b00 	mov.w	fp, #0
    a4f2:	e9cd ab04 	strd	sl, fp, [sp, #16]
    a4f6:	f04f 0a08 	mov.w	sl, #8
    a4fa:	e74f      	b.n	a39c <_strtoll_r+0x84>
    a4fc:	4650      	mov	r0, sl
    a4fe:	ea4f 71e0 	mov.w	r1, r0, asr #31
    a502:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a506:	e749      	b.n	a39c <_strtoll_r+0x84>

0000a508 <_strtoul_r>:
    a508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a50c:	f240 562c 	movw	r6, #1324	; 0x52c
    a510:	f2c2 0600 	movt	r6, #8192	; 0x2000
    a514:	b083      	sub	sp, #12
    a516:	460c      	mov	r4, r1
    a518:	4615      	mov	r5, r2
    a51a:	f8d6 a000 	ldr.w	sl, [r6]
    a51e:	4698      	mov	r8, r3
    a520:	460f      	mov	r7, r1
    a522:	9001      	str	r0, [sp, #4]
    a524:	f817 6b01 	ldrb.w	r6, [r7], #1
    a528:	eb0a 0306 	add.w	r3, sl, r6
    a52c:	f893 b001 	ldrb.w	fp, [r3, #1]
    a530:	f01b 0b08 	ands.w	fp, fp, #8
    a534:	d1f6      	bne.n	a524 <_strtoul_r+0x1c>
    a536:	2e2d      	cmp	r6, #45	; 0x2d
    a538:	d06c      	beq.n	a614 <_strtoul_r+0x10c>
    a53a:	2e2b      	cmp	r6, #43	; 0x2b
    a53c:	bf08      	it	eq
    a53e:	f817 6b01 	ldrbeq.w	r6, [r7], #1
    a542:	f1d8 0301 	rsbs	r3, r8, #1
    a546:	bf38      	it	cc
    a548:	2300      	movcc	r3, #0
    a54a:	f1b8 0f10 	cmp.w	r8, #16
    a54e:	bf14      	ite	ne
    a550:	461a      	movne	r2, r3
    a552:	f043 0201 	orreq.w	r2, r3, #1
    a556:	b172      	cbz	r2, a576 <_strtoul_r+0x6e>
    a558:	2e30      	cmp	r6, #48	; 0x30
    a55a:	d060      	beq.n	a61e <_strtoul_r+0x116>
    a55c:	b15b      	cbz	r3, a576 <_strtoul_r+0x6e>
    a55e:	2e30      	cmp	r6, #48	; 0x30
    a560:	bf0c      	ite	eq
    a562:	f04f 0808 	moveq.w	r8, #8
    a566:	f04f 080a 	movne.w	r8, #10
    a56a:	bf0c      	ite	eq
    a56c:	f04f 0907 	moveq.w	r9, #7
    a570:	f04f 0905 	movne.w	r9, #5
    a574:	e005      	b.n	a582 <_strtoul_r+0x7a>
    a576:	f04f 30ff 	mov.w	r0, #4294967295
    a57a:	4641      	mov	r1, r8
    a57c:	f002 fa16 	bl	c9ac <__aeabi_uidivmod>
    a580:	4689      	mov	r9, r1
    a582:	4641      	mov	r1, r8
    a584:	f04f 30ff 	mov.w	r0, #4294967295
    a588:	f002 f8e2 	bl	c750 <__aeabi_uidiv>
    a58c:	2100      	movs	r1, #0
    a58e:	4684      	mov	ip, r0
    a590:	4608      	mov	r0, r1
    a592:	eb0a 0206 	add.w	r2, sl, r6
    a596:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
    a59a:	7852      	ldrb	r2, [r2, #1]
    a59c:	f012 0f04 	tst.w	r2, #4
    a5a0:	d108      	bne.n	a5b4 <_strtoul_r+0xac>
    a5a2:	f012 0f03 	tst.w	r2, #3
    a5a6:	d020      	beq.n	a5ea <_strtoul_r+0xe2>
    a5a8:	f012 0f01 	tst.w	r2, #1
    a5ac:	bf14      	ite	ne
    a5ae:	2337      	movne	r3, #55	; 0x37
    a5b0:	2357      	moveq	r3, #87	; 0x57
    a5b2:	1af3      	subs	r3, r6, r3
    a5b4:	4598      	cmp	r8, r3
    a5b6:	dd18      	ble.n	a5ea <_strtoul_r+0xe2>
    a5b8:	4560      	cmp	r0, ip
    a5ba:	bf94      	ite	ls
    a5bc:	2200      	movls	r2, #0
    a5be:	2201      	movhi	r2, #1
    a5c0:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
    a5c4:	f04f 31ff 	mov.w	r1, #4294967295
    a5c8:	d10c      	bne.n	a5e4 <_strtoul_r+0xdc>
    a5ca:	4560      	cmp	r0, ip
    a5cc:	bf14      	ite	ne
    a5ce:	2200      	movne	r2, #0
    a5d0:	2201      	moveq	r2, #1
    a5d2:	454b      	cmp	r3, r9
    a5d4:	bfd4      	ite	le
    a5d6:	2200      	movle	r2, #0
    a5d8:	f002 0201 	andgt.w	r2, r2, #1
    a5dc:	b912      	cbnz	r2, a5e4 <_strtoul_r+0xdc>
    a5de:	fb08 3000 	mla	r0, r8, r0, r3
    a5e2:	2101      	movs	r1, #1
    a5e4:	f817 6b01 	ldrb.w	r6, [r7], #1
    a5e8:	e7d3      	b.n	a592 <_strtoul_r+0x8a>
    a5ea:	f1b1 3fff 	cmp.w	r1, #4294967295
    a5ee:	d00c      	beq.n	a60a <_strtoul_r+0x102>
    a5f0:	f1bb 0f00 	cmp.w	fp, #0
    a5f4:	d107      	bne.n	a606 <_strtoul_r+0xfe>
    a5f6:	b10d      	cbz	r5, a5fc <_strtoul_r+0xf4>
    a5f8:	b919      	cbnz	r1, a602 <_strtoul_r+0xfa>
    a5fa:	602c      	str	r4, [r5, #0]
    a5fc:	b003      	add	sp, #12
    a5fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a602:	1e7c      	subs	r4, r7, #1
    a604:	e7f9      	b.n	a5fa <_strtoul_r+0xf2>
    a606:	4240      	negs	r0, r0
    a608:	e7f5      	b.n	a5f6 <_strtoul_r+0xee>
    a60a:	9a01      	ldr	r2, [sp, #4]
    a60c:	2322      	movs	r3, #34	; 0x22
    a60e:	4608      	mov	r0, r1
    a610:	6013      	str	r3, [r2, #0]
    a612:	e7f0      	b.n	a5f6 <_strtoul_r+0xee>
    a614:	f817 6b01 	ldrb.w	r6, [r7], #1
    a618:	f04f 0b01 	mov.w	fp, #1
    a61c:	e791      	b.n	a542 <_strtoul_r+0x3a>
    a61e:	783a      	ldrb	r2, [r7, #0]
    a620:	2a78      	cmp	r2, #120	; 0x78
    a622:	bf14      	ite	ne
    a624:	2100      	movne	r1, #0
    a626:	2101      	moveq	r1, #1
    a628:	2a58      	cmp	r2, #88	; 0x58
    a62a:	bf14      	ite	ne
    a62c:	460a      	movne	r2, r1
    a62e:	f041 0201 	orreq.w	r2, r1, #1
    a632:	2a00      	cmp	r2, #0
    a634:	d092      	beq.n	a55c <_strtoul_r+0x54>
    a636:	787e      	ldrb	r6, [r7, #1]
    a638:	f04f 090f 	mov.w	r9, #15
    a63c:	3702      	adds	r7, #2
    a63e:	f04f 0810 	mov.w	r8, #16
    a642:	e79e      	b.n	a582 <_strtoul_r+0x7a>

0000a644 <strtoul>:
    a644:	b410      	push	{r4}
    a646:	f240 0424 	movw	r4, #36	; 0x24
    a64a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a64e:	468c      	mov	ip, r1
    a650:	4613      	mov	r3, r2
    a652:	4601      	mov	r1, r0
    a654:	4662      	mov	r2, ip
    a656:	6820      	ldr	r0, [r4, #0]
    a658:	bc10      	pop	{r4}
    a65a:	e755      	b.n	a508 <_strtoul_r>

0000a65c <_strtoull_r>:
    a65c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a660:	f240 542c 	movw	r4, #1324	; 0x52c
    a664:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a668:	b08b      	sub	sp, #44	; 0x2c
    a66a:	469a      	mov	sl, r3
    a66c:	460d      	mov	r5, r1
    a66e:	6826      	ldr	r6, [r4, #0]
    a670:	9106      	str	r1, [sp, #24]
    a672:	9009      	str	r0, [sp, #36]	; 0x24
    a674:	9207      	str	r2, [sp, #28]
    a676:	f815 4b01 	ldrb.w	r4, [r5], #1
    a67a:	1933      	adds	r3, r6, r4
    a67c:	785b      	ldrb	r3, [r3, #1]
    a67e:	f013 0308 	ands.w	r3, r3, #8
    a682:	d1f8      	bne.n	a676 <_strtoull_r+0x1a>
    a684:	2c2d      	cmp	r4, #45	; 0x2d
    a686:	f000 80a9 	beq.w	a7dc <_strtoull_r+0x180>
    a68a:	2c2b      	cmp	r4, #43	; 0x2b
    a68c:	bf08      	it	eq
    a68e:	f815 4b01 	ldrbeq.w	r4, [r5], #1
    a692:	9308      	str	r3, [sp, #32]
    a694:	f1da 0301 	rsbs	r3, sl, #1
    a698:	bf38      	it	cc
    a69a:	2300      	movcc	r3, #0
    a69c:	f1ba 0f10 	cmp.w	sl, #16
    a6a0:	bf14      	ite	ne
    a6a2:	461a      	movne	r2, r3
    a6a4:	f043 0201 	orreq.w	r2, r3, #1
    a6a8:	b18a      	cbz	r2, a6ce <_strtoull_r+0x72>
    a6aa:	2c30      	cmp	r4, #48	; 0x30
    a6ac:	f000 809b 	beq.w	a7e6 <_strtoull_r+0x18a>
    a6b0:	2b00      	cmp	r3, #0
    a6b2:	f000 80b9 	beq.w	a828 <_strtoull_r+0x1cc>
    a6b6:	2c30      	cmp	r4, #48	; 0x30
    a6b8:	f000 80ad 	beq.w	a816 <_strtoull_r+0x1ba>
    a6bc:	220a      	movs	r2, #10
    a6be:	2300      	movs	r3, #0
    a6c0:	f04f 0b05 	mov.w	fp, #5
    a6c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a6c8:	f04f 0a0a 	mov.w	sl, #10
    a6cc:	e00b      	b.n	a6e6 <_strtoull_r+0x8a>
    a6ce:	4652      	mov	r2, sl
    a6d0:	ea4f 73e2 	mov.w	r3, r2, asr #31
    a6d4:	f04f 30ff 	mov.w	r0, #4294967295
    a6d8:	f04f 31ff 	mov.w	r1, #4294967295
    a6dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a6e0:	f002 fed4 	bl	d48c <__aeabi_uldivmod>
    a6e4:	4693      	mov	fp, r2
    a6e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a6ea:	f04f 30ff 	mov.w	r0, #4294967295
    a6ee:	f04f 31ff 	mov.w	r1, #4294967295
    a6f2:	2700      	movs	r7, #0
    a6f4:	f002 feca 	bl	d48c <__aeabi_uldivmod>
    a6f8:	2200      	movs	r2, #0
    a6fa:	2300      	movs	r3, #0
    a6fc:	f8cd b004 	str.w	fp, [sp, #4]
    a700:	f8cd a000 	str.w	sl, [sp]
    a704:	4680      	mov	r8, r0
    a706:	4689      	mov	r9, r1
    a708:	1930      	adds	r0, r6, r4
    a70a:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
    a70e:	7840      	ldrb	r0, [r0, #1]
    a710:	f010 0f04 	tst.w	r0, #4
    a714:	d108      	bne.n	a728 <_strtoull_r+0xcc>
    a716:	f010 0f03 	tst.w	r0, #3
    a71a:	d040      	beq.n	a79e <_strtoull_r+0x142>
    a71c:	f010 0f01 	tst.w	r0, #1
    a720:	bf14      	ite	ne
    a722:	2137      	movne	r1, #55	; 0x37
    a724:	2157      	moveq	r1, #87	; 0x57
    a726:	1a61      	subs	r1, r4, r1
    a728:	ea83 0b09 	eor.w	fp, r3, r9
    a72c:	ea82 0a08 	eor.w	sl, r2, r8
    a730:	e9cd ab02 	strd	sl, fp, [sp, #8]
    a734:	f8dd b000 	ldr.w	fp, [sp]
    a738:	458b      	cmp	fp, r1
    a73a:	dd30      	ble.n	a79e <_strtoull_r+0x142>
    a73c:	4590      	cmp	r8, r2
    a73e:	eb79 0003 	sbcs.w	r0, r9, r3
    a742:	bf2c      	ite	cs
    a744:	2000      	movcs	r0, #0
    a746:	2001      	movcc	r0, #1
    a748:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
    a74c:	f04f 37ff 	mov.w	r7, #4294967295
    a750:	d122      	bne.n	a798 <_strtoull_r+0x13c>
    a752:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    a756:	9805      	ldr	r0, [sp, #20]
    a758:	9c04      	ldr	r4, [sp, #16]
    a75a:	ea5a 0b0b 	orrs.w	fp, sl, fp
    a75e:	f8dd a004 	ldr.w	sl, [sp, #4]
    a762:	fb02 fc00 	mul.w	ip, r2, r0
    a766:	bf14      	ite	ne
    a768:	2000      	movne	r0, #0
    a76a:	2001      	moveq	r0, #1
    a76c:	4551      	cmp	r1, sl
    a76e:	bfd4      	ite	le
    a770:	2000      	movle	r0, #0
    a772:	f000 0001 	andgt.w	r0, r0, #1
    a776:	fba2 ab04 	umull	sl, fp, r2, r4
    a77a:	fb04 cc03 	mla	ip, r4, r3, ip
    a77e:	e9cd ab02 	strd	sl, fp, [sp, #8]
    a782:	b948      	cbnz	r0, a798 <_strtoull_r+0x13c>
    a784:	44e3      	add	fp, ip
    a786:	f8cd b00c 	str.w	fp, [sp, #12]
    a78a:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    a78e:	2701      	movs	r7, #1
    a790:	eb1a 0201 	adds.w	r2, sl, r1
    a794:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
    a798:	f815 4b01 	ldrb.w	r4, [r5], #1
    a79c:	e7b4      	b.n	a708 <_strtoull_r+0xac>
    a79e:	f1b7 3fff 	cmp.w	r7, #4294967295
    a7a2:	d013      	beq.n	a7cc <_strtoull_r+0x170>
    a7a4:	9908      	ldr	r1, [sp, #32]
    a7a6:	b969      	cbnz	r1, a7c4 <_strtoull_r+0x168>
    a7a8:	9c07      	ldr	r4, [sp, #28]
    a7aa:	b11c      	cbz	r4, a7b4 <_strtoull_r+0x158>
    a7ac:	b93f      	cbnz	r7, a7be <_strtoull_r+0x162>
    a7ae:	9906      	ldr	r1, [sp, #24]
    a7b0:	9807      	ldr	r0, [sp, #28]
    a7b2:	6001      	str	r1, [r0, #0]
    a7b4:	4619      	mov	r1, r3
    a7b6:	4610      	mov	r0, r2
    a7b8:	b00b      	add	sp, #44	; 0x2c
    a7ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a7be:	3d01      	subs	r5, #1
    a7c0:	9506      	str	r5, [sp, #24]
    a7c2:	e7f4      	b.n	a7ae <_strtoull_r+0x152>
    a7c4:	4252      	negs	r2, r2
    a7c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a7ca:	e7ed      	b.n	a7a8 <_strtoull_r+0x14c>
    a7cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    a7ce:	2322      	movs	r3, #34	; 0x22
    a7d0:	f04f 32ff 	mov.w	r2, #4294967295
    a7d4:	6003      	str	r3, [r0, #0]
    a7d6:	f04f 33ff 	mov.w	r3, #4294967295
    a7da:	e7e5      	b.n	a7a8 <_strtoull_r+0x14c>
    a7dc:	f815 4b01 	ldrb.w	r4, [r5], #1
    a7e0:	2001      	movs	r0, #1
    a7e2:	9008      	str	r0, [sp, #32]
    a7e4:	e756      	b.n	a694 <_strtoull_r+0x38>
    a7e6:	782a      	ldrb	r2, [r5, #0]
    a7e8:	2a78      	cmp	r2, #120	; 0x78
    a7ea:	bf14      	ite	ne
    a7ec:	2100      	movne	r1, #0
    a7ee:	2101      	moveq	r1, #1
    a7f0:	2a58      	cmp	r2, #88	; 0x58
    a7f2:	bf14      	ite	ne
    a7f4:	460a      	movne	r2, r1
    a7f6:	f041 0201 	orreq.w	r2, r1, #1
    a7fa:	2a00      	cmp	r2, #0
    a7fc:	f43f af58 	beq.w	a6b0 <_strtoull_r+0x54>
    a800:	786c      	ldrb	r4, [r5, #1]
    a802:	2210      	movs	r2, #16
    a804:	2300      	movs	r3, #0
    a806:	3502      	adds	r5, #2
    a808:	f04f 0b0f 	mov.w	fp, #15
    a80c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a810:	f04f 0a10 	mov.w	sl, #16
    a814:	e767      	b.n	a6e6 <_strtoull_r+0x8a>
    a816:	2008      	movs	r0, #8
    a818:	2100      	movs	r1, #0
    a81a:	f04f 0b07 	mov.w	fp, #7
    a81e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a822:	f04f 0a08 	mov.w	sl, #8
    a826:	e75e      	b.n	a6e6 <_strtoull_r+0x8a>
    a828:	4650      	mov	r0, sl
    a82a:	ea4f 71e0 	mov.w	r1, r0, asr #31
    a82e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a836:	f04f 30ff 	mov.w	r0, #4294967295
    a83a:	f04f 31ff 	mov.w	r1, #4294967295
    a83e:	f002 fe25 	bl	d48c <__aeabi_uldivmod>
    a842:	4693      	mov	fp, r2
    a844:	e74f      	b.n	a6e6 <_strtoull_r+0x8a>
    a846:	bf00      	nop

0000a848 <__sprint_r>:
    a848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a84c:	b085      	sub	sp, #20
    a84e:	4692      	mov	sl, r2
    a850:	460c      	mov	r4, r1
    a852:	9003      	str	r0, [sp, #12]
    a854:	6890      	ldr	r0, [r2, #8]
    a856:	6817      	ldr	r7, [r2, #0]
    a858:	2800      	cmp	r0, #0
    a85a:	f000 8081 	beq.w	a960 <__sprint_r+0x118>
    a85e:	f04f 0900 	mov.w	r9, #0
    a862:	680b      	ldr	r3, [r1, #0]
    a864:	464d      	mov	r5, r9
    a866:	2d00      	cmp	r5, #0
    a868:	d054      	beq.n	a914 <__sprint_r+0xcc>
    a86a:	68a6      	ldr	r6, [r4, #8]
    a86c:	42b5      	cmp	r5, r6
    a86e:	46b0      	mov	r8, r6
    a870:	bf3e      	ittt	cc
    a872:	4618      	movcc	r0, r3
    a874:	462e      	movcc	r6, r5
    a876:	46a8      	movcc	r8, r5
    a878:	d33c      	bcc.n	a8f4 <__sprint_r+0xac>
    a87a:	89a0      	ldrh	r0, [r4, #12]
    a87c:	f410 6f90 	tst.w	r0, #1152	; 0x480
    a880:	bf08      	it	eq
    a882:	4618      	moveq	r0, r3
    a884:	d036      	beq.n	a8f4 <__sprint_r+0xac>
    a886:	6962      	ldr	r2, [r4, #20]
    a888:	6921      	ldr	r1, [r4, #16]
    a88a:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    a88e:	1a5b      	subs	r3, r3, r1
    a890:	f103 0c01 	add.w	ip, r3, #1
    a894:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    a898:	44ac      	add	ip, r5
    a89a:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    a89e:	45e3      	cmp	fp, ip
    a8a0:	465a      	mov	r2, fp
    a8a2:	bf3c      	itt	cc
    a8a4:	46e3      	movcc	fp, ip
    a8a6:	465a      	movcc	r2, fp
    a8a8:	f410 6f80 	tst.w	r0, #1024	; 0x400
    a8ac:	d037      	beq.n	a91e <__sprint_r+0xd6>
    a8ae:	4611      	mov	r1, r2
    a8b0:	9803      	ldr	r0, [sp, #12]
    a8b2:	9301      	str	r3, [sp, #4]
    a8b4:	f7f8 f9c6 	bl	2c44 <_malloc_r>
    a8b8:	9b01      	ldr	r3, [sp, #4]
    a8ba:	2800      	cmp	r0, #0
    a8bc:	d03b      	beq.n	a936 <__sprint_r+0xee>
    a8be:	461a      	mov	r2, r3
    a8c0:	6921      	ldr	r1, [r4, #16]
    a8c2:	9301      	str	r3, [sp, #4]
    a8c4:	9002      	str	r0, [sp, #8]
    a8c6:	f7fd fae7 	bl	7e98 <memcpy>
    a8ca:	89a2      	ldrh	r2, [r4, #12]
    a8cc:	9b01      	ldr	r3, [sp, #4]
    a8ce:	f8dd c008 	ldr.w	ip, [sp, #8]
    a8d2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    a8d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    a8da:	81a2      	strh	r2, [r4, #12]
    a8dc:	462e      	mov	r6, r5
    a8de:	46a8      	mov	r8, r5
    a8e0:	ebc3 020b 	rsb	r2, r3, fp
    a8e4:	eb0c 0003 	add.w	r0, ip, r3
    a8e8:	60a2      	str	r2, [r4, #8]
    a8ea:	f8c4 c010 	str.w	ip, [r4, #16]
    a8ee:	6020      	str	r0, [r4, #0]
    a8f0:	f8c4 b014 	str.w	fp, [r4, #20]
    a8f4:	4642      	mov	r2, r8
    a8f6:	4649      	mov	r1, r9
    a8f8:	f7fd fb96 	bl	8028 <memmove>
    a8fc:	68a2      	ldr	r2, [r4, #8]
    a8fe:	6823      	ldr	r3, [r4, #0]
    a900:	1b96      	subs	r6, r2, r6
    a902:	60a6      	str	r6, [r4, #8]
    a904:	f8da 2008 	ldr.w	r2, [sl, #8]
    a908:	4443      	add	r3, r8
    a90a:	6023      	str	r3, [r4, #0]
    a90c:	1b55      	subs	r5, r2, r5
    a90e:	f8ca 5008 	str.w	r5, [sl, #8]
    a912:	b1fd      	cbz	r5, a954 <__sprint_r+0x10c>
    a914:	f8d7 9000 	ldr.w	r9, [r7]
    a918:	687d      	ldr	r5, [r7, #4]
    a91a:	3708      	adds	r7, #8
    a91c:	e7a3      	b.n	a866 <__sprint_r+0x1e>
    a91e:	9803      	ldr	r0, [sp, #12]
    a920:	9301      	str	r3, [sp, #4]
    a922:	f7fe f889 	bl	8a38 <_realloc_r>
    a926:	9b01      	ldr	r3, [sp, #4]
    a928:	4684      	mov	ip, r0
    a92a:	2800      	cmp	r0, #0
    a92c:	d1d6      	bne.n	a8dc <__sprint_r+0x94>
    a92e:	9803      	ldr	r0, [sp, #12]
    a930:	6921      	ldr	r1, [r4, #16]
    a932:	f7fc fead 	bl	7690 <_free_r>
    a936:	9a03      	ldr	r2, [sp, #12]
    a938:	230c      	movs	r3, #12
    a93a:	f04f 30ff 	mov.w	r0, #4294967295
    a93e:	6013      	str	r3, [r2, #0]
    a940:	2300      	movs	r3, #0
    a942:	89a2      	ldrh	r2, [r4, #12]
    a944:	f8ca 3004 	str.w	r3, [sl, #4]
    a948:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    a94c:	f8ca 3008 	str.w	r3, [sl, #8]
    a950:	81a2      	strh	r2, [r4, #12]
    a952:	e002      	b.n	a95a <__sprint_r+0x112>
    a954:	4628      	mov	r0, r5
    a956:	f8ca 5004 	str.w	r5, [sl, #4]
    a95a:	b005      	add	sp, #20
    a95c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a960:	6050      	str	r0, [r2, #4]
    a962:	e7fa      	b.n	a95a <__sprint_r+0x112>

0000a964 <_svfprintf_r>:
    a964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a968:	b0c5      	sub	sp, #276	; 0x114
    a96a:	460e      	mov	r6, r1
    a96c:	469a      	mov	sl, r3
    a96e:	4615      	mov	r5, r2
    a970:	9009      	str	r0, [sp, #36]	; 0x24
    a972:	f7fd f96b 	bl	7c4c <_localeconv_r>
    a976:	89b3      	ldrh	r3, [r6, #12]
    a978:	f013 0f80 	tst.w	r3, #128	; 0x80
    a97c:	6800      	ldr	r0, [r0, #0]
    a97e:	901b      	str	r0, [sp, #108]	; 0x6c
    a980:	d003      	beq.n	a98a <_svfprintf_r+0x26>
    a982:	6933      	ldr	r3, [r6, #16]
    a984:	2b00      	cmp	r3, #0
    a986:	f001 808c 	beq.w	baa2 <_svfprintf_r+0x113e>
    a98a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    a98e:	46b3      	mov	fp, r6
    a990:	464c      	mov	r4, r9
    a992:	2200      	movs	r2, #0
    a994:	9210      	str	r2, [sp, #64]	; 0x40
    a996:	2300      	movs	r3, #0
    a998:	9218      	str	r2, [sp, #96]	; 0x60
    a99a:	9217      	str	r2, [sp, #92]	; 0x5c
    a99c:	921a      	str	r2, [sp, #104]	; 0x68
    a99e:	920d      	str	r2, [sp, #52]	; 0x34
    a9a0:	aa2d      	add	r2, sp, #180	; 0xb4
    a9a2:	9319      	str	r3, [sp, #100]	; 0x64
    a9a4:	3228      	adds	r2, #40	; 0x28
    a9a6:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    a9aa:	9216      	str	r2, [sp, #88]	; 0x58
    a9ac:	9307      	str	r3, [sp, #28]
    a9ae:	2300      	movs	r3, #0
    a9b0:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    a9b4:	9338      	str	r3, [sp, #224]	; 0xe0
    a9b6:	9339      	str	r3, [sp, #228]	; 0xe4
    a9b8:	782b      	ldrb	r3, [r5, #0]
    a9ba:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    a9be:	bf18      	it	ne
    a9c0:	2201      	movne	r2, #1
    a9c2:	2b00      	cmp	r3, #0
    a9c4:	bf0c      	ite	eq
    a9c6:	2200      	moveq	r2, #0
    a9c8:	f002 0201 	andne.w	r2, r2, #1
    a9cc:	b302      	cbz	r2, aa10 <_svfprintf_r+0xac>
    a9ce:	462e      	mov	r6, r5
    a9d0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    a9d4:	1e1a      	subs	r2, r3, #0
    a9d6:	bf18      	it	ne
    a9d8:	2201      	movne	r2, #1
    a9da:	2b25      	cmp	r3, #37	; 0x25
    a9dc:	bf0c      	ite	eq
    a9de:	2200      	moveq	r2, #0
    a9e0:	f002 0201 	andne.w	r2, r2, #1
    a9e4:	2a00      	cmp	r2, #0
    a9e6:	d1f3      	bne.n	a9d0 <_svfprintf_r+0x6c>
    a9e8:	1b77      	subs	r7, r6, r5
    a9ea:	bf08      	it	eq
    a9ec:	4635      	moveq	r5, r6
    a9ee:	d00f      	beq.n	aa10 <_svfprintf_r+0xac>
    a9f0:	6067      	str	r7, [r4, #4]
    a9f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    a9f4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    a9f6:	3301      	adds	r3, #1
    a9f8:	6025      	str	r5, [r4, #0]
    a9fa:	19d2      	adds	r2, r2, r7
    a9fc:	2b07      	cmp	r3, #7
    a9fe:	9239      	str	r2, [sp, #228]	; 0xe4
    aa00:	9338      	str	r3, [sp, #224]	; 0xe0
    aa02:	dc79      	bgt.n	aaf8 <_svfprintf_r+0x194>
    aa04:	3408      	adds	r4, #8
    aa06:	980d      	ldr	r0, [sp, #52]	; 0x34
    aa08:	4635      	mov	r5, r6
    aa0a:	19c0      	adds	r0, r0, r7
    aa0c:	900d      	str	r0, [sp, #52]	; 0x34
    aa0e:	7833      	ldrb	r3, [r6, #0]
    aa10:	2b00      	cmp	r3, #0
    aa12:	f000 8737 	beq.w	b884 <_svfprintf_r+0xf20>
    aa16:	2100      	movs	r1, #0
    aa18:	f04f 0200 	mov.w	r2, #0
    aa1c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    aa20:	1c6b      	adds	r3, r5, #1
    aa22:	910c      	str	r1, [sp, #48]	; 0x30
    aa24:	f04f 38ff 	mov.w	r8, #4294967295
    aa28:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    aa2c:	468a      	mov	sl, r1
    aa2e:	786a      	ldrb	r2, [r5, #1]
    aa30:	202b      	movs	r0, #43	; 0x2b
    aa32:	f04f 0c20 	mov.w	ip, #32
    aa36:	1c5d      	adds	r5, r3, #1
    aa38:	f1a2 0320 	sub.w	r3, r2, #32
    aa3c:	2b58      	cmp	r3, #88	; 0x58
    aa3e:	f200 8219 	bhi.w	ae74 <_svfprintf_r+0x510>
    aa42:	e8df f013 	tbh	[pc, r3, lsl #1]
    aa46:	0229      	.short	0x0229
    aa48:	02170217 	.word	0x02170217
    aa4c:	02170235 	.word	0x02170235
    aa50:	02170217 	.word	0x02170217
    aa54:	02170217 	.word	0x02170217
    aa58:	023c0217 	.word	0x023c0217
    aa5c:	02170248 	.word	0x02170248
    aa60:	02cf02c8 	.word	0x02cf02c8
    aa64:	02ef0217 	.word	0x02ef0217
    aa68:	02f602f6 	.word	0x02f602f6
    aa6c:	02f602f6 	.word	0x02f602f6
    aa70:	02f602f6 	.word	0x02f602f6
    aa74:	02f602f6 	.word	0x02f602f6
    aa78:	021702f6 	.word	0x021702f6
    aa7c:	02170217 	.word	0x02170217
    aa80:	02170217 	.word	0x02170217
    aa84:	02170217 	.word	0x02170217
    aa88:	02170217 	.word	0x02170217
    aa8c:	024f0217 	.word	0x024f0217
    aa90:	02170288 	.word	0x02170288
    aa94:	02170288 	.word	0x02170288
    aa98:	02170217 	.word	0x02170217
    aa9c:	02c10217 	.word	0x02c10217
    aaa0:	02170217 	.word	0x02170217
    aaa4:	021703ee 	.word	0x021703ee
    aaa8:	02170217 	.word	0x02170217
    aaac:	02170217 	.word	0x02170217
    aab0:	02170393 	.word	0x02170393
    aab4:	03ad0217 	.word	0x03ad0217
    aab8:	02170217 	.word	0x02170217
    aabc:	02170217 	.word	0x02170217
    aac0:	02170217 	.word	0x02170217
    aac4:	02170217 	.word	0x02170217
    aac8:	02170217 	.word	0x02170217
    aacc:	03d803c7 	.word	0x03d803c7
    aad0:	02880288 	.word	0x02880288
    aad4:	030b0288 	.word	0x030b0288
    aad8:	021703d8 	.word	0x021703d8
    aadc:	030f0217 	.word	0x030f0217
    aae0:	03190217 	.word	0x03190217
    aae4:	033e0329 	.word	0x033e0329
    aae8:	0217038c 	.word	0x0217038c
    aaec:	02170359 	.word	0x02170359
    aaf0:	02170384 	.word	0x02170384
    aaf4:	00ea0217 	.word	0x00ea0217
    aaf8:	9809      	ldr	r0, [sp, #36]	; 0x24
    aafa:	4659      	mov	r1, fp
    aafc:	aa37      	add	r2, sp, #220	; 0xdc
    aafe:	f7ff fea3 	bl	a848 <__sprint_r>
    ab02:	2800      	cmp	r0, #0
    ab04:	d17c      	bne.n	ac00 <_svfprintf_r+0x29c>
    ab06:	464c      	mov	r4, r9
    ab08:	e77d      	b.n	aa06 <_svfprintf_r+0xa2>
    ab0a:	9918      	ldr	r1, [sp, #96]	; 0x60
    ab0c:	2901      	cmp	r1, #1
    ab0e:	f340 8452 	ble.w	b3b6 <_svfprintf_r+0xa52>
    ab12:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ab14:	2301      	movs	r3, #1
    ab16:	6063      	str	r3, [r4, #4]
    ab18:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ab1a:	6022      	str	r2, [r4, #0]
    ab1c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    ab1e:	3301      	adds	r3, #1
    ab20:	9338      	str	r3, [sp, #224]	; 0xe0
    ab22:	3201      	adds	r2, #1
    ab24:	2b07      	cmp	r3, #7
    ab26:	9239      	str	r2, [sp, #228]	; 0xe4
    ab28:	f300 8596 	bgt.w	b658 <_svfprintf_r+0xcf4>
    ab2c:	3408      	adds	r4, #8
    ab2e:	2301      	movs	r3, #1
    ab30:	6063      	str	r3, [r4, #4]
    ab32:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ab34:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    ab36:	3301      	adds	r3, #1
    ab38:	981b      	ldr	r0, [sp, #108]	; 0x6c
    ab3a:	3201      	adds	r2, #1
    ab3c:	2b07      	cmp	r3, #7
    ab3e:	9239      	str	r2, [sp, #228]	; 0xe4
    ab40:	6020      	str	r0, [r4, #0]
    ab42:	9338      	str	r3, [sp, #224]	; 0xe0
    ab44:	f300 857d 	bgt.w	b642 <_svfprintf_r+0xcde>
    ab48:	3408      	adds	r4, #8
    ab4a:	9810      	ldr	r0, [sp, #64]	; 0x40
    ab4c:	2200      	movs	r2, #0
    ab4e:	2300      	movs	r3, #0
    ab50:	9919      	ldr	r1, [sp, #100]	; 0x64
    ab52:	f002 fb5b 	bl	d20c <__aeabi_dcmpeq>
    ab56:	2800      	cmp	r0, #0
    ab58:	f040 8503 	bne.w	b562 <_svfprintf_r+0xbfe>
    ab5c:	9918      	ldr	r1, [sp, #96]	; 0x60
    ab5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    ab60:	1e4a      	subs	r2, r1, #1
    ab62:	6062      	str	r2, [r4, #4]
    ab64:	1c59      	adds	r1, r3, #1
    ab66:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ab68:	6021      	str	r1, [r4, #0]
    ab6a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    ab6c:	3301      	adds	r3, #1
    ab6e:	9338      	str	r3, [sp, #224]	; 0xe0
    ab70:	188a      	adds	r2, r1, r2
    ab72:	2b07      	cmp	r3, #7
    ab74:	9239      	str	r2, [sp, #228]	; 0xe4
    ab76:	f300 842f 	bgt.w	b3d8 <_svfprintf_r+0xa74>
    ab7a:	3408      	adds	r4, #8
    ab7c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    ab7e:	981a      	ldr	r0, [sp, #104]	; 0x68
    ab80:	6062      	str	r2, [r4, #4]
    ab82:	aa3e      	add	r2, sp, #248	; 0xf8
    ab84:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ab86:	6022      	str	r2, [r4, #0]
    ab88:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    ab8a:	3301      	adds	r3, #1
    ab8c:	9338      	str	r3, [sp, #224]	; 0xe0
    ab8e:	1812      	adds	r2, r2, r0
    ab90:	2b07      	cmp	r3, #7
    ab92:	9239      	str	r2, [sp, #228]	; 0xe4
    ab94:	f300 814f 	bgt.w	ae36 <_svfprintf_r+0x4d2>
    ab98:	f104 0308 	add.w	r3, r4, #8
    ab9c:	f01a 0f04 	tst.w	sl, #4
    aba0:	f000 8156 	beq.w	ae50 <_svfprintf_r+0x4ec>
    aba4:	990c      	ldr	r1, [sp, #48]	; 0x30
    aba6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    aba8:	1a8e      	subs	r6, r1, r2
    abaa:	2e00      	cmp	r6, #0
    abac:	f340 8150 	ble.w	ae50 <_svfprintf_r+0x4ec>
    abb0:	2e10      	cmp	r6, #16
    abb2:	f24e 0780 	movw	r7, #57472	; 0xe080
    abb6:	bfd8      	it	le
    abb8:	f2c0 0700 	movtle	r7, #0
    abbc:	f340 83de 	ble.w	b37c <_svfprintf_r+0xa18>
    abc0:	2410      	movs	r4, #16
    abc2:	f2c0 0700 	movt	r7, #0
    abc6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    abca:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    abce:	e003      	b.n	abd8 <_svfprintf_r+0x274>
    abd0:	3e10      	subs	r6, #16
    abd2:	2e10      	cmp	r6, #16
    abd4:	f340 83d2 	ble.w	b37c <_svfprintf_r+0xa18>
    abd8:	605c      	str	r4, [r3, #4]
    abda:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    abdc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    abde:	3201      	adds	r2, #1
    abe0:	601f      	str	r7, [r3, #0]
    abe2:	3110      	adds	r1, #16
    abe4:	2a07      	cmp	r2, #7
    abe6:	9139      	str	r1, [sp, #228]	; 0xe4
    abe8:	f103 0308 	add.w	r3, r3, #8
    abec:	9238      	str	r2, [sp, #224]	; 0xe0
    abee:	ddef      	ble.n	abd0 <_svfprintf_r+0x26c>
    abf0:	4650      	mov	r0, sl
    abf2:	4659      	mov	r1, fp
    abf4:	4642      	mov	r2, r8
    abf6:	f7ff fe27 	bl	a848 <__sprint_r>
    abfa:	464b      	mov	r3, r9
    abfc:	2800      	cmp	r0, #0
    abfe:	d0e7      	beq.n	abd0 <_svfprintf_r+0x26c>
    ac00:	465e      	mov	r6, fp
    ac02:	89b3      	ldrh	r3, [r6, #12]
    ac04:	980d      	ldr	r0, [sp, #52]	; 0x34
    ac06:	f013 0f40 	tst.w	r3, #64	; 0x40
    ac0a:	bf18      	it	ne
    ac0c:	f04f 30ff 	movne.w	r0, #4294967295
    ac10:	900d      	str	r0, [sp, #52]	; 0x34
    ac12:	980d      	ldr	r0, [sp, #52]	; 0x34
    ac14:	b045      	add	sp, #276	; 0x114
    ac16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ac1a:	f01a 0f20 	tst.w	sl, #32
    ac1e:	f64d 5048 	movw	r0, #56648	; 0xdd48
    ac22:	f2c0 0000 	movt	r0, #0
    ac26:	9214      	str	r2, [sp, #80]	; 0x50
    ac28:	9017      	str	r0, [sp, #92]	; 0x5c
    ac2a:	f000 82c3 	beq.w	b1b4 <_svfprintf_r+0x850>
    ac2e:	990a      	ldr	r1, [sp, #40]	; 0x28
    ac30:	1dcb      	adds	r3, r1, #7
    ac32:	f023 0307 	bic.w	r3, r3, #7
    ac36:	f103 0208 	add.w	r2, r3, #8
    ac3a:	920a      	str	r2, [sp, #40]	; 0x28
    ac3c:	e9d3 6700 	ldrd	r6, r7, [r3]
    ac40:	ea56 0107 	orrs.w	r1, r6, r7
    ac44:	bf0c      	ite	eq
    ac46:	2200      	moveq	r2, #0
    ac48:	2201      	movne	r2, #1
    ac4a:	ea1a 0f02 	tst.w	sl, r2
    ac4e:	f040 84bc 	bne.w	b5ca <_svfprintf_r+0xc66>
    ac52:	2302      	movs	r3, #2
    ac54:	f04f 0100 	mov.w	r1, #0
    ac58:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    ac5c:	f1b8 0f00 	cmp.w	r8, #0
    ac60:	bfa8      	it	ge
    ac62:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    ac66:	f1b8 0f00 	cmp.w	r8, #0
    ac6a:	bf18      	it	ne
    ac6c:	f042 0201 	orrne.w	r2, r2, #1
    ac70:	2a00      	cmp	r2, #0
    ac72:	f000 8160 	beq.w	af36 <_svfprintf_r+0x5d2>
    ac76:	2b01      	cmp	r3, #1
    ac78:	f000 8434 	beq.w	b4e4 <_svfprintf_r+0xb80>
    ac7c:	2b02      	cmp	r3, #2
    ac7e:	f000 8417 	beq.w	b4b0 <_svfprintf_r+0xb4c>
    ac82:	9916      	ldr	r1, [sp, #88]	; 0x58
    ac84:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    ac88:	9111      	str	r1, [sp, #68]	; 0x44
    ac8a:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    ac8e:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    ac92:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    ac96:	f006 0007 	and.w	r0, r6, #7
    ac9a:	4667      	mov	r7, ip
    ac9c:	4646      	mov	r6, r8
    ac9e:	3030      	adds	r0, #48	; 0x30
    aca0:	ea56 0207 	orrs.w	r2, r6, r7
    aca4:	f801 0d01 	strb.w	r0, [r1, #-1]!
    aca8:	d1ef      	bne.n	ac8a <_svfprintf_r+0x326>
    acaa:	f01a 0f01 	tst.w	sl, #1
    acae:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    acb2:	9111      	str	r1, [sp, #68]	; 0x44
    acb4:	f040 84db 	bne.w	b66e <_svfprintf_r+0xd0a>
    acb8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    acba:	1a5b      	subs	r3, r3, r1
    acbc:	930e      	str	r3, [sp, #56]	; 0x38
    acbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    acc0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    acc4:	4543      	cmp	r3, r8
    acc6:	bfb8      	it	lt
    acc8:	4643      	movlt	r3, r8
    acca:	930b      	str	r3, [sp, #44]	; 0x2c
    accc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    acd0:	b113      	cbz	r3, acd8 <_svfprintf_r+0x374>
    acd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    acd4:	3101      	adds	r1, #1
    acd6:	910b      	str	r1, [sp, #44]	; 0x2c
    acd8:	f01a 0202 	ands.w	r2, sl, #2
    acdc:	9213      	str	r2, [sp, #76]	; 0x4c
    acde:	d002      	beq.n	ace6 <_svfprintf_r+0x382>
    ace0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    ace2:	3302      	adds	r3, #2
    ace4:	930b      	str	r3, [sp, #44]	; 0x2c
    ace6:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    acea:	9012      	str	r0, [sp, #72]	; 0x48
    acec:	d138      	bne.n	ad60 <_svfprintf_r+0x3fc>
    acee:	990c      	ldr	r1, [sp, #48]	; 0x30
    acf0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    acf2:	1a8e      	subs	r6, r1, r2
    acf4:	2e00      	cmp	r6, #0
    acf6:	dd33      	ble.n	ad60 <_svfprintf_r+0x3fc>
    acf8:	2e10      	cmp	r6, #16
    acfa:	f24e 0780 	movw	r7, #57472	; 0xe080
    acfe:	bfd8      	it	le
    ad00:	f2c0 0700 	movtle	r7, #0
    ad04:	dd20      	ble.n	ad48 <_svfprintf_r+0x3e4>
    ad06:	f04f 0810 	mov.w	r8, #16
    ad0a:	f2c0 0700 	movt	r7, #0
    ad0e:	e002      	b.n	ad16 <_svfprintf_r+0x3b2>
    ad10:	3e10      	subs	r6, #16
    ad12:	2e10      	cmp	r6, #16
    ad14:	dd18      	ble.n	ad48 <_svfprintf_r+0x3e4>
    ad16:	f8c4 8004 	str.w	r8, [r4, #4]
    ad1a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ad1c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    ad1e:	3301      	adds	r3, #1
    ad20:	6027      	str	r7, [r4, #0]
    ad22:	3210      	adds	r2, #16
    ad24:	2b07      	cmp	r3, #7
    ad26:	9239      	str	r2, [sp, #228]	; 0xe4
    ad28:	f104 0408 	add.w	r4, r4, #8
    ad2c:	9338      	str	r3, [sp, #224]	; 0xe0
    ad2e:	ddef      	ble.n	ad10 <_svfprintf_r+0x3ac>
    ad30:	9809      	ldr	r0, [sp, #36]	; 0x24
    ad32:	4659      	mov	r1, fp
    ad34:	aa37      	add	r2, sp, #220	; 0xdc
    ad36:	464c      	mov	r4, r9
    ad38:	f7ff fd86 	bl	a848 <__sprint_r>
    ad3c:	2800      	cmp	r0, #0
    ad3e:	f47f af5f 	bne.w	ac00 <_svfprintf_r+0x29c>
    ad42:	3e10      	subs	r6, #16
    ad44:	2e10      	cmp	r6, #16
    ad46:	dce6      	bgt.n	ad16 <_svfprintf_r+0x3b2>
    ad48:	6066      	str	r6, [r4, #4]
    ad4a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ad4c:	6027      	str	r7, [r4, #0]
    ad4e:	1c5a      	adds	r2, r3, #1
    ad50:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    ad52:	9238      	str	r2, [sp, #224]	; 0xe0
    ad54:	199b      	adds	r3, r3, r6
    ad56:	2a07      	cmp	r2, #7
    ad58:	9339      	str	r3, [sp, #228]	; 0xe4
    ad5a:	f300 83f7 	bgt.w	b54c <_svfprintf_r+0xbe8>
    ad5e:	3408      	adds	r4, #8
    ad60:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    ad64:	b173      	cbz	r3, ad84 <_svfprintf_r+0x420>
    ad66:	2301      	movs	r3, #1
    ad68:	6063      	str	r3, [r4, #4]
    ad6a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ad6c:	aa43      	add	r2, sp, #268	; 0x10c
    ad6e:	3203      	adds	r2, #3
    ad70:	6022      	str	r2, [r4, #0]
    ad72:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    ad74:	3301      	adds	r3, #1
    ad76:	9338      	str	r3, [sp, #224]	; 0xe0
    ad78:	3201      	adds	r2, #1
    ad7a:	2b07      	cmp	r3, #7
    ad7c:	9239      	str	r2, [sp, #228]	; 0xe4
    ad7e:	f300 8340 	bgt.w	b402 <_svfprintf_r+0xa9e>
    ad82:	3408      	adds	r4, #8
    ad84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    ad86:	b16b      	cbz	r3, ada4 <_svfprintf_r+0x440>
    ad88:	2302      	movs	r3, #2
    ad8a:	6063      	str	r3, [r4, #4]
    ad8c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ad8e:	aa43      	add	r2, sp, #268	; 0x10c
    ad90:	6022      	str	r2, [r4, #0]
    ad92:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    ad94:	3301      	adds	r3, #1
    ad96:	9338      	str	r3, [sp, #224]	; 0xe0
    ad98:	3202      	adds	r2, #2
    ad9a:	2b07      	cmp	r3, #7
    ad9c:	9239      	str	r2, [sp, #228]	; 0xe4
    ad9e:	f300 833a 	bgt.w	b416 <_svfprintf_r+0xab2>
    ada2:	3408      	adds	r4, #8
    ada4:	9812      	ldr	r0, [sp, #72]	; 0x48
    ada6:	2880      	cmp	r0, #128	; 0x80
    ada8:	f000 82b2 	beq.w	b310 <_svfprintf_r+0x9ac>
    adac:	9815      	ldr	r0, [sp, #84]	; 0x54
    adae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    adb0:	1ac6      	subs	r6, r0, r3
    adb2:	2e00      	cmp	r6, #0
    adb4:	dd2e      	ble.n	ae14 <_svfprintf_r+0x4b0>
    adb6:	2e10      	cmp	r6, #16
    adb8:	4fa7      	ldr	r7, [pc, #668]	; (b058 <_svfprintf_r+0x6f4>)
    adba:	bfc8      	it	gt
    adbc:	f04f 0810 	movgt.w	r8, #16
    adc0:	dc03      	bgt.n	adca <_svfprintf_r+0x466>
    adc2:	e01b      	b.n	adfc <_svfprintf_r+0x498>
    adc4:	3e10      	subs	r6, #16
    adc6:	2e10      	cmp	r6, #16
    adc8:	dd18      	ble.n	adfc <_svfprintf_r+0x498>
    adca:	f8c4 8004 	str.w	r8, [r4, #4]
    adce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    add0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    add2:	3301      	adds	r3, #1
    add4:	6027      	str	r7, [r4, #0]
    add6:	3210      	adds	r2, #16
    add8:	2b07      	cmp	r3, #7
    adda:	9239      	str	r2, [sp, #228]	; 0xe4
    addc:	f104 0408 	add.w	r4, r4, #8
    ade0:	9338      	str	r3, [sp, #224]	; 0xe0
    ade2:	ddef      	ble.n	adc4 <_svfprintf_r+0x460>
    ade4:	9809      	ldr	r0, [sp, #36]	; 0x24
    ade6:	4659      	mov	r1, fp
    ade8:	aa37      	add	r2, sp, #220	; 0xdc
    adea:	464c      	mov	r4, r9
    adec:	f7ff fd2c 	bl	a848 <__sprint_r>
    adf0:	2800      	cmp	r0, #0
    adf2:	f47f af05 	bne.w	ac00 <_svfprintf_r+0x29c>
    adf6:	3e10      	subs	r6, #16
    adf8:	2e10      	cmp	r6, #16
    adfa:	dce6      	bgt.n	adca <_svfprintf_r+0x466>
    adfc:	6066      	str	r6, [r4, #4]
    adfe:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ae00:	6027      	str	r7, [r4, #0]
    ae02:	1c5a      	adds	r2, r3, #1
    ae04:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    ae06:	9238      	str	r2, [sp, #224]	; 0xe0
    ae08:	199b      	adds	r3, r3, r6
    ae0a:	2a07      	cmp	r2, #7
    ae0c:	9339      	str	r3, [sp, #228]	; 0xe4
    ae0e:	f300 82ee 	bgt.w	b3ee <_svfprintf_r+0xa8a>
    ae12:	3408      	adds	r4, #8
    ae14:	f41a 7f80 	tst.w	sl, #256	; 0x100
    ae18:	f040 8219 	bne.w	b24e <_svfprintf_r+0x8ea>
    ae1c:	990e      	ldr	r1, [sp, #56]	; 0x38
    ae1e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ae20:	6061      	str	r1, [r4, #4]
    ae22:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    ae24:	6022      	str	r2, [r4, #0]
    ae26:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    ae28:	3301      	adds	r3, #1
    ae2a:	9338      	str	r3, [sp, #224]	; 0xe0
    ae2c:	1852      	adds	r2, r2, r1
    ae2e:	2b07      	cmp	r3, #7
    ae30:	9239      	str	r2, [sp, #228]	; 0xe4
    ae32:	f77f aeb1 	ble.w	ab98 <_svfprintf_r+0x234>
    ae36:	9809      	ldr	r0, [sp, #36]	; 0x24
    ae38:	4659      	mov	r1, fp
    ae3a:	aa37      	add	r2, sp, #220	; 0xdc
    ae3c:	f7ff fd04 	bl	a848 <__sprint_r>
    ae40:	2800      	cmp	r0, #0
    ae42:	f47f aedd 	bne.w	ac00 <_svfprintf_r+0x29c>
    ae46:	f01a 0f04 	tst.w	sl, #4
    ae4a:	464b      	mov	r3, r9
    ae4c:	f47f aeaa 	bne.w	aba4 <_svfprintf_r+0x240>
    ae50:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    ae52:	980d      	ldr	r0, [sp, #52]	; 0x34
    ae54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    ae56:	990c      	ldr	r1, [sp, #48]	; 0x30
    ae58:	428a      	cmp	r2, r1
    ae5a:	bfac      	ite	ge
    ae5c:	1880      	addge	r0, r0, r2
    ae5e:	1840      	addlt	r0, r0, r1
    ae60:	900d      	str	r0, [sp, #52]	; 0x34
    ae62:	2b00      	cmp	r3, #0
    ae64:	f040 829e 	bne.w	b3a4 <_svfprintf_r+0xa40>
    ae68:	2300      	movs	r3, #0
    ae6a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    ae6e:	9338      	str	r3, [sp, #224]	; 0xe0
    ae70:	464c      	mov	r4, r9
    ae72:	e5a1      	b.n	a9b8 <_svfprintf_r+0x54>
    ae74:	9214      	str	r2, [sp, #80]	; 0x50
    ae76:	2a00      	cmp	r2, #0
    ae78:	f000 8504 	beq.w	b884 <_svfprintf_r+0xf20>
    ae7c:	2001      	movs	r0, #1
    ae7e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    ae82:	f04f 0100 	mov.w	r1, #0
    ae86:	aa2d      	add	r2, sp, #180	; 0xb4
    ae88:	900b      	str	r0, [sp, #44]	; 0x2c
    ae8a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    ae8e:	9211      	str	r2, [sp, #68]	; 0x44
    ae90:	900e      	str	r0, [sp, #56]	; 0x38
    ae92:	2100      	movs	r1, #0
    ae94:	9115      	str	r1, [sp, #84]	; 0x54
    ae96:	e71f      	b.n	acd8 <_svfprintf_r+0x374>
    ae98:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    ae9c:	2b00      	cmp	r3, #0
    ae9e:	f040 840c 	bne.w	b6ba <_svfprintf_r+0xd56>
    aea2:	990a      	ldr	r1, [sp, #40]	; 0x28
    aea4:	462b      	mov	r3, r5
    aea6:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    aeaa:	782a      	ldrb	r2, [r5, #0]
    aeac:	910a      	str	r1, [sp, #40]	; 0x28
    aeae:	e5c2      	b.n	aa36 <_svfprintf_r+0xd2>
    aeb0:	990a      	ldr	r1, [sp, #40]	; 0x28
    aeb2:	f04a 0a01 	orr.w	sl, sl, #1
    aeb6:	782a      	ldrb	r2, [r5, #0]
    aeb8:	462b      	mov	r3, r5
    aeba:	910a      	str	r1, [sp, #40]	; 0x28
    aebc:	e5bb      	b.n	aa36 <_svfprintf_r+0xd2>
    aebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aec0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    aec2:	681b      	ldr	r3, [r3, #0]
    aec4:	1d11      	adds	r1, r2, #4
    aec6:	2b00      	cmp	r3, #0
    aec8:	930c      	str	r3, [sp, #48]	; 0x30
    aeca:	f2c0 85b2 	blt.w	ba32 <_svfprintf_r+0x10ce>
    aece:	782a      	ldrb	r2, [r5, #0]
    aed0:	462b      	mov	r3, r5
    aed2:	910a      	str	r1, [sp, #40]	; 0x28
    aed4:	e5af      	b.n	aa36 <_svfprintf_r+0xd2>
    aed6:	990a      	ldr	r1, [sp, #40]	; 0x28
    aed8:	462b      	mov	r3, r5
    aeda:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    aede:	782a      	ldrb	r2, [r5, #0]
    aee0:	910a      	str	r1, [sp, #40]	; 0x28
    aee2:	e5a8      	b.n	aa36 <_svfprintf_r+0xd2>
    aee4:	f04a 0a10 	orr.w	sl, sl, #16
    aee8:	9214      	str	r2, [sp, #80]	; 0x50
    aeea:	f01a 0f20 	tst.w	sl, #32
    aeee:	f000 8187 	beq.w	b200 <_svfprintf_r+0x89c>
    aef2:	980a      	ldr	r0, [sp, #40]	; 0x28
    aef4:	1dc3      	adds	r3, r0, #7
    aef6:	f023 0307 	bic.w	r3, r3, #7
    aefa:	f103 0108 	add.w	r1, r3, #8
    aefe:	910a      	str	r1, [sp, #40]	; 0x28
    af00:	e9d3 6700 	ldrd	r6, r7, [r3]
    af04:	2e00      	cmp	r6, #0
    af06:	f177 0000 	sbcs.w	r0, r7, #0
    af0a:	f2c0 8376 	blt.w	b5fa <_svfprintf_r+0xc96>
    af0e:	ea56 0107 	orrs.w	r1, r6, r7
    af12:	f04f 0301 	mov.w	r3, #1
    af16:	bf0c      	ite	eq
    af18:	2200      	moveq	r2, #0
    af1a:	2201      	movne	r2, #1
    af1c:	f1b8 0f00 	cmp.w	r8, #0
    af20:	bfa8      	it	ge
    af22:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    af26:	f1b8 0f00 	cmp.w	r8, #0
    af2a:	bf18      	it	ne
    af2c:	f042 0201 	orrne.w	r2, r2, #1
    af30:	2a00      	cmp	r2, #0
    af32:	f47f aea0 	bne.w	ac76 <_svfprintf_r+0x312>
    af36:	2b00      	cmp	r3, #0
    af38:	f040 81e5 	bne.w	b306 <_svfprintf_r+0x9a2>
    af3c:	f01a 0f01 	tst.w	sl, #1
    af40:	f000 81e1 	beq.w	b306 <_svfprintf_r+0x9a2>
    af44:	2330      	movs	r3, #48	; 0x30
    af46:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    af4a:	ab2d      	add	r3, sp, #180	; 0xb4
    af4c:	2001      	movs	r0, #1
    af4e:	3327      	adds	r3, #39	; 0x27
    af50:	900e      	str	r0, [sp, #56]	; 0x38
    af52:	9311      	str	r3, [sp, #68]	; 0x44
    af54:	e6b3      	b.n	acbe <_svfprintf_r+0x35a>
    af56:	f01a 0f08 	tst.w	sl, #8
    af5a:	9214      	str	r2, [sp, #80]	; 0x50
    af5c:	f000 83bf 	beq.w	b6de <_svfprintf_r+0xd7a>
    af60:	980a      	ldr	r0, [sp, #40]	; 0x28
    af62:	1dc3      	adds	r3, r0, #7
    af64:	f023 0307 	bic.w	r3, r3, #7
    af68:	f103 0108 	add.w	r1, r3, #8
    af6c:	910a      	str	r1, [sp, #40]	; 0x28
    af6e:	685e      	ldr	r6, [r3, #4]
    af70:	681f      	ldr	r7, [r3, #0]
    af72:	9619      	str	r6, [sp, #100]	; 0x64
    af74:	9710      	str	r7, [sp, #64]	; 0x40
    af76:	4638      	mov	r0, r7
    af78:	4631      	mov	r1, r6
    af7a:	f7fd ff37 	bl	8dec <__isinfd>
    af7e:	4603      	mov	r3, r0
    af80:	2800      	cmp	r0, #0
    af82:	f000 8493 	beq.w	b8ac <_svfprintf_r+0xf48>
    af86:	4638      	mov	r0, r7
    af88:	2200      	movs	r2, #0
    af8a:	2300      	movs	r3, #0
    af8c:	4631      	mov	r1, r6
    af8e:	f002 f947 	bl	d220 <__aeabi_dcmplt>
    af92:	2800      	cmp	r0, #0
    af94:	f040 8415 	bne.w	b7c2 <_svfprintf_r+0xe5e>
    af98:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    af9c:	2003      	movs	r0, #3
    af9e:	f64d 523c 	movw	r2, #56636	; 0xdd3c
    afa2:	f64d 5138 	movw	r1, #56632	; 0xdd38
    afa6:	900b      	str	r0, [sp, #44]	; 0x2c
    afa8:	9814      	ldr	r0, [sp, #80]	; 0x50
    afaa:	f2c0 0100 	movt	r1, #0
    afae:	f2c0 0200 	movt	r2, #0
    afb2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    afb6:	2847      	cmp	r0, #71	; 0x47
    afb8:	bfd8      	it	le
    afba:	460a      	movle	r2, r1
    afbc:	2103      	movs	r1, #3
    afbe:	9211      	str	r2, [sp, #68]	; 0x44
    afc0:	2200      	movs	r2, #0
    afc2:	910e      	str	r1, [sp, #56]	; 0x38
    afc4:	9215      	str	r2, [sp, #84]	; 0x54
    afc6:	e683      	b.n	acd0 <_svfprintf_r+0x36c>
    afc8:	990a      	ldr	r1, [sp, #40]	; 0x28
    afca:	f04a 0a08 	orr.w	sl, sl, #8
    afce:	782a      	ldrb	r2, [r5, #0]
    afd0:	462b      	mov	r3, r5
    afd2:	910a      	str	r1, [sp, #40]	; 0x28
    afd4:	e52f      	b.n	aa36 <_svfprintf_r+0xd2>
    afd6:	990a      	ldr	r1, [sp, #40]	; 0x28
    afd8:	782a      	ldrb	r2, [r5, #0]
    afda:	f04a 0a04 	orr.w	sl, sl, #4
    afde:	462b      	mov	r3, r5
    afe0:	910a      	str	r1, [sp, #40]	; 0x28
    afe2:	e528      	b.n	aa36 <_svfprintf_r+0xd2>
    afe4:	462b      	mov	r3, r5
    afe6:	f813 2b01 	ldrb.w	r2, [r3], #1
    afea:	2a2a      	cmp	r2, #42	; 0x2a
    afec:	f000 86cf 	beq.w	bd8e <_svfprintf_r+0x142a>
    aff0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    aff4:	2909      	cmp	r1, #9
    aff6:	bf88      	it	hi
    aff8:	f04f 0800 	movhi.w	r8, #0
    affc:	d810      	bhi.n	b020 <_svfprintf_r+0x6bc>
    affe:	3502      	adds	r5, #2
    b000:	f04f 0800 	mov.w	r8, #0
    b004:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    b008:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    b00c:	462b      	mov	r3, r5
    b00e:	3501      	adds	r5, #1
    b010:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    b014:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b018:	2909      	cmp	r1, #9
    b01a:	d9f3      	bls.n	b004 <_svfprintf_r+0x6a0>
    b01c:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    b020:	461d      	mov	r5, r3
    b022:	e509      	b.n	aa38 <_svfprintf_r+0xd4>
    b024:	990a      	ldr	r1, [sp, #40]	; 0x28
    b026:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    b02a:	782a      	ldrb	r2, [r5, #0]
    b02c:	462b      	mov	r3, r5
    b02e:	910a      	str	r1, [sp, #40]	; 0x28
    b030:	e501      	b.n	aa36 <_svfprintf_r+0xd2>
    b032:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b036:	2600      	movs	r6, #0
    b038:	462b      	mov	r3, r5
    b03a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    b03e:	f813 2b01 	ldrb.w	r2, [r3], #1
    b042:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    b046:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b04a:	461d      	mov	r5, r3
    b04c:	2909      	cmp	r1, #9
    b04e:	d9f3      	bls.n	b038 <_svfprintf_r+0x6d4>
    b050:	960c      	str	r6, [sp, #48]	; 0x30
    b052:	461d      	mov	r5, r3
    b054:	e4f0      	b.n	aa38 <_svfprintf_r+0xd4>
    b056:	bf00      	nop
    b058:	0000e090 	.word	0x0000e090
    b05c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    b060:	990a      	ldr	r1, [sp, #40]	; 0x28
    b062:	e734      	b.n	aece <_svfprintf_r+0x56a>
    b064:	782a      	ldrb	r2, [r5, #0]
    b066:	2a6c      	cmp	r2, #108	; 0x6c
    b068:	f000 8418 	beq.w	b89c <_svfprintf_r+0xf38>
    b06c:	990a      	ldr	r1, [sp, #40]	; 0x28
    b06e:	f04a 0a10 	orr.w	sl, sl, #16
    b072:	462b      	mov	r3, r5
    b074:	910a      	str	r1, [sp, #40]	; 0x28
    b076:	e4de      	b.n	aa36 <_svfprintf_r+0xd2>
    b078:	f01a 0f20 	tst.w	sl, #32
    b07c:	f000 8323 	beq.w	b6c6 <_svfprintf_r+0xd62>
    b080:	990a      	ldr	r1, [sp, #40]	; 0x28
    b082:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    b084:	680b      	ldr	r3, [r1, #0]
    b086:	4610      	mov	r0, r2
    b088:	ea4f 71e0 	mov.w	r1, r0, asr #31
    b08c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b08e:	e9c3 0100 	strd	r0, r1, [r3]
    b092:	f102 0a04 	add.w	sl, r2, #4
    b096:	e48f      	b.n	a9b8 <_svfprintf_r+0x54>
    b098:	f01a 0320 	ands.w	r3, sl, #32
    b09c:	9214      	str	r2, [sp, #80]	; 0x50
    b09e:	f000 80c7 	beq.w	b230 <_svfprintf_r+0x8cc>
    b0a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0a4:	1dda      	adds	r2, r3, #7
    b0a6:	2300      	movs	r3, #0
    b0a8:	f022 0207 	bic.w	r2, r2, #7
    b0ac:	f102 0008 	add.w	r0, r2, #8
    b0b0:	900a      	str	r0, [sp, #40]	; 0x28
    b0b2:	e9d2 6700 	ldrd	r6, r7, [r2]
    b0b6:	ea56 0107 	orrs.w	r1, r6, r7
    b0ba:	bf0c      	ite	eq
    b0bc:	2200      	moveq	r2, #0
    b0be:	2201      	movne	r2, #1
    b0c0:	e5c8      	b.n	ac54 <_svfprintf_r+0x2f0>
    b0c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b0c4:	f64d 5048 	movw	r0, #56648	; 0xdd48
    b0c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    b0ca:	2378      	movs	r3, #120	; 0x78
    b0cc:	f2c0 0000 	movt	r0, #0
    b0d0:	9314      	str	r3, [sp, #80]	; 0x50
    b0d2:	6816      	ldr	r6, [r2, #0]
    b0d4:	3104      	adds	r1, #4
    b0d6:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    b0da:	f04a 0a02 	orr.w	sl, sl, #2
    b0de:	2330      	movs	r3, #48	; 0x30
    b0e0:	1e32      	subs	r2, r6, #0
    b0e2:	bf18      	it	ne
    b0e4:	2201      	movne	r2, #1
    b0e6:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    b0ea:	4636      	mov	r6, r6
    b0ec:	f04f 0700 	mov.w	r7, #0
    b0f0:	9017      	str	r0, [sp, #92]	; 0x5c
    b0f2:	2302      	movs	r3, #2
    b0f4:	910a      	str	r1, [sp, #40]	; 0x28
    b0f6:	e5ad      	b.n	ac54 <_svfprintf_r+0x2f0>
    b0f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0fa:	9214      	str	r2, [sp, #80]	; 0x50
    b0fc:	f04f 0200 	mov.w	r2, #0
    b100:	1d18      	adds	r0, r3, #4
    b102:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    b106:	681b      	ldr	r3, [r3, #0]
    b108:	900a      	str	r0, [sp, #40]	; 0x28
    b10a:	9311      	str	r3, [sp, #68]	; 0x44
    b10c:	2b00      	cmp	r3, #0
    b10e:	f000 854d 	beq.w	bbac <_svfprintf_r+0x1248>
    b112:	f1b8 0f00 	cmp.w	r8, #0
    b116:	9811      	ldr	r0, [sp, #68]	; 0x44
    b118:	f2c0 852a 	blt.w	bb70 <_svfprintf_r+0x120c>
    b11c:	2100      	movs	r1, #0
    b11e:	4642      	mov	r2, r8
    b120:	f7fc fe80 	bl	7e24 <memchr>
    b124:	4603      	mov	r3, r0
    b126:	2800      	cmp	r0, #0
    b128:	f000 856e 	beq.w	bc08 <_svfprintf_r+0x12a4>
    b12c:	9811      	ldr	r0, [sp, #68]	; 0x44
    b12e:	1a1b      	subs	r3, r3, r0
    b130:	930e      	str	r3, [sp, #56]	; 0x38
    b132:	4543      	cmp	r3, r8
    b134:	f340 8482 	ble.w	ba3c <_svfprintf_r+0x10d8>
    b138:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    b13c:	2100      	movs	r1, #0
    b13e:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    b142:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    b146:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    b14a:	9115      	str	r1, [sp, #84]	; 0x54
    b14c:	e5c0      	b.n	acd0 <_svfprintf_r+0x36c>
    b14e:	f01a 0f20 	tst.w	sl, #32
    b152:	9214      	str	r2, [sp, #80]	; 0x50
    b154:	d010      	beq.n	b178 <_svfprintf_r+0x814>
    b156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b158:	1dda      	adds	r2, r3, #7
    b15a:	2301      	movs	r3, #1
    b15c:	e7a4      	b.n	b0a8 <_svfprintf_r+0x744>
    b15e:	990a      	ldr	r1, [sp, #40]	; 0x28
    b160:	f04a 0a20 	orr.w	sl, sl, #32
    b164:	782a      	ldrb	r2, [r5, #0]
    b166:	462b      	mov	r3, r5
    b168:	910a      	str	r1, [sp, #40]	; 0x28
    b16a:	e464      	b.n	aa36 <_svfprintf_r+0xd2>
    b16c:	f04a 0a10 	orr.w	sl, sl, #16
    b170:	9214      	str	r2, [sp, #80]	; 0x50
    b172:	f01a 0f20 	tst.w	sl, #32
    b176:	d1ee      	bne.n	b156 <_svfprintf_r+0x7f2>
    b178:	f01a 0f10 	tst.w	sl, #16
    b17c:	f040 8254 	bne.w	b628 <_svfprintf_r+0xcc4>
    b180:	f01a 0f40 	tst.w	sl, #64	; 0x40
    b184:	f000 8250 	beq.w	b628 <_svfprintf_r+0xcc4>
    b188:	980a      	ldr	r0, [sp, #40]	; 0x28
    b18a:	2301      	movs	r3, #1
    b18c:	1d01      	adds	r1, r0, #4
    b18e:	910a      	str	r1, [sp, #40]	; 0x28
    b190:	8806      	ldrh	r6, [r0, #0]
    b192:	1e32      	subs	r2, r6, #0
    b194:	bf18      	it	ne
    b196:	2201      	movne	r2, #1
    b198:	4636      	mov	r6, r6
    b19a:	f04f 0700 	mov.w	r7, #0
    b19e:	e559      	b.n	ac54 <_svfprintf_r+0x2f0>
    b1a0:	f01a 0f20 	tst.w	sl, #32
    b1a4:	9214      	str	r2, [sp, #80]	; 0x50
    b1a6:	f64d 5224 	movw	r2, #56612	; 0xdd24
    b1aa:	f2c0 0200 	movt	r2, #0
    b1ae:	9217      	str	r2, [sp, #92]	; 0x5c
    b1b0:	f47f ad3d 	bne.w	ac2e <_svfprintf_r+0x2ca>
    b1b4:	f01a 0f10 	tst.w	sl, #16
    b1b8:	f040 822d 	bne.w	b616 <_svfprintf_r+0xcb2>
    b1bc:	f01a 0f40 	tst.w	sl, #64	; 0x40
    b1c0:	f000 8229 	beq.w	b616 <_svfprintf_r+0xcb2>
    b1c4:	990a      	ldr	r1, [sp, #40]	; 0x28
    b1c6:	1d0a      	adds	r2, r1, #4
    b1c8:	920a      	str	r2, [sp, #40]	; 0x28
    b1ca:	880e      	ldrh	r6, [r1, #0]
    b1cc:	4636      	mov	r6, r6
    b1ce:	f04f 0700 	mov.w	r7, #0
    b1d2:	e535      	b.n	ac40 <_svfprintf_r+0x2dc>
    b1d4:	9214      	str	r2, [sp, #80]	; 0x50
    b1d6:	2001      	movs	r0, #1
    b1d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b1da:	f04f 0100 	mov.w	r1, #0
    b1de:	900b      	str	r0, [sp, #44]	; 0x2c
    b1e0:	900e      	str	r0, [sp, #56]	; 0x38
    b1e2:	6813      	ldr	r3, [r2, #0]
    b1e4:	3204      	adds	r2, #4
    b1e6:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    b1ea:	920a      	str	r2, [sp, #40]	; 0x28
    b1ec:	aa2d      	add	r2, sp, #180	; 0xb4
    b1ee:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    b1f2:	9211      	str	r2, [sp, #68]	; 0x44
    b1f4:	e64d      	b.n	ae92 <_svfprintf_r+0x52e>
    b1f6:	f01a 0f20 	tst.w	sl, #32
    b1fa:	9214      	str	r2, [sp, #80]	; 0x50
    b1fc:	f47f ae79 	bne.w	aef2 <_svfprintf_r+0x58e>
    b200:	f01a 0f10 	tst.w	sl, #16
    b204:	f040 81ed 	bne.w	b5e2 <_svfprintf_r+0xc7e>
    b208:	f01a 0f40 	tst.w	sl, #64	; 0x40
    b20c:	f000 81e9 	beq.w	b5e2 <_svfprintf_r+0xc7e>
    b210:	980a      	ldr	r0, [sp, #40]	; 0x28
    b212:	1d01      	adds	r1, r0, #4
    b214:	910a      	str	r1, [sp, #40]	; 0x28
    b216:	f9b0 6000 	ldrsh.w	r6, [r0]
    b21a:	4636      	mov	r6, r6
    b21c:	ea4f 77e6 	mov.w	r7, r6, asr #31
    b220:	e670      	b.n	af04 <_svfprintf_r+0x5a0>
    b222:	f04a 0a10 	orr.w	sl, sl, #16
    b226:	9214      	str	r2, [sp, #80]	; 0x50
    b228:	f01a 0320 	ands.w	r3, sl, #32
    b22c:	f47f af39 	bne.w	b0a2 <_svfprintf_r+0x73e>
    b230:	f01a 0210 	ands.w	r2, sl, #16
    b234:	f000 825f 	beq.w	b6f6 <_svfprintf_r+0xd92>
    b238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b23a:	1d10      	adds	r0, r2, #4
    b23c:	900a      	str	r0, [sp, #40]	; 0x28
    b23e:	6816      	ldr	r6, [r2, #0]
    b240:	1e32      	subs	r2, r6, #0
    b242:	bf18      	it	ne
    b244:	2201      	movne	r2, #1
    b246:	4636      	mov	r6, r6
    b248:	f04f 0700 	mov.w	r7, #0
    b24c:	e502      	b.n	ac54 <_svfprintf_r+0x2f0>
    b24e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    b250:	2b65      	cmp	r3, #101	; 0x65
    b252:	f77f ac5a 	ble.w	ab0a <_svfprintf_r+0x1a6>
    b256:	9810      	ldr	r0, [sp, #64]	; 0x40
    b258:	2200      	movs	r2, #0
    b25a:	2300      	movs	r3, #0
    b25c:	9919      	ldr	r1, [sp, #100]	; 0x64
    b25e:	f001 ffd5 	bl	d20c <__aeabi_dcmpeq>
    b262:	2800      	cmp	r0, #0
    b264:	f000 80e1 	beq.w	b42a <_svfprintf_r+0xac6>
    b268:	2301      	movs	r3, #1
    b26a:	6063      	str	r3, [r4, #4]
    b26c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b26e:	f64d 5364 	movw	r3, #56676	; 0xdd64
    b272:	f2c0 0300 	movt	r3, #0
    b276:	6023      	str	r3, [r4, #0]
    b278:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    b27a:	3201      	adds	r2, #1
    b27c:	9238      	str	r2, [sp, #224]	; 0xe0
    b27e:	3301      	adds	r3, #1
    b280:	2a07      	cmp	r2, #7
    b282:	9339      	str	r3, [sp, #228]	; 0xe4
    b284:	bfd8      	it	le
    b286:	f104 0308 	addle.w	r3, r4, #8
    b28a:	f300 829f 	bgt.w	b7cc <_svfprintf_r+0xe68>
    b28e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    b290:	9818      	ldr	r0, [sp, #96]	; 0x60
    b292:	4282      	cmp	r2, r0
    b294:	db03      	blt.n	b29e <_svfprintf_r+0x93a>
    b296:	f01a 0f01 	tst.w	sl, #1
    b29a:	f43f ac7f 	beq.w	ab9c <_svfprintf_r+0x238>
    b29e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b2a0:	2201      	movs	r2, #1
    b2a2:	605a      	str	r2, [r3, #4]
    b2a4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b2a6:	6019      	str	r1, [r3, #0]
    b2a8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b2aa:	3201      	adds	r2, #1
    b2ac:	9238      	str	r2, [sp, #224]	; 0xe0
    b2ae:	3101      	adds	r1, #1
    b2b0:	2a07      	cmp	r2, #7
    b2b2:	9139      	str	r1, [sp, #228]	; 0xe4
    b2b4:	f300 83eb 	bgt.w	ba8e <_svfprintf_r+0x112a>
    b2b8:	3308      	adds	r3, #8
    b2ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
    b2bc:	1e56      	subs	r6, r2, #1
    b2be:	2e00      	cmp	r6, #0
    b2c0:	f77f ac6c 	ble.w	ab9c <_svfprintf_r+0x238>
    b2c4:	2e10      	cmp	r6, #16
    b2c6:	4fa0      	ldr	r7, [pc, #640]	; (b548 <_svfprintf_r+0xbe4>)
    b2c8:	f340 81e9 	ble.w	b69e <_svfprintf_r+0xd3a>
    b2cc:	2410      	movs	r4, #16
    b2ce:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    b2d2:	e003      	b.n	b2dc <_svfprintf_r+0x978>
    b2d4:	3e10      	subs	r6, #16
    b2d6:	2e10      	cmp	r6, #16
    b2d8:	f340 81e1 	ble.w	b69e <_svfprintf_r+0xd3a>
    b2dc:	605c      	str	r4, [r3, #4]
    b2de:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b2e0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b2e2:	3201      	adds	r2, #1
    b2e4:	601f      	str	r7, [r3, #0]
    b2e6:	3110      	adds	r1, #16
    b2e8:	2a07      	cmp	r2, #7
    b2ea:	9139      	str	r1, [sp, #228]	; 0xe4
    b2ec:	f103 0308 	add.w	r3, r3, #8
    b2f0:	9238      	str	r2, [sp, #224]	; 0xe0
    b2f2:	ddef      	ble.n	b2d4 <_svfprintf_r+0x970>
    b2f4:	9809      	ldr	r0, [sp, #36]	; 0x24
    b2f6:	4659      	mov	r1, fp
    b2f8:	4642      	mov	r2, r8
    b2fa:	f7ff faa5 	bl	a848 <__sprint_r>
    b2fe:	464b      	mov	r3, r9
    b300:	2800      	cmp	r0, #0
    b302:	d0e7      	beq.n	b2d4 <_svfprintf_r+0x970>
    b304:	e47c      	b.n	ac00 <_svfprintf_r+0x29c>
    b306:	9916      	ldr	r1, [sp, #88]	; 0x58
    b308:	2200      	movs	r2, #0
    b30a:	920e      	str	r2, [sp, #56]	; 0x38
    b30c:	9111      	str	r1, [sp, #68]	; 0x44
    b30e:	e4d6      	b.n	acbe <_svfprintf_r+0x35a>
    b310:	990c      	ldr	r1, [sp, #48]	; 0x30
    b312:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b314:	1a8e      	subs	r6, r1, r2
    b316:	2e00      	cmp	r6, #0
    b318:	f77f ad48 	ble.w	adac <_svfprintf_r+0x448>
    b31c:	2e10      	cmp	r6, #16
    b31e:	4f8a      	ldr	r7, [pc, #552]	; (b548 <_svfprintf_r+0xbe4>)
    b320:	bfc8      	it	gt
    b322:	f04f 0810 	movgt.w	r8, #16
    b326:	dc03      	bgt.n	b330 <_svfprintf_r+0x9cc>
    b328:	e01b      	b.n	b362 <_svfprintf_r+0x9fe>
    b32a:	3e10      	subs	r6, #16
    b32c:	2e10      	cmp	r6, #16
    b32e:	dd18      	ble.n	b362 <_svfprintf_r+0x9fe>
    b330:	f8c4 8004 	str.w	r8, [r4, #4]
    b334:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    b336:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    b338:	3301      	adds	r3, #1
    b33a:	6027      	str	r7, [r4, #0]
    b33c:	3210      	adds	r2, #16
    b33e:	2b07      	cmp	r3, #7
    b340:	9239      	str	r2, [sp, #228]	; 0xe4
    b342:	f104 0408 	add.w	r4, r4, #8
    b346:	9338      	str	r3, [sp, #224]	; 0xe0
    b348:	ddef      	ble.n	b32a <_svfprintf_r+0x9c6>
    b34a:	9809      	ldr	r0, [sp, #36]	; 0x24
    b34c:	4659      	mov	r1, fp
    b34e:	aa37      	add	r2, sp, #220	; 0xdc
    b350:	464c      	mov	r4, r9
    b352:	f7ff fa79 	bl	a848 <__sprint_r>
    b356:	2800      	cmp	r0, #0
    b358:	f47f ac52 	bne.w	ac00 <_svfprintf_r+0x29c>
    b35c:	3e10      	subs	r6, #16
    b35e:	2e10      	cmp	r6, #16
    b360:	dce6      	bgt.n	b330 <_svfprintf_r+0x9cc>
    b362:	6066      	str	r6, [r4, #4]
    b364:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    b366:	6027      	str	r7, [r4, #0]
    b368:	1c5a      	adds	r2, r3, #1
    b36a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    b36c:	9238      	str	r2, [sp, #224]	; 0xe0
    b36e:	199b      	adds	r3, r3, r6
    b370:	2a07      	cmp	r2, #7
    b372:	9339      	str	r3, [sp, #228]	; 0xe4
    b374:	f300 8188 	bgt.w	b688 <_svfprintf_r+0xd24>
    b378:	3408      	adds	r4, #8
    b37a:	e517      	b.n	adac <_svfprintf_r+0x448>
    b37c:	605e      	str	r6, [r3, #4]
    b37e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b380:	601f      	str	r7, [r3, #0]
    b382:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    b384:	3201      	adds	r2, #1
    b386:	9238      	str	r2, [sp, #224]	; 0xe0
    b388:	18f3      	adds	r3, r6, r3
    b38a:	2a07      	cmp	r2, #7
    b38c:	9339      	str	r3, [sp, #228]	; 0xe4
    b38e:	f77f ad60 	ble.w	ae52 <_svfprintf_r+0x4ee>
    b392:	9809      	ldr	r0, [sp, #36]	; 0x24
    b394:	4659      	mov	r1, fp
    b396:	aa37      	add	r2, sp, #220	; 0xdc
    b398:	f7ff fa56 	bl	a848 <__sprint_r>
    b39c:	2800      	cmp	r0, #0
    b39e:	f43f ad57 	beq.w	ae50 <_svfprintf_r+0x4ec>
    b3a2:	e42d      	b.n	ac00 <_svfprintf_r+0x29c>
    b3a4:	9809      	ldr	r0, [sp, #36]	; 0x24
    b3a6:	4659      	mov	r1, fp
    b3a8:	aa37      	add	r2, sp, #220	; 0xdc
    b3aa:	f7ff fa4d 	bl	a848 <__sprint_r>
    b3ae:	2800      	cmp	r0, #0
    b3b0:	f43f ad5a 	beq.w	ae68 <_svfprintf_r+0x504>
    b3b4:	e424      	b.n	ac00 <_svfprintf_r+0x29c>
    b3b6:	f01a 0f01 	tst.w	sl, #1
    b3ba:	f47f abaa 	bne.w	ab12 <_svfprintf_r+0x1ae>
    b3be:	2301      	movs	r3, #1
    b3c0:	6063      	str	r3, [r4, #4]
    b3c2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    b3c4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    b3c6:	3301      	adds	r3, #1
    b3c8:	9911      	ldr	r1, [sp, #68]	; 0x44
    b3ca:	3201      	adds	r2, #1
    b3cc:	2b07      	cmp	r3, #7
    b3ce:	9239      	str	r2, [sp, #228]	; 0xe4
    b3d0:	6021      	str	r1, [r4, #0]
    b3d2:	9338      	str	r3, [sp, #224]	; 0xe0
    b3d4:	f77f abd1 	ble.w	ab7a <_svfprintf_r+0x216>
    b3d8:	9809      	ldr	r0, [sp, #36]	; 0x24
    b3da:	4659      	mov	r1, fp
    b3dc:	aa37      	add	r2, sp, #220	; 0xdc
    b3de:	f7ff fa33 	bl	a848 <__sprint_r>
    b3e2:	2800      	cmp	r0, #0
    b3e4:	f47f ac0c 	bne.w	ac00 <_svfprintf_r+0x29c>
    b3e8:	464c      	mov	r4, r9
    b3ea:	f7ff bbc7 	b.w	ab7c <_svfprintf_r+0x218>
    b3ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    b3f0:	4659      	mov	r1, fp
    b3f2:	aa37      	add	r2, sp, #220	; 0xdc
    b3f4:	f7ff fa28 	bl	a848 <__sprint_r>
    b3f8:	2800      	cmp	r0, #0
    b3fa:	f47f ac01 	bne.w	ac00 <_svfprintf_r+0x29c>
    b3fe:	464c      	mov	r4, r9
    b400:	e508      	b.n	ae14 <_svfprintf_r+0x4b0>
    b402:	9809      	ldr	r0, [sp, #36]	; 0x24
    b404:	4659      	mov	r1, fp
    b406:	aa37      	add	r2, sp, #220	; 0xdc
    b408:	f7ff fa1e 	bl	a848 <__sprint_r>
    b40c:	2800      	cmp	r0, #0
    b40e:	f47f abf7 	bne.w	ac00 <_svfprintf_r+0x29c>
    b412:	464c      	mov	r4, r9
    b414:	e4b6      	b.n	ad84 <_svfprintf_r+0x420>
    b416:	9809      	ldr	r0, [sp, #36]	; 0x24
    b418:	4659      	mov	r1, fp
    b41a:	aa37      	add	r2, sp, #220	; 0xdc
    b41c:	f7ff fa14 	bl	a848 <__sprint_r>
    b420:	2800      	cmp	r0, #0
    b422:	f47f abed 	bne.w	ac00 <_svfprintf_r+0x29c>
    b426:	464c      	mov	r4, r9
    b428:	e4bc      	b.n	ada4 <_svfprintf_r+0x440>
    b42a:	9b42      	ldr	r3, [sp, #264]	; 0x108
    b42c:	2b00      	cmp	r3, #0
    b42e:	f340 81d9 	ble.w	b7e4 <_svfprintf_r+0xe80>
    b432:	9918      	ldr	r1, [sp, #96]	; 0x60
    b434:	428b      	cmp	r3, r1
    b436:	f2c0 816f 	blt.w	b718 <_svfprintf_r+0xdb4>
    b43a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    b43c:	6061      	str	r1, [r4, #4]
    b43e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    b440:	6022      	str	r2, [r4, #0]
    b442:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    b444:	3301      	adds	r3, #1
    b446:	9338      	str	r3, [sp, #224]	; 0xe0
    b448:	1852      	adds	r2, r2, r1
    b44a:	2b07      	cmp	r3, #7
    b44c:	9239      	str	r2, [sp, #228]	; 0xe4
    b44e:	bfd8      	it	le
    b450:	f104 0308 	addle.w	r3, r4, #8
    b454:	f300 83ba 	bgt.w	bbcc <_svfprintf_r+0x1268>
    b458:	9c42      	ldr	r4, [sp, #264]	; 0x108
    b45a:	9818      	ldr	r0, [sp, #96]	; 0x60
    b45c:	1a24      	subs	r4, r4, r0
    b45e:	2c00      	cmp	r4, #0
    b460:	f340 819b 	ble.w	b79a <_svfprintf_r+0xe36>
    b464:	2c10      	cmp	r4, #16
    b466:	4f38      	ldr	r7, [pc, #224]	; (b548 <_svfprintf_r+0xbe4>)
    b468:	f340 818b 	ble.w	b782 <_svfprintf_r+0xe1e>
    b46c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    b470:	2610      	movs	r6, #16
    b472:	46aa      	mov	sl, r5
    b474:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    b478:	9d09      	ldr	r5, [sp, #36]	; 0x24
    b47a:	e003      	b.n	b484 <_svfprintf_r+0xb20>
    b47c:	3c10      	subs	r4, #16
    b47e:	2c10      	cmp	r4, #16
    b480:	f340 817c 	ble.w	b77c <_svfprintf_r+0xe18>
    b484:	605e      	str	r6, [r3, #4]
    b486:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b488:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b48a:	3201      	adds	r2, #1
    b48c:	601f      	str	r7, [r3, #0]
    b48e:	3110      	adds	r1, #16
    b490:	2a07      	cmp	r2, #7
    b492:	9139      	str	r1, [sp, #228]	; 0xe4
    b494:	f103 0308 	add.w	r3, r3, #8
    b498:	9238      	str	r2, [sp, #224]	; 0xe0
    b49a:	ddef      	ble.n	b47c <_svfprintf_r+0xb18>
    b49c:	4628      	mov	r0, r5
    b49e:	4659      	mov	r1, fp
    b4a0:	4642      	mov	r2, r8
    b4a2:	f7ff f9d1 	bl	a848 <__sprint_r>
    b4a6:	464b      	mov	r3, r9
    b4a8:	2800      	cmp	r0, #0
    b4aa:	d0e7      	beq.n	b47c <_svfprintf_r+0xb18>
    b4ac:	f7ff bba8 	b.w	ac00 <_svfprintf_r+0x29c>
    b4b0:	9816      	ldr	r0, [sp, #88]	; 0x58
    b4b2:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    b4b6:	4603      	mov	r3, r0
    b4b8:	9011      	str	r0, [sp, #68]	; 0x44
    b4ba:	0931      	lsrs	r1, r6, #4
    b4bc:	f006 020f 	and.w	r2, r6, #15
    b4c0:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    b4c4:	0938      	lsrs	r0, r7, #4
    b4c6:	f81c 2002 	ldrb.w	r2, [ip, r2]
    b4ca:	460e      	mov	r6, r1
    b4cc:	4607      	mov	r7, r0
    b4ce:	ea56 0107 	orrs.w	r1, r6, r7
    b4d2:	f803 2d01 	strb.w	r2, [r3, #-1]!
    b4d6:	d1f0      	bne.n	b4ba <_svfprintf_r+0xb56>
    b4d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b4da:	9311      	str	r3, [sp, #68]	; 0x44
    b4dc:	1ad2      	subs	r2, r2, r3
    b4de:	920e      	str	r2, [sp, #56]	; 0x38
    b4e0:	f7ff bbed 	b.w	acbe <_svfprintf_r+0x35a>
    b4e4:	2300      	movs	r3, #0
    b4e6:	2209      	movs	r2, #9
    b4e8:	42b2      	cmp	r2, r6
    b4ea:	eb73 0007 	sbcs.w	r0, r3, r7
    b4ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
    b4f0:	bf3e      	ittt	cc
    b4f2:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    b4f6:	46a0      	movcc	r8, r4
    b4f8:	461c      	movcc	r4, r3
    b4fa:	d21a      	bcs.n	b532 <_svfprintf_r+0xbce>
    b4fc:	4630      	mov	r0, r6
    b4fe:	4639      	mov	r1, r7
    b500:	220a      	movs	r2, #10
    b502:	2300      	movs	r3, #0
    b504:	f001 ffc2 	bl	d48c <__aeabi_uldivmod>
    b508:	4630      	mov	r0, r6
    b50a:	4639      	mov	r1, r7
    b50c:	2300      	movs	r3, #0
    b50e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    b512:	220a      	movs	r2, #10
    b514:	f804 cd01 	strb.w	ip, [r4, #-1]!
    b518:	f001 ffb8 	bl	d48c <__aeabi_uldivmod>
    b51c:	4606      	mov	r6, r0
    b51e:	460f      	mov	r7, r1
    b520:	2009      	movs	r0, #9
    b522:	2100      	movs	r1, #0
    b524:	42b0      	cmp	r0, r6
    b526:	41b9      	sbcs	r1, r7
    b528:	d3e8      	bcc.n	b4fc <_svfprintf_r+0xb98>
    b52a:	4623      	mov	r3, r4
    b52c:	4644      	mov	r4, r8
    b52e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    b532:	1e5a      	subs	r2, r3, #1
    b534:	3630      	adds	r6, #48	; 0x30
    b536:	9211      	str	r2, [sp, #68]	; 0x44
    b538:	f803 6c01 	strb.w	r6, [r3, #-1]
    b53c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    b53e:	1a9b      	subs	r3, r3, r2
    b540:	930e      	str	r3, [sp, #56]	; 0x38
    b542:	f7ff bbbc 	b.w	acbe <_svfprintf_r+0x35a>
    b546:	bf00      	nop
    b548:	0000e090 	.word	0x0000e090
    b54c:	9809      	ldr	r0, [sp, #36]	; 0x24
    b54e:	4659      	mov	r1, fp
    b550:	aa37      	add	r2, sp, #220	; 0xdc
    b552:	f7ff f979 	bl	a848 <__sprint_r>
    b556:	2800      	cmp	r0, #0
    b558:	f47f ab52 	bne.w	ac00 <_svfprintf_r+0x29c>
    b55c:	464c      	mov	r4, r9
    b55e:	f7ff bbff 	b.w	ad60 <_svfprintf_r+0x3fc>
    b562:	9818      	ldr	r0, [sp, #96]	; 0x60
    b564:	1e46      	subs	r6, r0, #1
    b566:	2e00      	cmp	r6, #0
    b568:	f77f ab08 	ble.w	ab7c <_svfprintf_r+0x218>
    b56c:	2e10      	cmp	r6, #16
    b56e:	4f9c      	ldr	r7, [pc, #624]	; (b7e0 <_svfprintf_r+0xe7c>)
    b570:	bfc8      	it	gt
    b572:	f04f 0810 	movgt.w	r8, #16
    b576:	dc03      	bgt.n	b580 <_svfprintf_r+0xc1c>
    b578:	e01b      	b.n	b5b2 <_svfprintf_r+0xc4e>
    b57a:	3e10      	subs	r6, #16
    b57c:	2e10      	cmp	r6, #16
    b57e:	dd18      	ble.n	b5b2 <_svfprintf_r+0xc4e>
    b580:	f8c4 8004 	str.w	r8, [r4, #4]
    b584:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    b586:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    b588:	3301      	adds	r3, #1
    b58a:	6027      	str	r7, [r4, #0]
    b58c:	3210      	adds	r2, #16
    b58e:	2b07      	cmp	r3, #7
    b590:	9239      	str	r2, [sp, #228]	; 0xe4
    b592:	f104 0408 	add.w	r4, r4, #8
    b596:	9338      	str	r3, [sp, #224]	; 0xe0
    b598:	ddef      	ble.n	b57a <_svfprintf_r+0xc16>
    b59a:	9809      	ldr	r0, [sp, #36]	; 0x24
    b59c:	4659      	mov	r1, fp
    b59e:	aa37      	add	r2, sp, #220	; 0xdc
    b5a0:	464c      	mov	r4, r9
    b5a2:	f7ff f951 	bl	a848 <__sprint_r>
    b5a6:	2800      	cmp	r0, #0
    b5a8:	f47f ab2a 	bne.w	ac00 <_svfprintf_r+0x29c>
    b5ac:	3e10      	subs	r6, #16
    b5ae:	2e10      	cmp	r6, #16
    b5b0:	dce6      	bgt.n	b580 <_svfprintf_r+0xc1c>
    b5b2:	6066      	str	r6, [r4, #4]
    b5b4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    b5b6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    b5b8:	3301      	adds	r3, #1
    b5ba:	6027      	str	r7, [r4, #0]
    b5bc:	1992      	adds	r2, r2, r6
    b5be:	2b07      	cmp	r3, #7
    b5c0:	9239      	str	r2, [sp, #228]	; 0xe4
    b5c2:	9338      	str	r3, [sp, #224]	; 0xe0
    b5c4:	f77f aad9 	ble.w	ab7a <_svfprintf_r+0x216>
    b5c8:	e706      	b.n	b3d8 <_svfprintf_r+0xa74>
    b5ca:	9814      	ldr	r0, [sp, #80]	; 0x50
    b5cc:	2130      	movs	r1, #48	; 0x30
    b5ce:	f04a 0a02 	orr.w	sl, sl, #2
    b5d2:	2201      	movs	r2, #1
    b5d4:	2302      	movs	r3, #2
    b5d6:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    b5da:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    b5de:	f7ff bb39 	b.w	ac54 <_svfprintf_r+0x2f0>
    b5e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b5e4:	1d13      	adds	r3, r2, #4
    b5e6:	6816      	ldr	r6, [r2, #0]
    b5e8:	930a      	str	r3, [sp, #40]	; 0x28
    b5ea:	4636      	mov	r6, r6
    b5ec:	ea4f 77e6 	mov.w	r7, r6, asr #31
    b5f0:	2e00      	cmp	r6, #0
    b5f2:	f177 0000 	sbcs.w	r0, r7, #0
    b5f6:	f6bf ac8a 	bge.w	af0e <_svfprintf_r+0x5aa>
    b5fa:	4276      	negs	r6, r6
    b5fc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    b600:	232d      	movs	r3, #45	; 0x2d
    b602:	ea56 0207 	orrs.w	r2, r6, r7
    b606:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    b60a:	bf0c      	ite	eq
    b60c:	2200      	moveq	r2, #0
    b60e:	2201      	movne	r2, #1
    b610:	2301      	movs	r3, #1
    b612:	f7ff bb23 	b.w	ac5c <_svfprintf_r+0x2f8>
    b616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b618:	1d18      	adds	r0, r3, #4
    b61a:	681e      	ldr	r6, [r3, #0]
    b61c:	900a      	str	r0, [sp, #40]	; 0x28
    b61e:	4636      	mov	r6, r6
    b620:	f04f 0700 	mov.w	r7, #0
    b624:	f7ff bb0c 	b.w	ac40 <_svfprintf_r+0x2dc>
    b628:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b62a:	1d13      	adds	r3, r2, #4
    b62c:	6816      	ldr	r6, [r2, #0]
    b62e:	930a      	str	r3, [sp, #40]	; 0x28
    b630:	2301      	movs	r3, #1
    b632:	1e32      	subs	r2, r6, #0
    b634:	bf18      	it	ne
    b636:	2201      	movne	r2, #1
    b638:	4636      	mov	r6, r6
    b63a:	f04f 0700 	mov.w	r7, #0
    b63e:	f7ff bb09 	b.w	ac54 <_svfprintf_r+0x2f0>
    b642:	9809      	ldr	r0, [sp, #36]	; 0x24
    b644:	4659      	mov	r1, fp
    b646:	aa37      	add	r2, sp, #220	; 0xdc
    b648:	f7ff f8fe 	bl	a848 <__sprint_r>
    b64c:	2800      	cmp	r0, #0
    b64e:	f47f aad7 	bne.w	ac00 <_svfprintf_r+0x29c>
    b652:	464c      	mov	r4, r9
    b654:	f7ff ba79 	b.w	ab4a <_svfprintf_r+0x1e6>
    b658:	9809      	ldr	r0, [sp, #36]	; 0x24
    b65a:	4659      	mov	r1, fp
    b65c:	aa37      	add	r2, sp, #220	; 0xdc
    b65e:	f7ff f8f3 	bl	a848 <__sprint_r>
    b662:	2800      	cmp	r0, #0
    b664:	f47f aacc 	bne.w	ac00 <_svfprintf_r+0x29c>
    b668:	464c      	mov	r4, r9
    b66a:	f7ff ba60 	b.w	ab2e <_svfprintf_r+0x1ca>
    b66e:	2830      	cmp	r0, #48	; 0x30
    b670:	f000 8296 	beq.w	bba0 <_svfprintf_r+0x123c>
    b674:	9a11      	ldr	r2, [sp, #68]	; 0x44
    b676:	2330      	movs	r3, #48	; 0x30
    b678:	f802 3d01 	strb.w	r3, [r2, #-1]!
    b67c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    b67e:	9211      	str	r2, [sp, #68]	; 0x44
    b680:	1a9b      	subs	r3, r3, r2
    b682:	930e      	str	r3, [sp, #56]	; 0x38
    b684:	f7ff bb1b 	b.w	acbe <_svfprintf_r+0x35a>
    b688:	9809      	ldr	r0, [sp, #36]	; 0x24
    b68a:	4659      	mov	r1, fp
    b68c:	aa37      	add	r2, sp, #220	; 0xdc
    b68e:	f7ff f8db 	bl	a848 <__sprint_r>
    b692:	2800      	cmp	r0, #0
    b694:	f47f aab4 	bne.w	ac00 <_svfprintf_r+0x29c>
    b698:	464c      	mov	r4, r9
    b69a:	f7ff bb87 	b.w	adac <_svfprintf_r+0x448>
    b69e:	605e      	str	r6, [r3, #4]
    b6a0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b6a2:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b6a4:	3201      	adds	r2, #1
    b6a6:	601f      	str	r7, [r3, #0]
    b6a8:	1989      	adds	r1, r1, r6
    b6aa:	2a07      	cmp	r2, #7
    b6ac:	9139      	str	r1, [sp, #228]	; 0xe4
    b6ae:	9238      	str	r2, [sp, #224]	; 0xe0
    b6b0:	f73f abc1 	bgt.w	ae36 <_svfprintf_r+0x4d2>
    b6b4:	3308      	adds	r3, #8
    b6b6:	f7ff ba71 	b.w	ab9c <_svfprintf_r+0x238>
    b6ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    b6bc:	462b      	mov	r3, r5
    b6be:	782a      	ldrb	r2, [r5, #0]
    b6c0:	910a      	str	r1, [sp, #40]	; 0x28
    b6c2:	f7ff b9b8 	b.w	aa36 <_svfprintf_r+0xd2>
    b6c6:	f01a 0f10 	tst.w	sl, #16
    b6ca:	f000 81cd 	beq.w	ba68 <_svfprintf_r+0x1104>
    b6ce:	980a      	ldr	r0, [sp, #40]	; 0x28
    b6d0:	990d      	ldr	r1, [sp, #52]	; 0x34
    b6d2:	f100 0a04 	add.w	sl, r0, #4
    b6d6:	6803      	ldr	r3, [r0, #0]
    b6d8:	6019      	str	r1, [r3, #0]
    b6da:	f7ff b96d 	b.w	a9b8 <_svfprintf_r+0x54>
    b6de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b6e0:	1dd3      	adds	r3, r2, #7
    b6e2:	f023 0307 	bic.w	r3, r3, #7
    b6e6:	f103 0008 	add.w	r0, r3, #8
    b6ea:	900a      	str	r0, [sp, #40]	; 0x28
    b6ec:	685e      	ldr	r6, [r3, #4]
    b6ee:	681f      	ldr	r7, [r3, #0]
    b6f0:	9619      	str	r6, [sp, #100]	; 0x64
    b6f2:	9710      	str	r7, [sp, #64]	; 0x40
    b6f4:	e43f      	b.n	af76 <_svfprintf_r+0x612>
    b6f6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    b6fa:	f000 81a9 	beq.w	ba50 <_svfprintf_r+0x10ec>
    b6fe:	990a      	ldr	r1, [sp, #40]	; 0x28
    b700:	4613      	mov	r3, r2
    b702:	1d0a      	adds	r2, r1, #4
    b704:	920a      	str	r2, [sp, #40]	; 0x28
    b706:	880e      	ldrh	r6, [r1, #0]
    b708:	1e32      	subs	r2, r6, #0
    b70a:	bf18      	it	ne
    b70c:	2201      	movne	r2, #1
    b70e:	4636      	mov	r6, r6
    b710:	f04f 0700 	mov.w	r7, #0
    b714:	f7ff ba9e 	b.w	ac54 <_svfprintf_r+0x2f0>
    b718:	9a11      	ldr	r2, [sp, #68]	; 0x44
    b71a:	6063      	str	r3, [r4, #4]
    b71c:	9938      	ldr	r1, [sp, #224]	; 0xe0
    b71e:	6022      	str	r2, [r4, #0]
    b720:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    b722:	3101      	adds	r1, #1
    b724:	9138      	str	r1, [sp, #224]	; 0xe0
    b726:	18d3      	adds	r3, r2, r3
    b728:	2907      	cmp	r1, #7
    b72a:	9339      	str	r3, [sp, #228]	; 0xe4
    b72c:	f300 8262 	bgt.w	bbf4 <_svfprintf_r+0x1290>
    b730:	3408      	adds	r4, #8
    b732:	2301      	movs	r3, #1
    b734:	9e42      	ldr	r6, [sp, #264]	; 0x108
    b736:	6063      	str	r3, [r4, #4]
    b738:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    b73a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    b73c:	3301      	adds	r3, #1
    b73e:	981b      	ldr	r0, [sp, #108]	; 0x6c
    b740:	3201      	adds	r2, #1
    b742:	2b07      	cmp	r3, #7
    b744:	9338      	str	r3, [sp, #224]	; 0xe0
    b746:	bfd8      	it	le
    b748:	f104 0308 	addle.w	r3, r4, #8
    b74c:	6020      	str	r0, [r4, #0]
    b74e:	9239      	str	r2, [sp, #228]	; 0xe4
    b750:	f300 8246 	bgt.w	bbe0 <_svfprintf_r+0x127c>
    b754:	9a42      	ldr	r2, [sp, #264]	; 0x108
    b756:	9911      	ldr	r1, [sp, #68]	; 0x44
    b758:	9818      	ldr	r0, [sp, #96]	; 0x60
    b75a:	198e      	adds	r6, r1, r6
    b75c:	601e      	str	r6, [r3, #0]
    b75e:	1a81      	subs	r1, r0, r2
    b760:	6059      	str	r1, [r3, #4]
    b762:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b764:	1a8a      	subs	r2, r1, r2
    b766:	9938      	ldr	r1, [sp, #224]	; 0xe0
    b768:	1812      	adds	r2, r2, r0
    b76a:	9239      	str	r2, [sp, #228]	; 0xe4
    b76c:	3101      	adds	r1, #1
    b76e:	9138      	str	r1, [sp, #224]	; 0xe0
    b770:	2907      	cmp	r1, #7
    b772:	f73f ab60 	bgt.w	ae36 <_svfprintf_r+0x4d2>
    b776:	3308      	adds	r3, #8
    b778:	f7ff ba10 	b.w	ab9c <_svfprintf_r+0x238>
    b77c:	4655      	mov	r5, sl
    b77e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    b782:	605c      	str	r4, [r3, #4]
    b784:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b786:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b788:	3201      	adds	r2, #1
    b78a:	601f      	str	r7, [r3, #0]
    b78c:	1909      	adds	r1, r1, r4
    b78e:	2a07      	cmp	r2, #7
    b790:	9139      	str	r1, [sp, #228]	; 0xe4
    b792:	9238      	str	r2, [sp, #224]	; 0xe0
    b794:	f300 827f 	bgt.w	bc96 <_svfprintf_r+0x1332>
    b798:	3308      	adds	r3, #8
    b79a:	f01a 0f01 	tst.w	sl, #1
    b79e:	f43f a9fd 	beq.w	ab9c <_svfprintf_r+0x238>
    b7a2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b7a4:	2201      	movs	r2, #1
    b7a6:	605a      	str	r2, [r3, #4]
    b7a8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b7aa:	6019      	str	r1, [r3, #0]
    b7ac:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b7ae:	3201      	adds	r2, #1
    b7b0:	9238      	str	r2, [sp, #224]	; 0xe0
    b7b2:	3101      	adds	r1, #1
    b7b4:	2a07      	cmp	r2, #7
    b7b6:	9139      	str	r1, [sp, #228]	; 0xe4
    b7b8:	f73f ab3d 	bgt.w	ae36 <_svfprintf_r+0x4d2>
    b7bc:	3308      	adds	r3, #8
    b7be:	f7ff b9ed 	b.w	ab9c <_svfprintf_r+0x238>
    b7c2:	232d      	movs	r3, #45	; 0x2d
    b7c4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    b7c8:	f7ff bbe8 	b.w	af9c <_svfprintf_r+0x638>
    b7cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    b7ce:	4659      	mov	r1, fp
    b7d0:	aa37      	add	r2, sp, #220	; 0xdc
    b7d2:	f7ff f839 	bl	a848 <__sprint_r>
    b7d6:	2800      	cmp	r0, #0
    b7d8:	f47f aa12 	bne.w	ac00 <_svfprintf_r+0x29c>
    b7dc:	464b      	mov	r3, r9
    b7de:	e556      	b.n	b28e <_svfprintf_r+0x92a>
    b7e0:	0000e090 	.word	0x0000e090
    b7e4:	2301      	movs	r3, #1
    b7e6:	6063      	str	r3, [r4, #4]
    b7e8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b7ea:	f64d 5364 	movw	r3, #56676	; 0xdd64
    b7ee:	f2c0 0300 	movt	r3, #0
    b7f2:	6023      	str	r3, [r4, #0]
    b7f4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    b7f6:	3201      	adds	r2, #1
    b7f8:	9238      	str	r2, [sp, #224]	; 0xe0
    b7fa:	3301      	adds	r3, #1
    b7fc:	2a07      	cmp	r2, #7
    b7fe:	9339      	str	r3, [sp, #228]	; 0xe4
    b800:	bfd8      	it	le
    b802:	f104 0308 	addle.w	r3, r4, #8
    b806:	f300 8173 	bgt.w	baf0 <_svfprintf_r+0x118c>
    b80a:	9a42      	ldr	r2, [sp, #264]	; 0x108
    b80c:	b92a      	cbnz	r2, b81a <_svfprintf_r+0xeb6>
    b80e:	9818      	ldr	r0, [sp, #96]	; 0x60
    b810:	b918      	cbnz	r0, b81a <_svfprintf_r+0xeb6>
    b812:	f01a 0f01 	tst.w	sl, #1
    b816:	f43f a9c1 	beq.w	ab9c <_svfprintf_r+0x238>
    b81a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b81c:	2201      	movs	r2, #1
    b81e:	605a      	str	r2, [r3, #4]
    b820:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b822:	6019      	str	r1, [r3, #0]
    b824:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b826:	3201      	adds	r2, #1
    b828:	9238      	str	r2, [sp, #224]	; 0xe0
    b82a:	3101      	adds	r1, #1
    b82c:	2a07      	cmp	r2, #7
    b82e:	9139      	str	r1, [sp, #228]	; 0xe4
    b830:	f300 8168 	bgt.w	bb04 <_svfprintf_r+0x11a0>
    b834:	3308      	adds	r3, #8
    b836:	9c42      	ldr	r4, [sp, #264]	; 0x108
    b838:	4264      	negs	r4, r4
    b83a:	2c00      	cmp	r4, #0
    b83c:	f340 8187 	ble.w	bb4e <_svfprintf_r+0x11ea>
    b840:	2c10      	cmp	r4, #16
    b842:	4f9e      	ldr	r7, [pc, #632]	; (babc <_svfprintf_r+0x1158>)
    b844:	f340 81a0 	ble.w	bb88 <_svfprintf_r+0x1224>
    b848:	2610      	movs	r6, #16
    b84a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    b84e:	e003      	b.n	b858 <_svfprintf_r+0xef4>
    b850:	3c10      	subs	r4, #16
    b852:	2c10      	cmp	r4, #16
    b854:	f340 8198 	ble.w	bb88 <_svfprintf_r+0x1224>
    b858:	605e      	str	r6, [r3, #4]
    b85a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    b85c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    b85e:	3201      	adds	r2, #1
    b860:	601f      	str	r7, [r3, #0]
    b862:	3110      	adds	r1, #16
    b864:	2a07      	cmp	r2, #7
    b866:	9139      	str	r1, [sp, #228]	; 0xe4
    b868:	f103 0308 	add.w	r3, r3, #8
    b86c:	9238      	str	r2, [sp, #224]	; 0xe0
    b86e:	ddef      	ble.n	b850 <_svfprintf_r+0xeec>
    b870:	9809      	ldr	r0, [sp, #36]	; 0x24
    b872:	4659      	mov	r1, fp
    b874:	4642      	mov	r2, r8
    b876:	f7fe ffe7 	bl	a848 <__sprint_r>
    b87a:	464b      	mov	r3, r9
    b87c:	2800      	cmp	r0, #0
    b87e:	d0e7      	beq.n	b850 <_svfprintf_r+0xeec>
    b880:	f7ff b9be 	b.w	ac00 <_svfprintf_r+0x29c>
    b884:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    b886:	465e      	mov	r6, fp
    b888:	2b00      	cmp	r3, #0
    b88a:	f43f a9ba 	beq.w	ac02 <_svfprintf_r+0x29e>
    b88e:	9809      	ldr	r0, [sp, #36]	; 0x24
    b890:	4659      	mov	r1, fp
    b892:	aa37      	add	r2, sp, #220	; 0xdc
    b894:	f7fe ffd8 	bl	a848 <__sprint_r>
    b898:	f7ff b9b3 	b.w	ac02 <_svfprintf_r+0x29e>
    b89c:	990a      	ldr	r1, [sp, #40]	; 0x28
    b89e:	f04a 0a20 	orr.w	sl, sl, #32
    b8a2:	786a      	ldrb	r2, [r5, #1]
    b8a4:	1c6b      	adds	r3, r5, #1
    b8a6:	910a      	str	r1, [sp, #40]	; 0x28
    b8a8:	f7ff b8c5 	b.w	aa36 <_svfprintf_r+0xd2>
    b8ac:	4638      	mov	r0, r7
    b8ae:	4631      	mov	r1, r6
    b8b0:	9308      	str	r3, [sp, #32]
    b8b2:	f7fd faad 	bl	8e10 <__isnand>
    b8b6:	9b08      	ldr	r3, [sp, #32]
    b8b8:	2800      	cmp	r0, #0
    b8ba:	f040 8101 	bne.w	bac0 <_svfprintf_r+0x115c>
    b8be:	f1b8 3fff 	cmp.w	r8, #4294967295
    b8c2:	bf08      	it	eq
    b8c4:	f108 0807 	addeq.w	r8, r8, #7
    b8c8:	d00e      	beq.n	b8e8 <_svfprintf_r+0xf84>
    b8ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
    b8cc:	2a67      	cmp	r2, #103	; 0x67
    b8ce:	bf14      	ite	ne
    b8d0:	2300      	movne	r3, #0
    b8d2:	2301      	moveq	r3, #1
    b8d4:	2a47      	cmp	r2, #71	; 0x47
    b8d6:	bf08      	it	eq
    b8d8:	f043 0301 	orreq.w	r3, r3, #1
    b8dc:	b123      	cbz	r3, b8e8 <_svfprintf_r+0xf84>
    b8de:	f1b8 0f00 	cmp.w	r8, #0
    b8e2:	bf08      	it	eq
    b8e4:	f04f 0801 	moveq.w	r8, #1
    b8e8:	4633      	mov	r3, r6
    b8ea:	463a      	mov	r2, r7
    b8ec:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    b8f0:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    b8f4:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    b8f6:	2b00      	cmp	r3, #0
    b8f8:	f2c0 820a 	blt.w	bd10 <_svfprintf_r+0x13ac>
    b8fc:	2300      	movs	r3, #0
    b8fe:	9315      	str	r3, [sp, #84]	; 0x54
    b900:	9914      	ldr	r1, [sp, #80]	; 0x50
    b902:	2966      	cmp	r1, #102	; 0x66
    b904:	bf14      	ite	ne
    b906:	2300      	movne	r3, #0
    b908:	2301      	moveq	r3, #1
    b90a:	2946      	cmp	r1, #70	; 0x46
    b90c:	bf08      	it	eq
    b90e:	f043 0301 	orreq.w	r3, r3, #1
    b912:	9312      	str	r3, [sp, #72]	; 0x48
    b914:	2b00      	cmp	r3, #0
    b916:	f000 818a 	beq.w	bc2e <_svfprintf_r+0x12ca>
    b91a:	2303      	movs	r3, #3
    b91c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    b920:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b922:	970e      	str	r7, [sp, #56]	; 0x38
    b924:	960f      	str	r6, [sp, #60]	; 0x3c
    b926:	9300      	str	r3, [sp, #0]
    b928:	9809      	ldr	r0, [sp, #36]	; 0x24
    b92a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    b92e:	9101      	str	r1, [sp, #4]
    b930:	a942      	add	r1, sp, #264	; 0x108
    b932:	9102      	str	r1, [sp, #8]
    b934:	a941      	add	r1, sp, #260	; 0x104
    b936:	9103      	str	r1, [sp, #12]
    b938:	a940      	add	r1, sp, #256	; 0x100
    b93a:	9104      	str	r1, [sp, #16]
    b93c:	f7fa fd68 	bl	6410 <_dtoa_r>
    b940:	9a14      	ldr	r2, [sp, #80]	; 0x50
    b942:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    b946:	bf18      	it	ne
    b948:	2301      	movne	r3, #1
    b94a:	2a47      	cmp	r2, #71	; 0x47
    b94c:	bf0c      	ite	eq
    b94e:	2300      	moveq	r3, #0
    b950:	f003 0301 	andne.w	r3, r3, #1
    b954:	9011      	str	r0, [sp, #68]	; 0x44
    b956:	b92b      	cbnz	r3, b964 <_svfprintf_r+0x1000>
    b958:	f01a 0f01 	tst.w	sl, #1
    b95c:	bf08      	it	eq
    b95e:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    b962:	d01a      	beq.n	b99a <_svfprintf_r+0x1036>
    b964:	9b11      	ldr	r3, [sp, #68]	; 0x44
    b966:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b968:	9912      	ldr	r1, [sp, #72]	; 0x48
    b96a:	eb03 0c00 	add.w	ip, r3, r0
    b96e:	b129      	cbz	r1, b97c <_svfprintf_r+0x1018>
    b970:	781b      	ldrb	r3, [r3, #0]
    b972:	2b30      	cmp	r3, #48	; 0x30
    b974:	f000 80d0 	beq.w	bb18 <_svfprintf_r+0x11b4>
    b978:	9b42      	ldr	r3, [sp, #264]	; 0x108
    b97a:	449c      	add	ip, r3
    b97c:	4638      	mov	r0, r7
    b97e:	2200      	movs	r2, #0
    b980:	2300      	movs	r3, #0
    b982:	4631      	mov	r1, r6
    b984:	f8cd c020 	str.w	ip, [sp, #32]
    b988:	f001 fc40 	bl	d20c <__aeabi_dcmpeq>
    b98c:	f8dd c020 	ldr.w	ip, [sp, #32]
    b990:	2800      	cmp	r0, #0
    b992:	f000 8173 	beq.w	bc7c <_svfprintf_r+0x1318>
    b996:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    b99a:	9814      	ldr	r0, [sp, #80]	; 0x50
    b99c:	9911      	ldr	r1, [sp, #68]	; 0x44
    b99e:	2867      	cmp	r0, #103	; 0x67
    b9a0:	bf14      	ite	ne
    b9a2:	2300      	movne	r3, #0
    b9a4:	2301      	moveq	r3, #1
    b9a6:	2847      	cmp	r0, #71	; 0x47
    b9a8:	bf08      	it	eq
    b9aa:	f043 0301 	orreq.w	r3, r3, #1
    b9ae:	ebc1 010c 	rsb	r1, r1, ip
    b9b2:	9118      	str	r1, [sp, #96]	; 0x60
    b9b4:	2b00      	cmp	r3, #0
    b9b6:	f000 814a 	beq.w	bc4e <_svfprintf_r+0x12ea>
    b9ba:	9a42      	ldr	r2, [sp, #264]	; 0x108
    b9bc:	f112 0f03 	cmn.w	r2, #3
    b9c0:	920e      	str	r2, [sp, #56]	; 0x38
    b9c2:	db02      	blt.n	b9ca <_svfprintf_r+0x1066>
    b9c4:	4590      	cmp	r8, r2
    b9c6:	f280 814b 	bge.w	bc60 <_svfprintf_r+0x12fc>
    b9ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
    b9cc:	3b02      	subs	r3, #2
    b9ce:	9314      	str	r3, [sp, #80]	; 0x50
    b9d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    b9d2:	9814      	ldr	r0, [sp, #80]	; 0x50
    b9d4:	1e53      	subs	r3, r2, #1
    b9d6:	9342      	str	r3, [sp, #264]	; 0x108
    b9d8:	2b00      	cmp	r3, #0
    b9da:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    b9de:	f2c0 81d1 	blt.w	bd84 <_svfprintf_r+0x1420>
    b9e2:	222b      	movs	r2, #43	; 0x2b
    b9e4:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    b9e8:	2b09      	cmp	r3, #9
    b9ea:	f300 8162 	bgt.w	bcb2 <_svfprintf_r+0x134e>
    b9ee:	a93f      	add	r1, sp, #252	; 0xfc
    b9f0:	3330      	adds	r3, #48	; 0x30
    b9f2:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    b9f6:	2330      	movs	r3, #48	; 0x30
    b9f8:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    b9fc:	ab3e      	add	r3, sp, #248	; 0xf8
    b9fe:	9a18      	ldr	r2, [sp, #96]	; 0x60
    ba00:	1acb      	subs	r3, r1, r3
    ba02:	9918      	ldr	r1, [sp, #96]	; 0x60
    ba04:	931a      	str	r3, [sp, #104]	; 0x68
    ba06:	1859      	adds	r1, r3, r1
    ba08:	2a01      	cmp	r2, #1
    ba0a:	910e      	str	r1, [sp, #56]	; 0x38
    ba0c:	f340 81cc 	ble.w	bda8 <_svfprintf_r+0x1444>
    ba10:	980e      	ldr	r0, [sp, #56]	; 0x38
    ba12:	3001      	adds	r0, #1
    ba14:	900e      	str	r0, [sp, #56]	; 0x38
    ba16:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    ba1a:	910b      	str	r1, [sp, #44]	; 0x2c
    ba1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    ba1e:	2b00      	cmp	r3, #0
    ba20:	f000 80fd 	beq.w	bc1e <_svfprintf_r+0x12ba>
    ba24:	232d      	movs	r3, #45	; 0x2d
    ba26:	2000      	movs	r0, #0
    ba28:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    ba2c:	9015      	str	r0, [sp, #84]	; 0x54
    ba2e:	f7ff b950 	b.w	acd2 <_svfprintf_r+0x36e>
    ba32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    ba34:	425b      	negs	r3, r3
    ba36:	930c      	str	r3, [sp, #48]	; 0x30
    ba38:	f7ff bace 	b.w	afd8 <_svfprintf_r+0x674>
    ba3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    ba3e:	2000      	movs	r0, #0
    ba40:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    ba44:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    ba48:	9015      	str	r0, [sp, #84]	; 0x54
    ba4a:	920b      	str	r2, [sp, #44]	; 0x2c
    ba4c:	f7ff b940 	b.w	acd0 <_svfprintf_r+0x36c>
    ba50:	980a      	ldr	r0, [sp, #40]	; 0x28
    ba52:	1d01      	adds	r1, r0, #4
    ba54:	910a      	str	r1, [sp, #40]	; 0x28
    ba56:	6806      	ldr	r6, [r0, #0]
    ba58:	1e32      	subs	r2, r6, #0
    ba5a:	bf18      	it	ne
    ba5c:	2201      	movne	r2, #1
    ba5e:	4636      	mov	r6, r6
    ba60:	f04f 0700 	mov.w	r7, #0
    ba64:	f7ff b8f6 	b.w	ac54 <_svfprintf_r+0x2f0>
    ba68:	f01a 0f40 	tst.w	sl, #64	; 0x40
    ba6c:	bf17      	itett	ne
    ba6e:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    ba70:	990a      	ldreq	r1, [sp, #40]	; 0x28
    ba72:	980d      	ldrne	r0, [sp, #52]	; 0x34
    ba74:	f102 0a04 	addne.w	sl, r2, #4
    ba78:	bf11      	iteee	ne
    ba7a:	6813      	ldrne	r3, [r2, #0]
    ba7c:	f101 0a04 	addeq.w	sl, r1, #4
    ba80:	680b      	ldreq	r3, [r1, #0]
    ba82:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    ba84:	bf14      	ite	ne
    ba86:	8018      	strhne	r0, [r3, #0]
    ba88:	601a      	streq	r2, [r3, #0]
    ba8a:	f7fe bf95 	b.w	a9b8 <_svfprintf_r+0x54>
    ba8e:	9809      	ldr	r0, [sp, #36]	; 0x24
    ba90:	4659      	mov	r1, fp
    ba92:	aa37      	add	r2, sp, #220	; 0xdc
    ba94:	f7fe fed8 	bl	a848 <__sprint_r>
    ba98:	2800      	cmp	r0, #0
    ba9a:	f47f a8b1 	bne.w	ac00 <_svfprintf_r+0x29c>
    ba9e:	464b      	mov	r3, r9
    baa0:	e40b      	b.n	b2ba <_svfprintf_r+0x956>
    baa2:	9809      	ldr	r0, [sp, #36]	; 0x24
    baa4:	2140      	movs	r1, #64	; 0x40
    baa6:	f7f7 f8cd 	bl	2c44 <_malloc_r>
    baaa:	6030      	str	r0, [r6, #0]
    baac:	6130      	str	r0, [r6, #16]
    baae:	2800      	cmp	r0, #0
    bab0:	f000 818d 	beq.w	bdce <_svfprintf_r+0x146a>
    bab4:	2340      	movs	r3, #64	; 0x40
    bab6:	6173      	str	r3, [r6, #20]
    bab8:	f7fe bf67 	b.w	a98a <_svfprintf_r+0x26>
    babc:	0000e090 	.word	0x0000e090
    bac0:	2003      	movs	r0, #3
    bac2:	f64d 5244 	movw	r2, #56644	; 0xdd44
    bac6:	f64d 5140 	movw	r1, #56640	; 0xdd40
    baca:	900b      	str	r0, [sp, #44]	; 0x2c
    bacc:	9814      	ldr	r0, [sp, #80]	; 0x50
    bace:	f2c0 0100 	movt	r1, #0
    bad2:	f2c0 0200 	movt	r2, #0
    bad6:	9315      	str	r3, [sp, #84]	; 0x54
    bad8:	2847      	cmp	r0, #71	; 0x47
    bada:	bfd8      	it	le
    badc:	460a      	movle	r2, r1
    bade:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    bae2:	2103      	movs	r1, #3
    bae4:	9211      	str	r2, [sp, #68]	; 0x44
    bae6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    baea:	910e      	str	r1, [sp, #56]	; 0x38
    baec:	f7ff b8f0 	b.w	acd0 <_svfprintf_r+0x36c>
    baf0:	9809      	ldr	r0, [sp, #36]	; 0x24
    baf2:	4659      	mov	r1, fp
    baf4:	aa37      	add	r2, sp, #220	; 0xdc
    baf6:	f7fe fea7 	bl	a848 <__sprint_r>
    bafa:	2800      	cmp	r0, #0
    bafc:	f47f a880 	bne.w	ac00 <_svfprintf_r+0x29c>
    bb00:	464b      	mov	r3, r9
    bb02:	e682      	b.n	b80a <_svfprintf_r+0xea6>
    bb04:	9809      	ldr	r0, [sp, #36]	; 0x24
    bb06:	4659      	mov	r1, fp
    bb08:	aa37      	add	r2, sp, #220	; 0xdc
    bb0a:	f7fe fe9d 	bl	a848 <__sprint_r>
    bb0e:	2800      	cmp	r0, #0
    bb10:	f47f a876 	bne.w	ac00 <_svfprintf_r+0x29c>
    bb14:	464b      	mov	r3, r9
    bb16:	e68e      	b.n	b836 <_svfprintf_r+0xed2>
    bb18:	4638      	mov	r0, r7
    bb1a:	2200      	movs	r2, #0
    bb1c:	2300      	movs	r3, #0
    bb1e:	4631      	mov	r1, r6
    bb20:	f8cd c020 	str.w	ip, [sp, #32]
    bb24:	f001 fb72 	bl	d20c <__aeabi_dcmpeq>
    bb28:	f8dd c020 	ldr.w	ip, [sp, #32]
    bb2c:	2800      	cmp	r0, #0
    bb2e:	f47f af23 	bne.w	b978 <_svfprintf_r+0x1014>
    bb32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    bb34:	f1c2 0301 	rsb	r3, r2, #1
    bb38:	9342      	str	r3, [sp, #264]	; 0x108
    bb3a:	e71e      	b.n	b97a <_svfprintf_r+0x1016>
    bb3c:	9809      	ldr	r0, [sp, #36]	; 0x24
    bb3e:	4659      	mov	r1, fp
    bb40:	aa37      	add	r2, sp, #220	; 0xdc
    bb42:	f7fe fe81 	bl	a848 <__sprint_r>
    bb46:	2800      	cmp	r0, #0
    bb48:	f47f a85a 	bne.w	ac00 <_svfprintf_r+0x29c>
    bb4c:	464b      	mov	r3, r9
    bb4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    bb50:	9811      	ldr	r0, [sp, #68]	; 0x44
    bb52:	605a      	str	r2, [r3, #4]
    bb54:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    bb56:	9939      	ldr	r1, [sp, #228]	; 0xe4
    bb58:	6018      	str	r0, [r3, #0]
    bb5a:	3201      	adds	r2, #1
    bb5c:	9818      	ldr	r0, [sp, #96]	; 0x60
    bb5e:	9238      	str	r2, [sp, #224]	; 0xe0
    bb60:	1809      	adds	r1, r1, r0
    bb62:	2a07      	cmp	r2, #7
    bb64:	9139      	str	r1, [sp, #228]	; 0xe4
    bb66:	f73f a966 	bgt.w	ae36 <_svfprintf_r+0x4d2>
    bb6a:	3308      	adds	r3, #8
    bb6c:	f7ff b816 	b.w	ab9c <_svfprintf_r+0x238>
    bb70:	2100      	movs	r1, #0
    bb72:	9115      	str	r1, [sp, #84]	; 0x54
    bb74:	f7f7 fd10 	bl	3598 <strlen>
    bb78:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    bb7c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    bb80:	900e      	str	r0, [sp, #56]	; 0x38
    bb82:	920b      	str	r2, [sp, #44]	; 0x2c
    bb84:	f7ff b8a4 	b.w	acd0 <_svfprintf_r+0x36c>
    bb88:	605c      	str	r4, [r3, #4]
    bb8a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    bb8c:	601f      	str	r7, [r3, #0]
    bb8e:	1c51      	adds	r1, r2, #1
    bb90:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    bb92:	9138      	str	r1, [sp, #224]	; 0xe0
    bb94:	1912      	adds	r2, r2, r4
    bb96:	2907      	cmp	r1, #7
    bb98:	9239      	str	r2, [sp, #228]	; 0xe4
    bb9a:	dccf      	bgt.n	bb3c <_svfprintf_r+0x11d8>
    bb9c:	3308      	adds	r3, #8
    bb9e:	e7d6      	b.n	bb4e <_svfprintf_r+0x11ea>
    bba0:	9916      	ldr	r1, [sp, #88]	; 0x58
    bba2:	9811      	ldr	r0, [sp, #68]	; 0x44
    bba4:	1a08      	subs	r0, r1, r0
    bba6:	900e      	str	r0, [sp, #56]	; 0x38
    bba8:	f7ff b889 	b.w	acbe <_svfprintf_r+0x35a>
    bbac:	f1b8 0f06 	cmp.w	r8, #6
    bbb0:	bf34      	ite	cc
    bbb2:	4641      	movcc	r1, r8
    bbb4:	2106      	movcs	r1, #6
    bbb6:	f64d 525c 	movw	r2, #56668	; 0xdd5c
    bbba:	f2c0 0200 	movt	r2, #0
    bbbe:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    bbc2:	910e      	str	r1, [sp, #56]	; 0x38
    bbc4:	9211      	str	r2, [sp, #68]	; 0x44
    bbc6:	930b      	str	r3, [sp, #44]	; 0x2c
    bbc8:	f7ff b963 	b.w	ae92 <_svfprintf_r+0x52e>
    bbcc:	9809      	ldr	r0, [sp, #36]	; 0x24
    bbce:	4659      	mov	r1, fp
    bbd0:	aa37      	add	r2, sp, #220	; 0xdc
    bbd2:	f7fe fe39 	bl	a848 <__sprint_r>
    bbd6:	2800      	cmp	r0, #0
    bbd8:	f47f a812 	bne.w	ac00 <_svfprintf_r+0x29c>
    bbdc:	464b      	mov	r3, r9
    bbde:	e43b      	b.n	b458 <_svfprintf_r+0xaf4>
    bbe0:	9809      	ldr	r0, [sp, #36]	; 0x24
    bbe2:	4659      	mov	r1, fp
    bbe4:	aa37      	add	r2, sp, #220	; 0xdc
    bbe6:	f7fe fe2f 	bl	a848 <__sprint_r>
    bbea:	2800      	cmp	r0, #0
    bbec:	f47f a808 	bne.w	ac00 <_svfprintf_r+0x29c>
    bbf0:	464b      	mov	r3, r9
    bbf2:	e5af      	b.n	b754 <_svfprintf_r+0xdf0>
    bbf4:	9809      	ldr	r0, [sp, #36]	; 0x24
    bbf6:	4659      	mov	r1, fp
    bbf8:	aa37      	add	r2, sp, #220	; 0xdc
    bbfa:	f7fe fe25 	bl	a848 <__sprint_r>
    bbfe:	2800      	cmp	r0, #0
    bc00:	f47e affe 	bne.w	ac00 <_svfprintf_r+0x29c>
    bc04:	464c      	mov	r4, r9
    bc06:	e594      	b.n	b732 <_svfprintf_r+0xdce>
    bc08:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    bc0c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    bc10:	9015      	str	r0, [sp, #84]	; 0x54
    bc12:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    bc16:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    bc1a:	f7ff b859 	b.w	acd0 <_svfprintf_r+0x36c>
    bc1e:	980e      	ldr	r0, [sp, #56]	; 0x38
    bc20:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    bc24:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    bc28:	900b      	str	r0, [sp, #44]	; 0x2c
    bc2a:	f7ff b851 	b.w	acd0 <_svfprintf_r+0x36c>
    bc2e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    bc30:	2a65      	cmp	r2, #101	; 0x65
    bc32:	bf14      	ite	ne
    bc34:	2300      	movne	r3, #0
    bc36:	2301      	moveq	r3, #1
    bc38:	2a45      	cmp	r2, #69	; 0x45
    bc3a:	bf08      	it	eq
    bc3c:	f043 0301 	orreq.w	r3, r3, #1
    bc40:	2b00      	cmp	r3, #0
    bc42:	d032      	beq.n	bcaa <_svfprintf_r+0x1346>
    bc44:	f108 0301 	add.w	r3, r8, #1
    bc48:	930b      	str	r3, [sp, #44]	; 0x2c
    bc4a:	2302      	movs	r3, #2
    bc4c:	e668      	b.n	b920 <_svfprintf_r+0xfbc>
    bc4e:	9814      	ldr	r0, [sp, #80]	; 0x50
    bc50:	2865      	cmp	r0, #101	; 0x65
    bc52:	dd62      	ble.n	bd1a <_svfprintf_r+0x13b6>
    bc54:	9a14      	ldr	r2, [sp, #80]	; 0x50
    bc56:	2a66      	cmp	r2, #102	; 0x66
    bc58:	bf1c      	itt	ne
    bc5a:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    bc5c:	930e      	strne	r3, [sp, #56]	; 0x38
    bc5e:	d06f      	beq.n	bd40 <_svfprintf_r+0x13dc>
    bc60:	9a18      	ldr	r2, [sp, #96]	; 0x60
    bc62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    bc64:	429a      	cmp	r2, r3
    bc66:	dc5b      	bgt.n	bd20 <_svfprintf_r+0x13bc>
    bc68:	f01a 0f01 	tst.w	sl, #1
    bc6c:	f040 8081 	bne.w	bd72 <_svfprintf_r+0x140e>
    bc70:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    bc74:	2167      	movs	r1, #103	; 0x67
    bc76:	900b      	str	r0, [sp, #44]	; 0x2c
    bc78:	9114      	str	r1, [sp, #80]	; 0x50
    bc7a:	e6cf      	b.n	ba1c <_svfprintf_r+0x10b8>
    bc7c:	9b40      	ldr	r3, [sp, #256]	; 0x100
    bc7e:	459c      	cmp	ip, r3
    bc80:	bf98      	it	ls
    bc82:	469c      	movls	ip, r3
    bc84:	f67f ae89 	bls.w	b99a <_svfprintf_r+0x1036>
    bc88:	2230      	movs	r2, #48	; 0x30
    bc8a:	f803 2b01 	strb.w	r2, [r3], #1
    bc8e:	459c      	cmp	ip, r3
    bc90:	9340      	str	r3, [sp, #256]	; 0x100
    bc92:	d8fa      	bhi.n	bc8a <_svfprintf_r+0x1326>
    bc94:	e681      	b.n	b99a <_svfprintf_r+0x1036>
    bc96:	9809      	ldr	r0, [sp, #36]	; 0x24
    bc98:	4659      	mov	r1, fp
    bc9a:	aa37      	add	r2, sp, #220	; 0xdc
    bc9c:	f7fe fdd4 	bl	a848 <__sprint_r>
    bca0:	2800      	cmp	r0, #0
    bca2:	f47e afad 	bne.w	ac00 <_svfprintf_r+0x29c>
    bca6:	464b      	mov	r3, r9
    bca8:	e577      	b.n	b79a <_svfprintf_r+0xe36>
    bcaa:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    bcae:	3302      	adds	r3, #2
    bcb0:	e636      	b.n	b920 <_svfprintf_r+0xfbc>
    bcb2:	f246 6c67 	movw	ip, #26215	; 0x6667
    bcb6:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    bcba:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    bcbe:	fb8c 2103 	smull	r2, r1, ip, r3
    bcc2:	17da      	asrs	r2, r3, #31
    bcc4:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    bcc8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    bccc:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    bcd0:	4613      	mov	r3, r2
    bcd2:	3130      	adds	r1, #48	; 0x30
    bcd4:	2a09      	cmp	r2, #9
    bcd6:	f800 1d01 	strb.w	r1, [r0, #-1]!
    bcda:	dcf0      	bgt.n	bcbe <_svfprintf_r+0x135a>
    bcdc:	3330      	adds	r3, #48	; 0x30
    bcde:	1e42      	subs	r2, r0, #1
    bce0:	b2d9      	uxtb	r1, r3
    bce2:	f800 1c01 	strb.w	r1, [r0, #-1]
    bce6:	9b07      	ldr	r3, [sp, #28]
    bce8:	4293      	cmp	r3, r2
    bcea:	bf98      	it	ls
    bcec:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    bcf0:	f67f ae84 	bls.w	b9fc <_svfprintf_r+0x1098>
    bcf4:	4602      	mov	r2, r0
    bcf6:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    bcfa:	e001      	b.n	bd00 <_svfprintf_r+0x139c>
    bcfc:	f812 1b01 	ldrb.w	r1, [r2], #1
    bd00:	f803 1c01 	strb.w	r1, [r3, #-1]
    bd04:	4619      	mov	r1, r3
    bd06:	9807      	ldr	r0, [sp, #28]
    bd08:	3301      	adds	r3, #1
    bd0a:	4290      	cmp	r0, r2
    bd0c:	d8f6      	bhi.n	bcfc <_svfprintf_r+0x1398>
    bd0e:	e675      	b.n	b9fc <_svfprintf_r+0x1098>
    bd10:	202d      	movs	r0, #45	; 0x2d
    bd12:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    bd16:	9015      	str	r0, [sp, #84]	; 0x54
    bd18:	e5f2      	b.n	b900 <_svfprintf_r+0xf9c>
    bd1a:	9942      	ldr	r1, [sp, #264]	; 0x108
    bd1c:	910e      	str	r1, [sp, #56]	; 0x38
    bd1e:	e657      	b.n	b9d0 <_svfprintf_r+0x106c>
    bd20:	990e      	ldr	r1, [sp, #56]	; 0x38
    bd22:	9818      	ldr	r0, [sp, #96]	; 0x60
    bd24:	2900      	cmp	r1, #0
    bd26:	bfda      	itte	le
    bd28:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    bd2a:	f1c2 0302 	rsble	r3, r2, #2
    bd2e:	2301      	movgt	r3, #1
    bd30:	181b      	adds	r3, r3, r0
    bd32:	2167      	movs	r1, #103	; 0x67
    bd34:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    bd38:	930e      	str	r3, [sp, #56]	; 0x38
    bd3a:	9114      	str	r1, [sp, #80]	; 0x50
    bd3c:	920b      	str	r2, [sp, #44]	; 0x2c
    bd3e:	e66d      	b.n	ba1c <_svfprintf_r+0x10b8>
    bd40:	9842      	ldr	r0, [sp, #264]	; 0x108
    bd42:	2800      	cmp	r0, #0
    bd44:	900e      	str	r0, [sp, #56]	; 0x38
    bd46:	dd38      	ble.n	bdba <_svfprintf_r+0x1456>
    bd48:	f1b8 0f00 	cmp.w	r8, #0
    bd4c:	d107      	bne.n	bd5e <_svfprintf_r+0x13fa>
    bd4e:	f01a 0f01 	tst.w	sl, #1
    bd52:	bf04      	itt	eq
    bd54:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    bd58:	910b      	streq	r1, [sp, #44]	; 0x2c
    bd5a:	f43f ae5f 	beq.w	ba1c <_svfprintf_r+0x10b8>
    bd5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    bd60:	2066      	movs	r0, #102	; 0x66
    bd62:	9014      	str	r0, [sp, #80]	; 0x50
    bd64:	1c53      	adds	r3, r2, #1
    bd66:	4443      	add	r3, r8
    bd68:	930e      	str	r3, [sp, #56]	; 0x38
    bd6a:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    bd6e:	910b      	str	r1, [sp, #44]	; 0x2c
    bd70:	e654      	b.n	ba1c <_svfprintf_r+0x10b8>
    bd72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    bd74:	2367      	movs	r3, #103	; 0x67
    bd76:	9314      	str	r3, [sp, #80]	; 0x50
    bd78:	3201      	adds	r2, #1
    bd7a:	920e      	str	r2, [sp, #56]	; 0x38
    bd7c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    bd80:	900b      	str	r0, [sp, #44]	; 0x2c
    bd82:	e64b      	b.n	ba1c <_svfprintf_r+0x10b8>
    bd84:	222d      	movs	r2, #45	; 0x2d
    bd86:	425b      	negs	r3, r3
    bd88:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    bd8c:	e62c      	b.n	b9e8 <_svfprintf_r+0x1084>
    bd8e:	990a      	ldr	r1, [sp, #40]	; 0x28
    bd90:	781a      	ldrb	r2, [r3, #0]
    bd92:	f8d1 8000 	ldr.w	r8, [r1]
    bd96:	3104      	adds	r1, #4
    bd98:	910a      	str	r1, [sp, #40]	; 0x28
    bd9a:	f1b8 0f00 	cmp.w	r8, #0
    bd9e:	bfb8      	it	lt
    bda0:	f04f 38ff 	movlt.w	r8, #4294967295
    bda4:	f7fe be47 	b.w	aa36 <_svfprintf_r+0xd2>
    bda8:	f01a 0f01 	tst.w	sl, #1
    bdac:	bf04      	itt	eq
    bdae:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    bdb2:	930b      	streq	r3, [sp, #44]	; 0x2c
    bdb4:	f43f ae32 	beq.w	ba1c <_svfprintf_r+0x10b8>
    bdb8:	e62a      	b.n	ba10 <_svfprintf_r+0x10ac>
    bdba:	f1b8 0f00 	cmp.w	r8, #0
    bdbe:	d10e      	bne.n	bdde <_svfprintf_r+0x147a>
    bdc0:	f01a 0f01 	tst.w	sl, #1
    bdc4:	d10b      	bne.n	bdde <_svfprintf_r+0x147a>
    bdc6:	2201      	movs	r2, #1
    bdc8:	920b      	str	r2, [sp, #44]	; 0x2c
    bdca:	920e      	str	r2, [sp, #56]	; 0x38
    bdcc:	e626      	b.n	ba1c <_svfprintf_r+0x10b8>
    bdce:	9809      	ldr	r0, [sp, #36]	; 0x24
    bdd0:	230c      	movs	r3, #12
    bdd2:	f04f 31ff 	mov.w	r1, #4294967295
    bdd6:	910d      	str	r1, [sp, #52]	; 0x34
    bdd8:	6003      	str	r3, [r0, #0]
    bdda:	f7fe bf1a 	b.w	ac12 <_svfprintf_r+0x2ae>
    bdde:	f108 0302 	add.w	r3, r8, #2
    bde2:	2066      	movs	r0, #102	; 0x66
    bde4:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    bde8:	930e      	str	r3, [sp, #56]	; 0x38
    bdea:	9014      	str	r0, [sp, #80]	; 0x50
    bdec:	910b      	str	r1, [sp, #44]	; 0x2c
    bdee:	e615      	b.n	ba1c <_svfprintf_r+0x10b8>

0000bdf0 <_calloc_r>:
    bdf0:	b538      	push	{r3, r4, r5, lr}
    bdf2:	fb01 f102 	mul.w	r1, r1, r2
    bdf6:	f7f6 ff25 	bl	2c44 <_malloc_r>
    bdfa:	4604      	mov	r4, r0
    bdfc:	b1f8      	cbz	r0, be3e <_calloc_r+0x4e>
    bdfe:	f850 2c04 	ldr.w	r2, [r0, #-4]
    be02:	f022 0203 	bic.w	r2, r2, #3
    be06:	3a04      	subs	r2, #4
    be08:	2a24      	cmp	r2, #36	; 0x24
    be0a:	d81a      	bhi.n	be42 <_calloc_r+0x52>
    be0c:	2a13      	cmp	r2, #19
    be0e:	4603      	mov	r3, r0
    be10:	d90f      	bls.n	be32 <_calloc_r+0x42>
    be12:	2100      	movs	r1, #0
    be14:	f840 1b04 	str.w	r1, [r0], #4
    be18:	1d03      	adds	r3, r0, #4
    be1a:	2a1b      	cmp	r2, #27
    be1c:	6061      	str	r1, [r4, #4]
    be1e:	d908      	bls.n	be32 <_calloc_r+0x42>
    be20:	1d1d      	adds	r5, r3, #4
    be22:	6041      	str	r1, [r0, #4]
    be24:	6059      	str	r1, [r3, #4]
    be26:	1d2b      	adds	r3, r5, #4
    be28:	2a24      	cmp	r2, #36	; 0x24
    be2a:	bf02      	ittt	eq
    be2c:	6069      	streq	r1, [r5, #4]
    be2e:	6059      	streq	r1, [r3, #4]
    be30:	3308      	addeq	r3, #8
    be32:	461a      	mov	r2, r3
    be34:	2100      	movs	r1, #0
    be36:	f842 1b04 	str.w	r1, [r2], #4
    be3a:	6059      	str	r1, [r3, #4]
    be3c:	6051      	str	r1, [r2, #4]
    be3e:	4620      	mov	r0, r4
    be40:	bd38      	pop	{r3, r4, r5, pc}
    be42:	2100      	movs	r1, #0
    be44:	f7f7 f9d0 	bl	31e8 <memset>
    be48:	4620      	mov	r0, r4
    be4a:	bd38      	pop	{r3, r4, r5, pc}

0000be4c <_close_r>:
    be4c:	b538      	push	{r3, r4, r5, lr}
    be4e:	f240 7408 	movw	r4, #1800	; 0x708
    be52:	f2c2 0400 	movt	r4, #8192	; 0x2000
    be56:	4605      	mov	r5, r0
    be58:	4608      	mov	r0, r1
    be5a:	2300      	movs	r3, #0
    be5c:	6023      	str	r3, [r4, #0]
    be5e:	f7f5 fa7f 	bl	1360 <_close>
    be62:	f1b0 3fff 	cmp.w	r0, #4294967295
    be66:	d000      	beq.n	be6a <_close_r+0x1e>
    be68:	bd38      	pop	{r3, r4, r5, pc}
    be6a:	6823      	ldr	r3, [r4, #0]
    be6c:	2b00      	cmp	r3, #0
    be6e:	d0fb      	beq.n	be68 <_close_r+0x1c>
    be70:	602b      	str	r3, [r5, #0]
    be72:	bd38      	pop	{r3, r4, r5, pc}

0000be74 <_fclose_r>:
    be74:	b570      	push	{r4, r5, r6, lr}
    be76:	4605      	mov	r5, r0
    be78:	460c      	mov	r4, r1
    be7a:	2900      	cmp	r1, #0
    be7c:	d04b      	beq.n	bf16 <_fclose_r+0xa2>
    be7e:	f7fb facf 	bl	7420 <__sfp_lock_acquire>
    be82:	b115      	cbz	r5, be8a <_fclose_r+0x16>
    be84:	69ab      	ldr	r3, [r5, #24]
    be86:	2b00      	cmp	r3, #0
    be88:	d048      	beq.n	bf1c <_fclose_r+0xa8>
    be8a:	f64d 637c 	movw	r3, #56956	; 0xde7c
    be8e:	f2c0 0300 	movt	r3, #0
    be92:	429c      	cmp	r4, r3
    be94:	bf08      	it	eq
    be96:	686c      	ldreq	r4, [r5, #4]
    be98:	d00e      	beq.n	beb8 <_fclose_r+0x44>
    be9a:	f64d 639c 	movw	r3, #56988	; 0xde9c
    be9e:	f2c0 0300 	movt	r3, #0
    bea2:	429c      	cmp	r4, r3
    bea4:	bf08      	it	eq
    bea6:	68ac      	ldreq	r4, [r5, #8]
    bea8:	d006      	beq.n	beb8 <_fclose_r+0x44>
    beaa:	f64d 63bc 	movw	r3, #57020	; 0xdebc
    beae:	f2c0 0300 	movt	r3, #0
    beb2:	429c      	cmp	r4, r3
    beb4:	bf08      	it	eq
    beb6:	68ec      	ldreq	r4, [r5, #12]
    beb8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    bebc:	b33e      	cbz	r6, bf0e <_fclose_r+0x9a>
    bebe:	4628      	mov	r0, r5
    bec0:	4621      	mov	r1, r4
    bec2:	f7fb f9f1 	bl	72a8 <_fflush_r>
    bec6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    bec8:	4606      	mov	r6, r0
    beca:	b13b      	cbz	r3, bedc <_fclose_r+0x68>
    becc:	4628      	mov	r0, r5
    bece:	6a21      	ldr	r1, [r4, #32]
    bed0:	4798      	blx	r3
    bed2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    bed6:	bf28      	it	cs
    bed8:	f04f 36ff 	movcs.w	r6, #4294967295
    bedc:	89a3      	ldrh	r3, [r4, #12]
    bede:	f013 0f80 	tst.w	r3, #128	; 0x80
    bee2:	d11f      	bne.n	bf24 <_fclose_r+0xb0>
    bee4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    bee6:	b141      	cbz	r1, befa <_fclose_r+0x86>
    bee8:	f104 0344 	add.w	r3, r4, #68	; 0x44
    beec:	4299      	cmp	r1, r3
    beee:	d002      	beq.n	bef6 <_fclose_r+0x82>
    bef0:	4628      	mov	r0, r5
    bef2:	f7fb fbcd 	bl	7690 <_free_r>
    bef6:	2300      	movs	r3, #0
    bef8:	6363      	str	r3, [r4, #52]	; 0x34
    befa:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    befc:	b121      	cbz	r1, bf08 <_fclose_r+0x94>
    befe:	4628      	mov	r0, r5
    bf00:	f7fb fbc6 	bl	7690 <_free_r>
    bf04:	2300      	movs	r3, #0
    bf06:	64a3      	str	r3, [r4, #72]	; 0x48
    bf08:	f04f 0300 	mov.w	r3, #0
    bf0c:	81a3      	strh	r3, [r4, #12]
    bf0e:	f7fb fa89 	bl	7424 <__sfp_lock_release>
    bf12:	4630      	mov	r0, r6
    bf14:	bd70      	pop	{r4, r5, r6, pc}
    bf16:	460e      	mov	r6, r1
    bf18:	4630      	mov	r0, r6
    bf1a:	bd70      	pop	{r4, r5, r6, pc}
    bf1c:	4628      	mov	r0, r5
    bf1e:	f7fb fb33 	bl	7588 <__sinit>
    bf22:	e7b2      	b.n	be8a <_fclose_r+0x16>
    bf24:	4628      	mov	r0, r5
    bf26:	6921      	ldr	r1, [r4, #16]
    bf28:	f7fb fbb2 	bl	7690 <_free_r>
    bf2c:	e7da      	b.n	bee4 <_fclose_r+0x70>
    bf2e:	bf00      	nop

0000bf30 <fclose>:
    bf30:	f240 0324 	movw	r3, #36	; 0x24
    bf34:	4601      	mov	r1, r0
    bf36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf3a:	6818      	ldr	r0, [r3, #0]
    bf3c:	e79a      	b.n	be74 <_fclose_r>
    bf3e:	bf00      	nop

0000bf40 <_fstat_r>:
    bf40:	b538      	push	{r3, r4, r5, lr}
    bf42:	f240 7408 	movw	r4, #1800	; 0x708
    bf46:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bf4a:	4605      	mov	r5, r0
    bf4c:	4608      	mov	r0, r1
    bf4e:	4611      	mov	r1, r2
    bf50:	2300      	movs	r3, #0
    bf52:	6023      	str	r3, [r4, #0]
    bf54:	f7f5 fa16 	bl	1384 <_fstat>
    bf58:	f1b0 3fff 	cmp.w	r0, #4294967295
    bf5c:	d000      	beq.n	bf60 <_fstat_r+0x20>
    bf5e:	bd38      	pop	{r3, r4, r5, pc}
    bf60:	6823      	ldr	r3, [r4, #0]
    bf62:	2b00      	cmp	r3, #0
    bf64:	d0fb      	beq.n	bf5e <_fstat_r+0x1e>
    bf66:	602b      	str	r3, [r5, #0]
    bf68:	bd38      	pop	{r3, r4, r5, pc}
    bf6a:	bf00      	nop

0000bf6c <__hexdig_init>:
    bf6c:	f24e 00b0 	movw	r0, #57520	; 0xe0b0
    bf70:	f240 730c 	movw	r3, #1804	; 0x70c
    bf74:	f2c0 0000 	movt	r0, #0
    bf78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf7c:	2110      	movs	r1, #16
    bf7e:	2230      	movs	r2, #48	; 0x30
    bf80:	54d1      	strb	r1, [r2, r3]
    bf82:	3101      	adds	r1, #1
    bf84:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    bf88:	b2c9      	uxtb	r1, r1
    bf8a:	2a00      	cmp	r2, #0
    bf8c:	d1f8      	bne.n	bf80 <__hexdig_init+0x14>
    bf8e:	f24e 00a8 	movw	r0, #57512	; 0xe0a8
    bf92:	211a      	movs	r1, #26
    bf94:	f2c0 0000 	movt	r0, #0
    bf98:	2261      	movs	r2, #97	; 0x61
    bf9a:	54d1      	strb	r1, [r2, r3]
    bf9c:	3101      	adds	r1, #1
    bf9e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    bfa2:	b2c9      	uxtb	r1, r1
    bfa4:	2a00      	cmp	r2, #0
    bfa6:	d1f8      	bne.n	bf9a <__hexdig_init+0x2e>
    bfa8:	f24e 00a0 	movw	r0, #57504	; 0xe0a0
    bfac:	211a      	movs	r1, #26
    bfae:	f2c0 0000 	movt	r0, #0
    bfb2:	2241      	movs	r2, #65	; 0x41
    bfb4:	54d1      	strb	r1, [r2, r3]
    bfb6:	3101      	adds	r1, #1
    bfb8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    bfbc:	b2c9      	uxtb	r1, r1
    bfbe:	2a00      	cmp	r2, #0
    bfc0:	d1f8      	bne.n	bfb4 <__hexdig_init+0x48>
    bfc2:	4770      	bx	lr

0000bfc4 <rshift>:
    bfc4:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
    bfc8:	6904      	ldr	r4, [r0, #16]
    bfca:	114b      	asrs	r3, r1, #5
    bfcc:	f100 0214 	add.w	r2, r0, #20
    bfd0:	42a3      	cmp	r3, r4
    bfd2:	4617      	mov	r7, r2
    bfd4:	da27      	bge.n	c026 <rshift+0x62>
    bfd6:	3304      	adds	r3, #4
    bfd8:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    bfdc:	3414      	adds	r4, #20
    bfde:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    bfe2:	1d1d      	adds	r5, r3, #4
    bfe4:	f011 011f 	ands.w	r1, r1, #31
    bfe8:	d025      	beq.n	c036 <rshift+0x72>
    bfea:	685e      	ldr	r6, [r3, #4]
    bfec:	1d2b      	adds	r3, r5, #4
    bfee:	f1c1 0820 	rsb	r8, r1, #32
    bff2:	40ce      	lsrs	r6, r1
    bff4:	429c      	cmp	r4, r3
    bff6:	d914      	bls.n	c022 <rshift+0x5e>
    bff8:	f04f 0c00 	mov.w	ip, #0
    bffc:	681f      	ldr	r7, [r3, #0]
    bffe:	fa07 f708 	lsl.w	r7, r7, r8
    c002:	433e      	orrs	r6, r7
    c004:	f842 600c 	str.w	r6, [r2, ip]
    c008:	f853 6b04 	ldr.w	r6, [r3], #4
    c00c:	f10c 0c04 	add.w	ip, ip, #4
    c010:	40ce      	lsrs	r6, r1
    c012:	429c      	cmp	r4, r3
    c014:	d8f2      	bhi.n	bffc <rshift+0x38>
    c016:	1b67      	subs	r7, r4, r5
    c018:	3f05      	subs	r7, #5
    c01a:	f027 0703 	bic.w	r7, r7, #3
    c01e:	19c7      	adds	r7, r0, r7
    c020:	3718      	adds	r7, #24
    c022:	603e      	str	r6, [r7, #0]
    c024:	b9b6      	cbnz	r6, c054 <rshift+0x90>
    c026:	1aba      	subs	r2, r7, r2
    c028:	1092      	asrs	r2, r2, #2
    c02a:	6102      	str	r2, [r0, #16]
    c02c:	b902      	cbnz	r2, c030 <rshift+0x6c>
    c02e:	6142      	str	r2, [r0, #20]
    c030:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
    c034:	4770      	bx	lr
    c036:	42ac      	cmp	r4, r5
    c038:	d9f5      	bls.n	c026 <rshift+0x62>
    c03a:	586b      	ldr	r3, [r5, r1]
    c03c:	5053      	str	r3, [r2, r1]
    c03e:	3104      	adds	r1, #4
    c040:	194b      	adds	r3, r1, r5
    c042:	429c      	cmp	r4, r3
    c044:	d8f9      	bhi.n	c03a <rshift+0x76>
    c046:	43ef      	mvns	r7, r5
    c048:	193f      	adds	r7, r7, r4
    c04a:	f027 0703 	bic.w	r7, r7, #3
    c04e:	19c7      	adds	r7, r0, r7
    c050:	3718      	adds	r7, #24
    c052:	e7e8      	b.n	c026 <rshift+0x62>
    c054:	3704      	adds	r7, #4
    c056:	e7e6      	b.n	c026 <rshift+0x62>

0000c058 <__gethex>:
    c058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c05c:	f240 740c 	movw	r4, #1804	; 0x70c
    c060:	b085      	sub	sp, #20
    c062:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c066:	4693      	mov	fp, r2
    c068:	9302      	str	r3, [sp, #8]
    c06a:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    c06e:	9001      	str	r0, [sp, #4]
    c070:	2b00      	cmp	r3, #0
    c072:	f000 8105 	beq.w	c280 <__gethex+0x228>
    c076:	680b      	ldr	r3, [r1, #0]
    c078:	1c9e      	adds	r6, r3, #2
    c07a:	f893 c002 	ldrb.w	ip, [r3, #2]
    c07e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
    c082:	f040 81cc 	bne.w	c41e <__gethex+0x3c6>
    c086:	3303      	adds	r3, #3
    c088:	2000      	movs	r0, #0
    c08a:	461e      	mov	r6, r3
    c08c:	f813 cb01 	ldrb.w	ip, [r3], #1
    c090:	3001      	adds	r0, #1
    c092:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
    c096:	d0f8      	beq.n	c08a <__gethex+0x32>
    c098:	f814 500c 	ldrb.w	r5, [r4, ip]
    c09c:	f240 720c 	movw	r2, #1804	; 0x70c
    c0a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    c0a4:	2d00      	cmp	r5, #0
    c0a6:	d03a      	beq.n	c11e <__gethex+0xc6>
    c0a8:	f04f 0800 	mov.w	r8, #0
    c0ac:	4633      	mov	r3, r6
    c0ae:	4645      	mov	r5, r8
    c0b0:	7832      	ldrb	r2, [r6, #0]
    c0b2:	e001      	b.n	c0b8 <__gethex+0x60>
    c0b4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    c0b8:	5ca7      	ldrb	r7, [r4, r2]
    c0ba:	2f00      	cmp	r7, #0
    c0bc:	d1fa      	bne.n	c0b4 <__gethex+0x5c>
    c0be:	f1d5 0c01 	rsbs	ip, r5, #1
    c0c2:	bf38      	it	cc
    c0c4:	f04f 0c00 	movcc.w	ip, #0
    c0c8:	2a2e      	cmp	r2, #46	; 0x2e
    c0ca:	bf14      	ite	ne
    c0cc:	2200      	movne	r2, #0
    c0ce:	f00c 0201 	andeq.w	r2, ip, #1
    c0d2:	b162      	cbz	r2, c0ee <__gethex+0x96>
    c0d4:	785a      	ldrb	r2, [r3, #1]
    c0d6:	1c5f      	adds	r7, r3, #1
    c0d8:	5ca3      	ldrb	r3, [r4, r2]
    c0da:	2b00      	cmp	r3, #0
    c0dc:	f000 81e0 	beq.w	c4a0 <__gethex+0x448>
    c0e0:	463b      	mov	r3, r7
    c0e2:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    c0e6:	5ca2      	ldrb	r2, [r4, r2]
    c0e8:	2a00      	cmp	r2, #0
    c0ea:	d1fa      	bne.n	c0e2 <__gethex+0x8a>
    c0ec:	463d      	mov	r5, r7
    c0ee:	461f      	mov	r7, r3
    c0f0:	2d00      	cmp	r5, #0
    c0f2:	f000 8159 	beq.w	c3a8 <__gethex+0x350>
    c0f6:	1bed      	subs	r5, r5, r7
    c0f8:	783b      	ldrb	r3, [r7, #0]
    c0fa:	00ad      	lsls	r5, r5, #2
    c0fc:	2b50      	cmp	r3, #80	; 0x50
    c0fe:	d018      	beq.n	c132 <__gethex+0xda>
    c100:	2b70      	cmp	r3, #112	; 0x70
    c102:	d016      	beq.n	c132 <__gethex+0xda>
    c104:	463a      	mov	r2, r7
    c106:	600a      	str	r2, [r1, #0]
    c108:	f1b8 0f00 	cmp.w	r8, #0
    c10c:	d04d      	beq.n	c1aa <__gethex+0x152>
    c10e:	2800      	cmp	r0, #0
    c110:	bf0c      	ite	eq
    c112:	2406      	moveq	r4, #6
    c114:	2400      	movne	r4, #0
    c116:	4620      	mov	r0, r4
    c118:	b005      	add	sp, #20
    c11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c11e:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
    c122:	f000 812c 	beq.w	c37e <__gethex+0x326>
    c126:	7833      	ldrb	r3, [r6, #0]
    c128:	4637      	mov	r7, r6
    c12a:	f04f 0801 	mov.w	r8, #1
    c12e:	2b50      	cmp	r3, #80	; 0x50
    c130:	d1e6      	bne.n	c100 <__gethex+0xa8>
    c132:	787b      	ldrb	r3, [r7, #1]
    c134:	f107 0901 	add.w	r9, r7, #1
    c138:	2b2b      	cmp	r3, #43	; 0x2b
    c13a:	f000 8149 	beq.w	c3d0 <__gethex+0x378>
    c13e:	2b2d      	cmp	r3, #45	; 0x2d
    c140:	f000 8141 	beq.w	c3c6 <__gethex+0x36e>
    c144:	2200      	movs	r2, #0
    c146:	9203      	str	r2, [sp, #12]
    c148:	f814 c003 	ldrb.w	ip, [r4, r3]
    c14c:	f240 730c 	movw	r3, #1804	; 0x70c
    c150:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c154:	f1bc 0f00 	cmp.w	ip, #0
    c158:	d0d4      	beq.n	c104 <__gethex+0xac>
    c15a:	f1bc 0f19 	cmp.w	ip, #25
    c15e:	dcd1      	bgt.n	c104 <__gethex+0xac>
    c160:	f899 a001 	ldrb.w	sl, [r9, #1]
    c164:	f1ac 0c10 	sub.w	ip, ip, #16
    c168:	f109 0201 	add.w	r2, r9, #1
    c16c:	f813 300a 	ldrb.w	r3, [r3, sl]
    c170:	b193      	cbz	r3, c198 <__gethex+0x140>
    c172:	2b19      	cmp	r3, #25
    c174:	dc10      	bgt.n	c198 <__gethex+0x140>
    c176:	46a9      	mov	r9, r5
    c178:	e001      	b.n	c17e <__gethex+0x126>
    c17a:	2b19      	cmp	r3, #25
    c17c:	dc0b      	bgt.n	c196 <__gethex+0x13e>
    c17e:	f812 af01 	ldrb.w	sl, [r2, #1]!
    c182:	f1a3 0510 	sub.w	r5, r3, #16
    c186:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
    c18a:	f814 300a 	ldrb.w	r3, [r4, sl]
    c18e:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
    c192:	2b00      	cmp	r3, #0
    c194:	d1f1      	bne.n	c17a <__gethex+0x122>
    c196:	464d      	mov	r5, r9
    c198:	9b03      	ldr	r3, [sp, #12]
    c19a:	b10b      	cbz	r3, c1a0 <__gethex+0x148>
    c19c:	f1cc 0c00 	rsb	ip, ip, #0
    c1a0:	4465      	add	r5, ip
    c1a2:	600a      	str	r2, [r1, #0]
    c1a4:	f1b8 0f00 	cmp.w	r8, #0
    c1a8:	d1b1      	bne.n	c10e <__gethex+0xb6>
    c1aa:	1e7b      	subs	r3, r7, #1
    c1ac:	4641      	mov	r1, r8
    c1ae:	1b9b      	subs	r3, r3, r6
    c1b0:	2b07      	cmp	r3, #7
    c1b2:	dd03      	ble.n	c1bc <__gethex+0x164>
    c1b4:	105b      	asrs	r3, r3, #1
    c1b6:	3101      	adds	r1, #1
    c1b8:	2b07      	cmp	r3, #7
    c1ba:	dcfb      	bgt.n	c1b4 <__gethex+0x15c>
    c1bc:	9801      	ldr	r0, [sp, #4]
    c1be:	f7fc f937 	bl	8430 <_Balloc>
    c1c2:	42be      	cmp	r6, r7
    c1c4:	4680      	mov	r8, r0
    c1c6:	f100 0a14 	add.w	sl, r0, #20
    c1ca:	f080 8164 	bcs.w	c496 <__gethex+0x43e>
    c1ce:	2300      	movs	r3, #0
    c1d0:	46ac      	mov	ip, r5
    c1d2:	461a      	mov	r2, r3
    c1d4:	4655      	mov	r5, sl
    c1d6:	e009      	b.n	c1ec <__gethex+0x194>
    c1d8:	5c61      	ldrb	r1, [r4, r1]
    c1da:	f001 010f 	and.w	r1, r1, #15
    c1de:	fa11 f202 	lsls.w	r2, r1, r2
    c1e2:	4313      	orrs	r3, r2
    c1e4:	3f01      	subs	r7, #1
    c1e6:	4602      	mov	r2, r0
    c1e8:	42be      	cmp	r6, r7
    c1ea:	d210      	bcs.n	c20e <__gethex+0x1b6>
    c1ec:	f817 1c01 	ldrb.w	r1, [r7, #-1]
    c1f0:	1d10      	adds	r0, r2, #4
    c1f2:	292e      	cmp	r1, #46	; 0x2e
    c1f4:	bf08      	it	eq
    c1f6:	4610      	moveq	r0, r2
    c1f8:	d0f4      	beq.n	c1e4 <__gethex+0x18c>
    c1fa:	2a20      	cmp	r2, #32
    c1fc:	d1ec      	bne.n	c1d8 <__gethex+0x180>
    c1fe:	f845 3b04 	str.w	r3, [r5], #4
    c202:	2300      	movs	r3, #0
    c204:	f817 1c01 	ldrb.w	r1, [r7, #-1]
    c208:	461a      	mov	r2, r3
    c20a:	2004      	movs	r0, #4
    c20c:	e7e4      	b.n	c1d8 <__gethex+0x180>
    c20e:	462a      	mov	r2, r5
    c210:	4665      	mov	r5, ip
    c212:	4694      	mov	ip, r2
    c214:	4662      	mov	r2, ip
    c216:	4618      	mov	r0, r3
    c218:	f842 3b04 	str.w	r3, [r2], #4
    c21c:	ebca 0402 	rsb	r4, sl, r2
    c220:	10a4      	asrs	r4, r4, #2
    c222:	f8c8 4010 	str.w	r4, [r8, #16]
    c226:	f7fb ff5b 	bl	80e0 <__hi0bits>
    c22a:	f8db 6000 	ldr.w	r6, [fp]
    c22e:	0164      	lsls	r4, r4, #5
    c230:	1a24      	subs	r4, r4, r0
    c232:	42b4      	cmp	r4, r6
    c234:	f300 80d1 	bgt.w	c3da <__gethex+0x382>
    c238:	f2c0 80ab 	blt.w	c392 <__gethex+0x33a>
    c23c:	2700      	movs	r7, #0
    c23e:	f8db 3008 	ldr.w	r3, [fp, #8]
    c242:	429d      	cmp	r5, r3
    c244:	f300 8092 	bgt.w	c36c <__gethex+0x314>
    c248:	f8db 3004 	ldr.w	r3, [fp, #4]
    c24c:	429d      	cmp	r5, r3
    c24e:	f280 809e 	bge.w	c38e <__gethex+0x336>
    c252:	1b5c      	subs	r4, r3, r5
    c254:	42a6      	cmp	r6, r4
    c256:	dc18      	bgt.n	c28a <__gethex+0x232>
    c258:	f8db 200c 	ldr.w	r2, [fp, #12]
    c25c:	2a02      	cmp	r2, #2
    c25e:	f000 80f9 	beq.w	c454 <__gethex+0x3fc>
    c262:	2a03      	cmp	r2, #3
    c264:	f000 8135 	beq.w	c4d2 <__gethex+0x47a>
    c268:	2a01      	cmp	r2, #1
    c26a:	f000 8123 	beq.w	c4b4 <__gethex+0x45c>
    c26e:	9801      	ldr	r0, [sp, #4]
    c270:	4641      	mov	r1, r8
    c272:	f7fc f8c1 	bl	83f8 <_Bfree>
    c276:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    c278:	2300      	movs	r3, #0
    c27a:	2450      	movs	r4, #80	; 0x50
    c27c:	6013      	str	r3, [r2, #0]
    c27e:	e74a      	b.n	c116 <__gethex+0xbe>
    c280:	9100      	str	r1, [sp, #0]
    c282:	f7ff fe73 	bl	bf6c <__hexdig_init>
    c286:	9900      	ldr	r1, [sp, #0]
    c288:	e6f5      	b.n	c076 <__gethex+0x1e>
    c28a:	1e65      	subs	r5, r4, #1
    c28c:	2f00      	cmp	r7, #0
    c28e:	f040 80d9 	bne.w	c444 <__gethex+0x3ec>
    c292:	2d00      	cmp	r5, #0
    c294:	dd04      	ble.n	c2a0 <__gethex+0x248>
    c296:	4640      	mov	r0, r8
    c298:	4629      	mov	r1, r5
    c29a:	f7fc f881 	bl	83a0 <__any_on>
    c29e:	4607      	mov	r7, r0
    c2a0:	116b      	asrs	r3, r5, #5
    c2a2:	2201      	movs	r2, #1
    c2a4:	f005 051f 	and.w	r5, r5, #31
    c2a8:	4621      	mov	r1, r4
    c2aa:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
    c2ae:	40aa      	lsls	r2, r5
    c2b0:	4640      	mov	r0, r8
    c2b2:	421a      	tst	r2, r3
    c2b4:	bf18      	it	ne
    c2b6:	f047 0702 	orrne.w	r7, r7, #2
    c2ba:	f7ff fe83 	bl	bfc4 <rshift>
    c2be:	f8db 5004 	ldr.w	r5, [fp, #4]
    c2c2:	1b36      	subs	r6, r6, r4
    c2c4:	2402      	movs	r4, #2
    c2c6:	2f00      	cmp	r7, #0
    c2c8:	d077      	beq.n	c3ba <__gethex+0x362>
    c2ca:	f8db 300c 	ldr.w	r3, [fp, #12]
    c2ce:	2b02      	cmp	r3, #2
    c2d0:	d06c      	beq.n	c3ac <__gethex+0x354>
    c2d2:	2b03      	cmp	r3, #3
    c2d4:	f000 80e9 	beq.w	c4aa <__gethex+0x452>
    c2d8:	2b01      	cmp	r3, #1
    c2da:	d16c      	bne.n	c3b6 <__gethex+0x35e>
    c2dc:	f017 0f02 	tst.w	r7, #2
    c2e0:	d069      	beq.n	c3b6 <__gethex+0x35e>
    c2e2:	f8da 3000 	ldr.w	r3, [sl]
    c2e6:	431f      	orrs	r7, r3
    c2e8:	f017 0f01 	tst.w	r7, #1
    c2ec:	d063      	beq.n	c3b6 <__gethex+0x35e>
    c2ee:	f8d8 7010 	ldr.w	r7, [r8, #16]
    c2f2:	4653      	mov	r3, sl
    c2f4:	2000      	movs	r0, #0
    c2f6:	eb08 0187 	add.w	r1, r8, r7, lsl #2
    c2fa:	3114      	adds	r1, #20
    c2fc:	681a      	ldr	r2, [r3, #0]
    c2fe:	f1b2 3fff 	cmp.w	r2, #4294967295
    c302:	f040 80ed 	bne.w	c4e0 <__gethex+0x488>
    c306:	f843 0b04 	str.w	r0, [r3], #4
    c30a:	4299      	cmp	r1, r3
    c30c:	d8f6      	bhi.n	c2fc <__gethex+0x2a4>
    c30e:	f8d8 2008 	ldr.w	r2, [r8, #8]
    c312:	463b      	mov	r3, r7
    c314:	4297      	cmp	r7, r2
    c316:	bfb8      	it	lt
    c318:	46c2      	movlt	sl, r8
    c31a:	f280 80e4 	bge.w	c4e6 <__gethex+0x48e>
    c31e:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
    c322:	46d0      	mov	r8, sl
    c324:	3301      	adds	r3, #1
    c326:	f8ca 3010 	str.w	r3, [sl, #16]
    c32a:	2301      	movs	r3, #1
    c32c:	6153      	str	r3, [r2, #20]
    c32e:	2c02      	cmp	r4, #2
    c330:	f000 80a0 	beq.w	c474 <__gethex+0x41c>
    c334:	f8d8 3010 	ldr.w	r3, [r8, #16]
    c338:	429f      	cmp	r7, r3
    c33a:	db0d      	blt.n	c358 <__gethex+0x300>
    c33c:	f016 061f 	ands.w	r6, r6, #31
    c340:	f000 80a7 	beq.w	c492 <__gethex+0x43a>
    c344:	eb08 0787 	add.w	r7, r8, r7, lsl #2
    c348:	f1c6 0620 	rsb	r6, r6, #32
    c34c:	6938      	ldr	r0, [r7, #16]
    c34e:	f7fb fec7 	bl	80e0 <__hi0bits>
    c352:	42b0      	cmp	r0, r6
    c354:	f280 809d 	bge.w	c492 <__gethex+0x43a>
    c358:	2101      	movs	r1, #1
    c35a:	4640      	mov	r0, r8
    c35c:	f7ff fe32 	bl	bfc4 <rshift>
    c360:	f8db 3008 	ldr.w	r3, [fp, #8]
    c364:	3501      	adds	r5, #1
    c366:	429d      	cmp	r5, r3
    c368:	f340 8093 	ble.w	c492 <__gethex+0x43a>
    c36c:	9801      	ldr	r0, [sp, #4]
    c36e:	4641      	mov	r1, r8
    c370:	f7fc f842 	bl	83f8 <_Bfree>
    c374:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    c376:	2300      	movs	r3, #0
    c378:	24a3      	movs	r4, #163	; 0xa3
    c37a:	6013      	str	r3, [r2, #0]
    c37c:	e6cb      	b.n	c116 <__gethex+0xbe>
    c37e:	7873      	ldrb	r3, [r6, #1]
    c380:	1c77      	adds	r7, r6, #1
    c382:	5cd5      	ldrb	r5, [r2, r3]
    c384:	2d00      	cmp	r5, #0
    c386:	d14c      	bne.n	c422 <__gethex+0x3ca>
    c388:	f04f 0801 	mov.w	r8, #1
    c38c:	e6b6      	b.n	c0fc <__gethex+0xa4>
    c38e:	2401      	movs	r4, #1
    c390:	e799      	b.n	c2c6 <__gethex+0x26e>
    c392:	1b34      	subs	r4, r6, r4
    c394:	4641      	mov	r1, r8
    c396:	9801      	ldr	r0, [sp, #4]
    c398:	4622      	mov	r2, r4
    c39a:	f7fc f963 	bl	8664 <__lshift>
    c39e:	1b2d      	subs	r5, r5, r4
    c3a0:	4680      	mov	r8, r0
    c3a2:	f100 0a14 	add.w	sl, r0, #20
    c3a6:	e749      	b.n	c23c <__gethex+0x1e4>
    c3a8:	783b      	ldrb	r3, [r7, #0]
    c3aa:	e6a7      	b.n	c0fc <__gethex+0xa4>
    c3ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c3ae:	f1c2 0301 	rsb	r3, r2, #1
    c3b2:	2b00      	cmp	r3, #0
    c3b4:	d19b      	bne.n	c2ee <__gethex+0x296>
    c3b6:	f044 0410 	orr.w	r4, r4, #16
    c3ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    c3bc:	9a02      	ldr	r2, [sp, #8]
    c3be:	f8c3 8000 	str.w	r8, [r3]
    c3c2:	6015      	str	r5, [r2, #0]
    c3c4:	e6a7      	b.n	c116 <__gethex+0xbe>
    c3c6:	2201      	movs	r2, #1
    c3c8:	9203      	str	r2, [sp, #12]
    c3ca:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    c3ce:	e6bb      	b.n	c148 <__gethex+0xf0>
    c3d0:	2300      	movs	r3, #0
    c3d2:	9303      	str	r3, [sp, #12]
    c3d4:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    c3d8:	e6b6      	b.n	c148 <__gethex+0xf0>
    c3da:	1ba4      	subs	r4, r4, r6
    c3dc:	4640      	mov	r0, r8
    c3de:	4621      	mov	r1, r4
    c3e0:	f7fb ffde 	bl	83a0 <__any_on>
    c3e4:	4607      	mov	r7, r0
    c3e6:	b1a0      	cbz	r0, c412 <__gethex+0x3ba>
    c3e8:	1e61      	subs	r1, r4, #1
    c3ea:	2701      	movs	r7, #1
    c3ec:	f001 021f 	and.w	r2, r1, #31
    c3f0:	114b      	asrs	r3, r1, #5
    c3f2:	fa17 f202 	lsls.w	r2, r7, r2
    c3f6:	eb08 0383 	add.w	r3, r8, r3, lsl #2
    c3fa:	695b      	ldr	r3, [r3, #20]
    c3fc:	421a      	tst	r2, r3
    c3fe:	d008      	beq.n	c412 <__gethex+0x3ba>
    c400:	42b9      	cmp	r1, r7
    c402:	dd4b      	ble.n	c49c <__gethex+0x444>
    c404:	3901      	subs	r1, #1
    c406:	4640      	mov	r0, r8
    c408:	f7fb ffca 	bl	83a0 <__any_on>
    c40c:	2800      	cmp	r0, #0
    c40e:	d045      	beq.n	c49c <__gethex+0x444>
    c410:	3702      	adds	r7, #2
    c412:	4640      	mov	r0, r8
    c414:	4621      	mov	r1, r4
    c416:	f7ff fdd5 	bl	bfc4 <rshift>
    c41a:	192d      	adds	r5, r5, r4
    c41c:	e70f      	b.n	c23e <__gethex+0x1e6>
    c41e:	2000      	movs	r0, #0
    c420:	e63a      	b.n	c098 <__gethex+0x40>
    c422:	2b30      	cmp	r3, #48	; 0x30
    c424:	463b      	mov	r3, r7
    c426:	bf18      	it	ne
    c428:	783a      	ldrbne	r2, [r7, #0]
    c42a:	d10d      	bne.n	c448 <__gethex+0x3f0>
    c42c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    c430:	2a30      	cmp	r2, #48	; 0x30
    c432:	d0fb      	beq.n	c42c <__gethex+0x3d4>
    c434:	5ca0      	ldrb	r0, [r4, r2]
    c436:	b938      	cbnz	r0, c448 <__gethex+0x3f0>
    c438:	f04f 0801 	mov.w	r8, #1
    c43c:	463d      	mov	r5, r7
    c43e:	461e      	mov	r6, r3
    c440:	4640      	mov	r0, r8
    c442:	e639      	b.n	c0b8 <__gethex+0x60>
    c444:	2701      	movs	r7, #1
    c446:	e72b      	b.n	c2a0 <__gethex+0x248>
    c448:	463d      	mov	r5, r7
    c44a:	461e      	mov	r6, r3
    c44c:	f04f 0800 	mov.w	r8, #0
    c450:	2001      	movs	r0, #1
    c452:	e631      	b.n	c0b8 <__gethex+0x60>
    c454:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c456:	2a00      	cmp	r2, #0
    c458:	f47f af09 	bne.w	c26e <__gethex+0x216>
    c45c:	9a02      	ldr	r2, [sp, #8]
    c45e:	2462      	movs	r4, #98	; 0x62
    c460:	6013      	str	r3, [r2, #0]
    c462:	2301      	movs	r3, #1
    c464:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    c466:	f8ca 3000 	str.w	r3, [sl]
    c46a:	f8c8 3010 	str.w	r3, [r8, #16]
    c46e:	f8c2 8000 	str.w	r8, [r2]
    c472:	e650      	b.n	c116 <__gethex+0xbe>
    c474:	f8db 3000 	ldr.w	r3, [fp]
    c478:	3b01      	subs	r3, #1
    c47a:	42b3      	cmp	r3, r6
    c47c:	d12e      	bne.n	c4dc <__gethex+0x484>
    c47e:	1173      	asrs	r3, r6, #5
    c480:	2201      	movs	r2, #1
    c482:	f006 061f 	and.w	r6, r6, #31
    c486:	eb08 0383 	add.w	r3, r8, r3, lsl #2
    c48a:	40b2      	lsls	r2, r6
    c48c:	695b      	ldr	r3, [r3, #20]
    c48e:	421a      	tst	r2, r3
    c490:	d024      	beq.n	c4dc <__gethex+0x484>
    c492:	2421      	movs	r4, #33	; 0x21
    c494:	e791      	b.n	c3ba <__gethex+0x362>
    c496:	46d4      	mov	ip, sl
    c498:	2300      	movs	r3, #0
    c49a:	e6bb      	b.n	c214 <__gethex+0x1bc>
    c49c:	2702      	movs	r7, #2
    c49e:	e7b8      	b.n	c412 <__gethex+0x3ba>
    c4a0:	463d      	mov	r5, r7
    c4a2:	2d00      	cmp	r5, #0
    c4a4:	f47f ae27 	bne.w	c0f6 <__gethex+0x9e>
    c4a8:	e77e      	b.n	c3a8 <__gethex+0x350>
    c4aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    c4ac:	2b00      	cmp	r3, #0
    c4ae:	f47f af1e 	bne.w	c2ee <__gethex+0x296>
    c4b2:	e780      	b.n	c3b6 <__gethex+0x35e>
    c4b4:	42b4      	cmp	r4, r6
    c4b6:	f47f aeda 	bne.w	c26e <__gethex+0x216>
    c4ba:	2e01      	cmp	r6, #1
    c4bc:	ddce      	ble.n	c45c <__gethex+0x404>
    c4be:	1e71      	subs	r1, r6, #1
    c4c0:	4640      	mov	r0, r8
    c4c2:	f7fb ff6d 	bl	83a0 <__any_on>
    c4c6:	2800      	cmp	r0, #0
    c4c8:	f43f aed1 	beq.w	c26e <__gethex+0x216>
    c4cc:	f8db 3004 	ldr.w	r3, [fp, #4]
    c4d0:	e7c4      	b.n	c45c <__gethex+0x404>
    c4d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c4d4:	2a00      	cmp	r2, #0
    c4d6:	f43f aeca 	beq.w	c26e <__gethex+0x216>
    c4da:	e7bf      	b.n	c45c <__gethex+0x404>
    c4dc:	2422      	movs	r4, #34	; 0x22
    c4de:	e76c      	b.n	c3ba <__gethex+0x362>
    c4e0:	3201      	adds	r2, #1
    c4e2:	601a      	str	r2, [r3, #0]
    c4e4:	e723      	b.n	c32e <__gethex+0x2d6>
    c4e6:	f8d8 1004 	ldr.w	r1, [r8, #4]
    c4ea:	9801      	ldr	r0, [sp, #4]
    c4ec:	3101      	adds	r1, #1
    c4ee:	f7fb ff9f 	bl	8430 <_Balloc>
    c4f2:	f8d8 2010 	ldr.w	r2, [r8, #16]
    c4f6:	f108 010c 	add.w	r1, r8, #12
    c4fa:	3202      	adds	r2, #2
    c4fc:	0092      	lsls	r2, r2, #2
    c4fe:	4682      	mov	sl, r0
    c500:	300c      	adds	r0, #12
    c502:	f7fb fcc9 	bl	7e98 <memcpy>
    c506:	9801      	ldr	r0, [sp, #4]
    c508:	4641      	mov	r1, r8
    c50a:	f7fb ff75 	bl	83f8 <_Bfree>
    c50e:	f8da 3010 	ldr.w	r3, [sl, #16]
    c512:	e704      	b.n	c31e <__gethex+0x2c6>

0000c514 <__hexnan>:
    c514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c518:	f240 740c 	movw	r4, #1804	; 0x70c
    c51c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c520:	b085      	sub	sp, #20
    c522:	460d      	mov	r5, r1
    c524:	4691      	mov	r9, r2
    c526:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    c52a:	9002      	str	r0, [sp, #8]
    c52c:	2b00      	cmp	r3, #0
    c52e:	f000 80af 	beq.w	c690 <__hexnan+0x17c>
    c532:	682a      	ldr	r2, [r5, #0]
    c534:	9902      	ldr	r1, [sp, #8]
    c536:	1153      	asrs	r3, r2, #5
    c538:	f012 021f 	ands.w	r2, r2, #31
    c53c:	9203      	str	r2, [sp, #12]
    c53e:	eb09 0383 	add.w	r3, r9, r3, lsl #2
    c542:	680e      	ldr	r6, [r1, #0]
    c544:	bf18      	it	ne
    c546:	3304      	addne	r3, #4
    c548:	2200      	movs	r2, #0
    c54a:	1f18      	subs	r0, r3, #4
    c54c:	4692      	mov	sl, r2
    c54e:	4680      	mov	r8, r0
    c550:	4601      	mov	r1, r0
    c552:	4693      	mov	fp, r2
    c554:	4617      	mov	r7, r2
    c556:	9001      	str	r0, [sp, #4]
    c558:	f843 2c04 	str.w	r2, [r3, #-4]
    c55c:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    c560:	2b00      	cmp	r3, #0
    c562:	d035      	beq.n	c5d0 <__hexnan+0xbc>
    c564:	5ce2      	ldrb	r2, [r4, r3]
    c566:	2a00      	cmp	r2, #0
    c568:	d175      	bne.n	c656 <__hexnan+0x142>
    c56a:	2b20      	cmp	r3, #32
    c56c:	f200 808a 	bhi.w	c684 <__hexnan+0x170>
    c570:	455f      	cmp	r7, fp
    c572:	ddf3      	ble.n	c55c <__hexnan+0x48>
    c574:	4541      	cmp	r1, r8
    c576:	bf2c      	ite	cs
    c578:	2300      	movcs	r3, #0
    c57a:	2301      	movcc	r3, #1
    c57c:	f1ba 0f07 	cmp.w	sl, #7
    c580:	bfcc      	ite	gt
    c582:	2300      	movgt	r3, #0
    c584:	f003 0301 	andle.w	r3, r3, #1
    c588:	b19b      	cbz	r3, c5b2 <__hexnan+0x9e>
    c58a:	f1ca 0508 	rsb	r5, sl, #8
    c58e:	680a      	ldr	r2, [r1, #0]
    c590:	460b      	mov	r3, r1
    c592:	468c      	mov	ip, r1
    c594:	00ad      	lsls	r5, r5, #2
    c596:	f1c5 0a20 	rsb	sl, r5, #32
    c59a:	6859      	ldr	r1, [r3, #4]
    c59c:	fa01 f00a 	lsl.w	r0, r1, sl
    c5a0:	4302      	orrs	r2, r0
    c5a2:	601a      	str	r2, [r3, #0]
    c5a4:	fa31 f205 	lsrs.w	r2, r1, r5
    c5a8:	f843 2f04 	str.w	r2, [r3, #4]!
    c5ac:	4598      	cmp	r8, r3
    c5ae:	d8f4      	bhi.n	c59a <__hexnan+0x86>
    c5b0:	4661      	mov	r1, ip
    c5b2:	4549      	cmp	r1, r9
    c5b4:	bf98      	it	ls
    c5b6:	f04f 0a08 	movls.w	sl, #8
    c5ba:	d9cf      	bls.n	c55c <__hexnan+0x48>
    c5bc:	2200      	movs	r2, #0
    c5be:	f841 2d04 	str.w	r2, [r1, #-4]!
    c5c2:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    c5c6:	46bb      	mov	fp, r7
    c5c8:	4688      	mov	r8, r1
    c5ca:	4692      	mov	sl, r2
    c5cc:	2b00      	cmp	r3, #0
    c5ce:	d1c9      	bne.n	c564 <__hexnan+0x50>
    c5d0:	2f00      	cmp	r7, #0
    c5d2:	d059      	beq.n	c688 <__hexnan+0x174>
    c5d4:	4541      	cmp	r1, r8
    c5d6:	bf2c      	ite	cs
    c5d8:	2300      	movcs	r3, #0
    c5da:	2301      	movcc	r3, #1
    c5dc:	f1ba 0f07 	cmp.w	sl, #7
    c5e0:	bfcc      	ite	gt
    c5e2:	2300      	movgt	r3, #0
    c5e4:	f003 0301 	andle.w	r3, r3, #1
    c5e8:	b19b      	cbz	r3, c612 <__hexnan+0xfe>
    c5ea:	f1ca 0a08 	rsb	sl, sl, #8
    c5ee:	680a      	ldr	r2, [r1, #0]
    c5f0:	460b      	mov	r3, r1
    c5f2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
    c5f6:	f1ca 0420 	rsb	r4, sl, #32
    c5fa:	6858      	ldr	r0, [r3, #4]
    c5fc:	fa00 fc04 	lsl.w	ip, r0, r4
    c600:	ea42 020c 	orr.w	r2, r2, ip
    c604:	601a      	str	r2, [r3, #0]
    c606:	fa20 f20a 	lsr.w	r2, r0, sl
    c60a:	f843 2f04 	str.w	r2, [r3, #4]!
    c60e:	4598      	cmp	r8, r3
    c610:	d8f3      	bhi.n	c5fa <__hexnan+0xe6>
    c612:	4589      	cmp	r9, r1
    c614:	d23f      	bcs.n	c696 <__hexnan+0x182>
    c616:	9801      	ldr	r0, [sp, #4]
    c618:	464b      	mov	r3, r9
    c61a:	f851 2b04 	ldr.w	r2, [r1], #4
    c61e:	4288      	cmp	r0, r1
    c620:	f843 2b04 	str.w	r2, [r3], #4
    c624:	d2f9      	bcs.n	c61a <__hexnan+0x106>
    c626:	9901      	ldr	r1, [sp, #4]
    c628:	2200      	movs	r2, #0
    c62a:	f843 2b04 	str.w	r2, [r3], #4
    c62e:	4299      	cmp	r1, r3
    c630:	d2fb      	bcs.n	c62a <__hexnan+0x116>
    c632:	9801      	ldr	r0, [sp, #4]
    c634:	6803      	ldr	r3, [r0, #0]
    c636:	b963      	cbnz	r3, c652 <__hexnan+0x13e>
    c638:	9901      	ldr	r1, [sp, #4]
    c63a:	4589      	cmp	r9, r1
    c63c:	bf18      	it	ne
    c63e:	9b01      	ldrne	r3, [sp, #4]
    c640:	d102      	bne.n	c648 <__hexnan+0x134>
    c642:	e037      	b.n	c6b4 <__hexnan+0x1a0>
    c644:	4599      	cmp	r9, r3
    c646:	d035      	beq.n	c6b4 <__hexnan+0x1a0>
    c648:	f853 2c04 	ldr.w	r2, [r3, #-4]
    c64c:	3b04      	subs	r3, #4
    c64e:	2a00      	cmp	r2, #0
    c650:	d0f8      	beq.n	c644 <__hexnan+0x130>
    c652:	2005      	movs	r0, #5
    c654:	e019      	b.n	c68a <__hexnan+0x176>
    c656:	f10a 0a01 	add.w	sl, sl, #1
    c65a:	3701      	adds	r7, #1
    c65c:	f1ba 0f08 	cmp.w	sl, #8
    c660:	dc07      	bgt.n	c672 <__hexnan+0x15e>
    c662:	680b      	ldr	r3, [r1, #0]
    c664:	011b      	lsls	r3, r3, #4
    c666:	f002 020f 	and.w	r2, r2, #15
    c66a:	ea43 0202 	orr.w	r2, r3, r2
    c66e:	600a      	str	r2, [r1, #0]
    c670:	e774      	b.n	c55c <__hexnan+0x48>
    c672:	4549      	cmp	r1, r9
    c674:	f67f af72 	bls.w	c55c <__hexnan+0x48>
    c678:	2300      	movs	r3, #0
    c67a:	f04f 0a01 	mov.w	sl, #1
    c67e:	f841 3d04 	str.w	r3, [r1, #-4]!
    c682:	e7f0      	b.n	c666 <__hexnan+0x152>
    c684:	2b29      	cmp	r3, #41	; 0x29
    c686:	d01d      	beq.n	c6c4 <__hexnan+0x1b0>
    c688:	2004      	movs	r0, #4
    c68a:	b005      	add	sp, #20
    c68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c690:	f7ff fc6c 	bl	bf6c <__hexdig_init>
    c694:	e74d      	b.n	c532 <__hexnan+0x1e>
    c696:	9903      	ldr	r1, [sp, #12]
    c698:	b189      	cbz	r1, c6be <__hexnan+0x1aa>
    c69a:	9801      	ldr	r0, [sp, #4]
    c69c:	f04f 31ff 	mov.w	r1, #4294967295
    c6a0:	9b03      	ldr	r3, [sp, #12]
    c6a2:	f1c3 0220 	rsb	r2, r3, #32
    c6a6:	6803      	ldr	r3, [r0, #0]
    c6a8:	fa31 f202 	lsrs.w	r2, r1, r2
    c6ac:	ea02 0303 	and.w	r3, r2, r3
    c6b0:	6003      	str	r3, [r0, #0]
    c6b2:	e7c0      	b.n	c636 <__hexnan+0x122>
    c6b4:	2301      	movs	r3, #1
    c6b6:	2005      	movs	r0, #5
    c6b8:	f8c9 3000 	str.w	r3, [r9]
    c6bc:	e7e5      	b.n	c68a <__hexnan+0x176>
    c6be:	9a01      	ldr	r2, [sp, #4]
    c6c0:	6813      	ldr	r3, [r2, #0]
    c6c2:	e7b8      	b.n	c636 <__hexnan+0x122>
    c6c4:	9b02      	ldr	r3, [sp, #8]
    c6c6:	3601      	adds	r6, #1
    c6c8:	601e      	str	r6, [r3, #0]
    c6ca:	2f00      	cmp	r7, #0
    c6cc:	d182      	bne.n	c5d4 <__hexnan+0xc0>
    c6ce:	e7db      	b.n	c688 <__hexnan+0x174>

0000c6d0 <_isatty_r>:
    c6d0:	b538      	push	{r3, r4, r5, lr}
    c6d2:	f240 7408 	movw	r4, #1800	; 0x708
    c6d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c6da:	4605      	mov	r5, r0
    c6dc:	4608      	mov	r0, r1
    c6de:	2300      	movs	r3, #0
    c6e0:	6023      	str	r3, [r4, #0]
    c6e2:	f7f4 fe61 	bl	13a8 <_isatty>
    c6e6:	f1b0 3fff 	cmp.w	r0, #4294967295
    c6ea:	d000      	beq.n	c6ee <_isatty_r+0x1e>
    c6ec:	bd38      	pop	{r3, r4, r5, pc}
    c6ee:	6823      	ldr	r3, [r4, #0]
    c6f0:	2b00      	cmp	r3, #0
    c6f2:	d0fb      	beq.n	c6ec <_isatty_r+0x1c>
    c6f4:	602b      	str	r3, [r5, #0]
    c6f6:	bd38      	pop	{r3, r4, r5, pc}

0000c6f8 <_lseek_r>:
    c6f8:	b538      	push	{r3, r4, r5, lr}
    c6fa:	f240 7408 	movw	r4, #1800	; 0x708
    c6fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c702:	4605      	mov	r5, r0
    c704:	4608      	mov	r0, r1
    c706:	4611      	mov	r1, r2
    c708:	461a      	mov	r2, r3
    c70a:	2300      	movs	r3, #0
    c70c:	6023      	str	r3, [r4, #0]
    c70e:	f7f4 fe57 	bl	13c0 <_lseek>
    c712:	f1b0 3fff 	cmp.w	r0, #4294967295
    c716:	d000      	beq.n	c71a <_lseek_r+0x22>
    c718:	bd38      	pop	{r3, r4, r5, pc}
    c71a:	6823      	ldr	r3, [r4, #0]
    c71c:	2b00      	cmp	r3, #0
    c71e:	d0fb      	beq.n	c718 <_lseek_r+0x20>
    c720:	602b      	str	r3, [r5, #0]
    c722:	bd38      	pop	{r3, r4, r5, pc}

0000c724 <_read_r>:
    c724:	b538      	push	{r3, r4, r5, lr}
    c726:	f240 7408 	movw	r4, #1800	; 0x708
    c72a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c72e:	4605      	mov	r5, r0
    c730:	4608      	mov	r0, r1
    c732:	4611      	mov	r1, r2
    c734:	461a      	mov	r2, r3
    c736:	2300      	movs	r3, #0
    c738:	6023      	str	r3, [r4, #0]
    c73a:	f7f4 fe4f 	bl	13dc <_read>
    c73e:	f1b0 3fff 	cmp.w	r0, #4294967295
    c742:	d000      	beq.n	c746 <_read_r+0x22>
    c744:	bd38      	pop	{r3, r4, r5, pc}
    c746:	6823      	ldr	r3, [r4, #0]
    c748:	2b00      	cmp	r3, #0
    c74a:	d0fb      	beq.n	c744 <_read_r+0x20>
    c74c:	602b      	str	r3, [r5, #0]
    c74e:	bd38      	pop	{r3, r4, r5, pc}

0000c750 <__aeabi_uidiv>:
    c750:	1e4a      	subs	r2, r1, #1
    c752:	bf08      	it	eq
    c754:	4770      	bxeq	lr
    c756:	f0c0 8124 	bcc.w	c9a2 <__aeabi_uidiv+0x252>
    c75a:	4288      	cmp	r0, r1
    c75c:	f240 8116 	bls.w	c98c <__aeabi_uidiv+0x23c>
    c760:	4211      	tst	r1, r2
    c762:	f000 8117 	beq.w	c994 <__aeabi_uidiv+0x244>
    c766:	fab0 f380 	clz	r3, r0
    c76a:	fab1 f281 	clz	r2, r1
    c76e:	eba2 0303 	sub.w	r3, r2, r3
    c772:	f1c3 031f 	rsb	r3, r3, #31
    c776:	a204      	add	r2, pc, #16	; (adr r2, c788 <__aeabi_uidiv+0x38>)
    c778:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    c77c:	f04f 0200 	mov.w	r2, #0
    c780:	469f      	mov	pc, r3
    c782:	bf00      	nop
    c784:	f3af 8000 	nop.w
    c788:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    c78c:	bf00      	nop
    c78e:	eb42 0202 	adc.w	r2, r2, r2
    c792:	bf28      	it	cs
    c794:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    c798:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    c79c:	bf00      	nop
    c79e:	eb42 0202 	adc.w	r2, r2, r2
    c7a2:	bf28      	it	cs
    c7a4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    c7a8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    c7ac:	bf00      	nop
    c7ae:	eb42 0202 	adc.w	r2, r2, r2
    c7b2:	bf28      	it	cs
    c7b4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    c7b8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    c7bc:	bf00      	nop
    c7be:	eb42 0202 	adc.w	r2, r2, r2
    c7c2:	bf28      	it	cs
    c7c4:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    c7c8:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    c7cc:	bf00      	nop
    c7ce:	eb42 0202 	adc.w	r2, r2, r2
    c7d2:	bf28      	it	cs
    c7d4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    c7d8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    c7dc:	bf00      	nop
    c7de:	eb42 0202 	adc.w	r2, r2, r2
    c7e2:	bf28      	it	cs
    c7e4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    c7e8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    c7ec:	bf00      	nop
    c7ee:	eb42 0202 	adc.w	r2, r2, r2
    c7f2:	bf28      	it	cs
    c7f4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    c7f8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    c7fc:	bf00      	nop
    c7fe:	eb42 0202 	adc.w	r2, r2, r2
    c802:	bf28      	it	cs
    c804:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    c808:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    c80c:	bf00      	nop
    c80e:	eb42 0202 	adc.w	r2, r2, r2
    c812:	bf28      	it	cs
    c814:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    c818:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    c81c:	bf00      	nop
    c81e:	eb42 0202 	adc.w	r2, r2, r2
    c822:	bf28      	it	cs
    c824:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    c828:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    c82c:	bf00      	nop
    c82e:	eb42 0202 	adc.w	r2, r2, r2
    c832:	bf28      	it	cs
    c834:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    c838:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    c83c:	bf00      	nop
    c83e:	eb42 0202 	adc.w	r2, r2, r2
    c842:	bf28      	it	cs
    c844:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    c848:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    c84c:	bf00      	nop
    c84e:	eb42 0202 	adc.w	r2, r2, r2
    c852:	bf28      	it	cs
    c854:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    c858:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    c85c:	bf00      	nop
    c85e:	eb42 0202 	adc.w	r2, r2, r2
    c862:	bf28      	it	cs
    c864:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    c868:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    c86c:	bf00      	nop
    c86e:	eb42 0202 	adc.w	r2, r2, r2
    c872:	bf28      	it	cs
    c874:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    c878:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    c87c:	bf00      	nop
    c87e:	eb42 0202 	adc.w	r2, r2, r2
    c882:	bf28      	it	cs
    c884:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    c888:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    c88c:	bf00      	nop
    c88e:	eb42 0202 	adc.w	r2, r2, r2
    c892:	bf28      	it	cs
    c894:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    c898:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    c89c:	bf00      	nop
    c89e:	eb42 0202 	adc.w	r2, r2, r2
    c8a2:	bf28      	it	cs
    c8a4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    c8a8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    c8ac:	bf00      	nop
    c8ae:	eb42 0202 	adc.w	r2, r2, r2
    c8b2:	bf28      	it	cs
    c8b4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    c8b8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    c8bc:	bf00      	nop
    c8be:	eb42 0202 	adc.w	r2, r2, r2
    c8c2:	bf28      	it	cs
    c8c4:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    c8c8:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    c8cc:	bf00      	nop
    c8ce:	eb42 0202 	adc.w	r2, r2, r2
    c8d2:	bf28      	it	cs
    c8d4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    c8d8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    c8dc:	bf00      	nop
    c8de:	eb42 0202 	adc.w	r2, r2, r2
    c8e2:	bf28      	it	cs
    c8e4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    c8e8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    c8ec:	bf00      	nop
    c8ee:	eb42 0202 	adc.w	r2, r2, r2
    c8f2:	bf28      	it	cs
    c8f4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    c8f8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    c8fc:	bf00      	nop
    c8fe:	eb42 0202 	adc.w	r2, r2, r2
    c902:	bf28      	it	cs
    c904:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    c908:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    c90c:	bf00      	nop
    c90e:	eb42 0202 	adc.w	r2, r2, r2
    c912:	bf28      	it	cs
    c914:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    c918:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    c91c:	bf00      	nop
    c91e:	eb42 0202 	adc.w	r2, r2, r2
    c922:	bf28      	it	cs
    c924:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    c928:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    c92c:	bf00      	nop
    c92e:	eb42 0202 	adc.w	r2, r2, r2
    c932:	bf28      	it	cs
    c934:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    c938:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    c93c:	bf00      	nop
    c93e:	eb42 0202 	adc.w	r2, r2, r2
    c942:	bf28      	it	cs
    c944:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    c948:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    c94c:	bf00      	nop
    c94e:	eb42 0202 	adc.w	r2, r2, r2
    c952:	bf28      	it	cs
    c954:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    c958:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    c95c:	bf00      	nop
    c95e:	eb42 0202 	adc.w	r2, r2, r2
    c962:	bf28      	it	cs
    c964:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    c968:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    c96c:	bf00      	nop
    c96e:	eb42 0202 	adc.w	r2, r2, r2
    c972:	bf28      	it	cs
    c974:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    c978:	ebb0 0f01 	cmp.w	r0, r1
    c97c:	bf00      	nop
    c97e:	eb42 0202 	adc.w	r2, r2, r2
    c982:	bf28      	it	cs
    c984:	eba0 0001 	subcs.w	r0, r0, r1
    c988:	4610      	mov	r0, r2
    c98a:	4770      	bx	lr
    c98c:	bf0c      	ite	eq
    c98e:	2001      	moveq	r0, #1
    c990:	2000      	movne	r0, #0
    c992:	4770      	bx	lr
    c994:	fab1 f281 	clz	r2, r1
    c998:	f1c2 021f 	rsb	r2, r2, #31
    c99c:	fa20 f002 	lsr.w	r0, r0, r2
    c9a0:	4770      	bx	lr
    c9a2:	b108      	cbz	r0, c9a8 <__aeabi_uidiv+0x258>
    c9a4:	f04f 30ff 	mov.w	r0, #4294967295
    c9a8:	f000 b80e 	b.w	c9c8 <__aeabi_idiv0>

0000c9ac <__aeabi_uidivmod>:
    c9ac:	2900      	cmp	r1, #0
    c9ae:	d0f8      	beq.n	c9a2 <__aeabi_uidiv+0x252>
    c9b0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    c9b4:	f7ff fecc 	bl	c750 <__aeabi_uidiv>
    c9b8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    c9bc:	fb02 f300 	mul.w	r3, r2, r0
    c9c0:	eba1 0103 	sub.w	r1, r1, r3
    c9c4:	4770      	bx	lr
    c9c6:	bf00      	nop

0000c9c8 <__aeabi_idiv0>:
    c9c8:	4770      	bx	lr
    c9ca:	bf00      	nop

0000c9cc <__aeabi_drsub>:
    c9cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    c9d0:	e002      	b.n	c9d8 <__adddf3>
    c9d2:	bf00      	nop

0000c9d4 <__aeabi_dsub>:
    c9d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000c9d8 <__adddf3>:
    c9d8:	b530      	push	{r4, r5, lr}
    c9da:	ea4f 0441 	mov.w	r4, r1, lsl #1
    c9de:	ea4f 0543 	mov.w	r5, r3, lsl #1
    c9e2:	ea94 0f05 	teq	r4, r5
    c9e6:	bf08      	it	eq
    c9e8:	ea90 0f02 	teqeq	r0, r2
    c9ec:	bf1f      	itttt	ne
    c9ee:	ea54 0c00 	orrsne.w	ip, r4, r0
    c9f2:	ea55 0c02 	orrsne.w	ip, r5, r2
    c9f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    c9fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c9fe:	f000 80e2 	beq.w	cbc6 <__adddf3+0x1ee>
    ca02:	ea4f 5454 	mov.w	r4, r4, lsr #21
    ca06:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    ca0a:	bfb8      	it	lt
    ca0c:	426d      	neglt	r5, r5
    ca0e:	dd0c      	ble.n	ca2a <__adddf3+0x52>
    ca10:	442c      	add	r4, r5
    ca12:	ea80 0202 	eor.w	r2, r0, r2
    ca16:	ea81 0303 	eor.w	r3, r1, r3
    ca1a:	ea82 0000 	eor.w	r0, r2, r0
    ca1e:	ea83 0101 	eor.w	r1, r3, r1
    ca22:	ea80 0202 	eor.w	r2, r0, r2
    ca26:	ea81 0303 	eor.w	r3, r1, r3
    ca2a:	2d36      	cmp	r5, #54	; 0x36
    ca2c:	bf88      	it	hi
    ca2e:	bd30      	pophi	{r4, r5, pc}
    ca30:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    ca34:	ea4f 3101 	mov.w	r1, r1, lsl #12
    ca38:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    ca3c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    ca40:	d002      	beq.n	ca48 <__adddf3+0x70>
    ca42:	4240      	negs	r0, r0
    ca44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    ca48:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    ca4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    ca50:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    ca54:	d002      	beq.n	ca5c <__adddf3+0x84>
    ca56:	4252      	negs	r2, r2
    ca58:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    ca5c:	ea94 0f05 	teq	r4, r5
    ca60:	f000 80a7 	beq.w	cbb2 <__adddf3+0x1da>
    ca64:	f1a4 0401 	sub.w	r4, r4, #1
    ca68:	f1d5 0e20 	rsbs	lr, r5, #32
    ca6c:	db0d      	blt.n	ca8a <__adddf3+0xb2>
    ca6e:	fa02 fc0e 	lsl.w	ip, r2, lr
    ca72:	fa22 f205 	lsr.w	r2, r2, r5
    ca76:	1880      	adds	r0, r0, r2
    ca78:	f141 0100 	adc.w	r1, r1, #0
    ca7c:	fa03 f20e 	lsl.w	r2, r3, lr
    ca80:	1880      	adds	r0, r0, r2
    ca82:	fa43 f305 	asr.w	r3, r3, r5
    ca86:	4159      	adcs	r1, r3
    ca88:	e00e      	b.n	caa8 <__adddf3+0xd0>
    ca8a:	f1a5 0520 	sub.w	r5, r5, #32
    ca8e:	f10e 0e20 	add.w	lr, lr, #32
    ca92:	2a01      	cmp	r2, #1
    ca94:	fa03 fc0e 	lsl.w	ip, r3, lr
    ca98:	bf28      	it	cs
    ca9a:	f04c 0c02 	orrcs.w	ip, ip, #2
    ca9e:	fa43 f305 	asr.w	r3, r3, r5
    caa2:	18c0      	adds	r0, r0, r3
    caa4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    caa8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    caac:	d507      	bpl.n	cabe <__adddf3+0xe6>
    caae:	f04f 0e00 	mov.w	lr, #0
    cab2:	f1dc 0c00 	rsbs	ip, ip, #0
    cab6:	eb7e 0000 	sbcs.w	r0, lr, r0
    caba:	eb6e 0101 	sbc.w	r1, lr, r1
    cabe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    cac2:	d31b      	bcc.n	cafc <__adddf3+0x124>
    cac4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    cac8:	d30c      	bcc.n	cae4 <__adddf3+0x10c>
    caca:	0849      	lsrs	r1, r1, #1
    cacc:	ea5f 0030 	movs.w	r0, r0, rrx
    cad0:	ea4f 0c3c 	mov.w	ip, ip, rrx
    cad4:	f104 0401 	add.w	r4, r4, #1
    cad8:	ea4f 5244 	mov.w	r2, r4, lsl #21
    cadc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    cae0:	f080 809a 	bcs.w	cc18 <__adddf3+0x240>
    cae4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    cae8:	bf08      	it	eq
    caea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    caee:	f150 0000 	adcs.w	r0, r0, #0
    caf2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    caf6:	ea41 0105 	orr.w	r1, r1, r5
    cafa:	bd30      	pop	{r4, r5, pc}
    cafc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    cb00:	4140      	adcs	r0, r0
    cb02:	eb41 0101 	adc.w	r1, r1, r1
    cb06:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    cb0a:	f1a4 0401 	sub.w	r4, r4, #1
    cb0e:	d1e9      	bne.n	cae4 <__adddf3+0x10c>
    cb10:	f091 0f00 	teq	r1, #0
    cb14:	bf04      	itt	eq
    cb16:	4601      	moveq	r1, r0
    cb18:	2000      	moveq	r0, #0
    cb1a:	fab1 f381 	clz	r3, r1
    cb1e:	bf08      	it	eq
    cb20:	3320      	addeq	r3, #32
    cb22:	f1a3 030b 	sub.w	r3, r3, #11
    cb26:	f1b3 0220 	subs.w	r2, r3, #32
    cb2a:	da0c      	bge.n	cb46 <__adddf3+0x16e>
    cb2c:	320c      	adds	r2, #12
    cb2e:	dd08      	ble.n	cb42 <__adddf3+0x16a>
    cb30:	f102 0c14 	add.w	ip, r2, #20
    cb34:	f1c2 020c 	rsb	r2, r2, #12
    cb38:	fa01 f00c 	lsl.w	r0, r1, ip
    cb3c:	fa21 f102 	lsr.w	r1, r1, r2
    cb40:	e00c      	b.n	cb5c <__adddf3+0x184>
    cb42:	f102 0214 	add.w	r2, r2, #20
    cb46:	bfd8      	it	le
    cb48:	f1c2 0c20 	rsble	ip, r2, #32
    cb4c:	fa01 f102 	lsl.w	r1, r1, r2
    cb50:	fa20 fc0c 	lsr.w	ip, r0, ip
    cb54:	bfdc      	itt	le
    cb56:	ea41 010c 	orrle.w	r1, r1, ip
    cb5a:	4090      	lslle	r0, r2
    cb5c:	1ae4      	subs	r4, r4, r3
    cb5e:	bfa2      	ittt	ge
    cb60:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    cb64:	4329      	orrge	r1, r5
    cb66:	bd30      	popge	{r4, r5, pc}
    cb68:	ea6f 0404 	mvn.w	r4, r4
    cb6c:	3c1f      	subs	r4, #31
    cb6e:	da1c      	bge.n	cbaa <__adddf3+0x1d2>
    cb70:	340c      	adds	r4, #12
    cb72:	dc0e      	bgt.n	cb92 <__adddf3+0x1ba>
    cb74:	f104 0414 	add.w	r4, r4, #20
    cb78:	f1c4 0220 	rsb	r2, r4, #32
    cb7c:	fa20 f004 	lsr.w	r0, r0, r4
    cb80:	fa01 f302 	lsl.w	r3, r1, r2
    cb84:	ea40 0003 	orr.w	r0, r0, r3
    cb88:	fa21 f304 	lsr.w	r3, r1, r4
    cb8c:	ea45 0103 	orr.w	r1, r5, r3
    cb90:	bd30      	pop	{r4, r5, pc}
    cb92:	f1c4 040c 	rsb	r4, r4, #12
    cb96:	f1c4 0220 	rsb	r2, r4, #32
    cb9a:	fa20 f002 	lsr.w	r0, r0, r2
    cb9e:	fa01 f304 	lsl.w	r3, r1, r4
    cba2:	ea40 0003 	orr.w	r0, r0, r3
    cba6:	4629      	mov	r1, r5
    cba8:	bd30      	pop	{r4, r5, pc}
    cbaa:	fa21 f004 	lsr.w	r0, r1, r4
    cbae:	4629      	mov	r1, r5
    cbb0:	bd30      	pop	{r4, r5, pc}
    cbb2:	f094 0f00 	teq	r4, #0
    cbb6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    cbba:	bf06      	itte	eq
    cbbc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    cbc0:	3401      	addeq	r4, #1
    cbc2:	3d01      	subne	r5, #1
    cbc4:	e74e      	b.n	ca64 <__adddf3+0x8c>
    cbc6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    cbca:	bf18      	it	ne
    cbcc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    cbd0:	d029      	beq.n	cc26 <__adddf3+0x24e>
    cbd2:	ea94 0f05 	teq	r4, r5
    cbd6:	bf08      	it	eq
    cbd8:	ea90 0f02 	teqeq	r0, r2
    cbdc:	d005      	beq.n	cbea <__adddf3+0x212>
    cbde:	ea54 0c00 	orrs.w	ip, r4, r0
    cbe2:	bf04      	itt	eq
    cbe4:	4619      	moveq	r1, r3
    cbe6:	4610      	moveq	r0, r2
    cbe8:	bd30      	pop	{r4, r5, pc}
    cbea:	ea91 0f03 	teq	r1, r3
    cbee:	bf1e      	ittt	ne
    cbf0:	2100      	movne	r1, #0
    cbf2:	2000      	movne	r0, #0
    cbf4:	bd30      	popne	{r4, r5, pc}
    cbf6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    cbfa:	d105      	bne.n	cc08 <__adddf3+0x230>
    cbfc:	0040      	lsls	r0, r0, #1
    cbfe:	4149      	adcs	r1, r1
    cc00:	bf28      	it	cs
    cc02:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    cc06:	bd30      	pop	{r4, r5, pc}
    cc08:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    cc0c:	bf3c      	itt	cc
    cc0e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    cc12:	bd30      	popcc	{r4, r5, pc}
    cc14:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    cc18:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    cc1c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    cc20:	f04f 0000 	mov.w	r0, #0
    cc24:	bd30      	pop	{r4, r5, pc}
    cc26:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    cc2a:	bf1a      	itte	ne
    cc2c:	4619      	movne	r1, r3
    cc2e:	4610      	movne	r0, r2
    cc30:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    cc34:	bf1c      	itt	ne
    cc36:	460b      	movne	r3, r1
    cc38:	4602      	movne	r2, r0
    cc3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    cc3e:	bf06      	itte	eq
    cc40:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    cc44:	ea91 0f03 	teqeq	r1, r3
    cc48:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    cc4c:	bd30      	pop	{r4, r5, pc}
    cc4e:	bf00      	nop

0000cc50 <__aeabi_ui2d>:
    cc50:	f090 0f00 	teq	r0, #0
    cc54:	bf04      	itt	eq
    cc56:	2100      	moveq	r1, #0
    cc58:	4770      	bxeq	lr
    cc5a:	b530      	push	{r4, r5, lr}
    cc5c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    cc60:	f104 0432 	add.w	r4, r4, #50	; 0x32
    cc64:	f04f 0500 	mov.w	r5, #0
    cc68:	f04f 0100 	mov.w	r1, #0
    cc6c:	e750      	b.n	cb10 <__adddf3+0x138>
    cc6e:	bf00      	nop

0000cc70 <__aeabi_i2d>:
    cc70:	f090 0f00 	teq	r0, #0
    cc74:	bf04      	itt	eq
    cc76:	2100      	moveq	r1, #0
    cc78:	4770      	bxeq	lr
    cc7a:	b530      	push	{r4, r5, lr}
    cc7c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    cc80:	f104 0432 	add.w	r4, r4, #50	; 0x32
    cc84:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    cc88:	bf48      	it	mi
    cc8a:	4240      	negmi	r0, r0
    cc8c:	f04f 0100 	mov.w	r1, #0
    cc90:	e73e      	b.n	cb10 <__adddf3+0x138>
    cc92:	bf00      	nop

0000cc94 <__aeabi_f2d>:
    cc94:	0042      	lsls	r2, r0, #1
    cc96:	ea4f 01e2 	mov.w	r1, r2, asr #3
    cc9a:	ea4f 0131 	mov.w	r1, r1, rrx
    cc9e:	ea4f 7002 	mov.w	r0, r2, lsl #28
    cca2:	bf1f      	itttt	ne
    cca4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    cca8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    ccac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    ccb0:	4770      	bxne	lr
    ccb2:	f092 0f00 	teq	r2, #0
    ccb6:	bf14      	ite	ne
    ccb8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    ccbc:	4770      	bxeq	lr
    ccbe:	b530      	push	{r4, r5, lr}
    ccc0:	f44f 7460 	mov.w	r4, #896	; 0x380
    ccc4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    ccc8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    cccc:	e720      	b.n	cb10 <__adddf3+0x138>
    ccce:	bf00      	nop

0000ccd0 <__aeabi_ul2d>:
    ccd0:	ea50 0201 	orrs.w	r2, r0, r1
    ccd4:	bf08      	it	eq
    ccd6:	4770      	bxeq	lr
    ccd8:	b530      	push	{r4, r5, lr}
    ccda:	f04f 0500 	mov.w	r5, #0
    ccde:	e00a      	b.n	ccf6 <__aeabi_l2d+0x16>

0000cce0 <__aeabi_l2d>:
    cce0:	ea50 0201 	orrs.w	r2, r0, r1
    cce4:	bf08      	it	eq
    cce6:	4770      	bxeq	lr
    cce8:	b530      	push	{r4, r5, lr}
    ccea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    ccee:	d502      	bpl.n	ccf6 <__aeabi_l2d+0x16>
    ccf0:	4240      	negs	r0, r0
    ccf2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    ccf6:	f44f 6480 	mov.w	r4, #1024	; 0x400
    ccfa:	f104 0432 	add.w	r4, r4, #50	; 0x32
    ccfe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    cd02:	f43f aedc 	beq.w	cabe <__adddf3+0xe6>
    cd06:	f04f 0203 	mov.w	r2, #3
    cd0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    cd0e:	bf18      	it	ne
    cd10:	3203      	addne	r2, #3
    cd12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    cd16:	bf18      	it	ne
    cd18:	3203      	addne	r2, #3
    cd1a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    cd1e:	f1c2 0320 	rsb	r3, r2, #32
    cd22:	fa00 fc03 	lsl.w	ip, r0, r3
    cd26:	fa20 f002 	lsr.w	r0, r0, r2
    cd2a:	fa01 fe03 	lsl.w	lr, r1, r3
    cd2e:	ea40 000e 	orr.w	r0, r0, lr
    cd32:	fa21 f102 	lsr.w	r1, r1, r2
    cd36:	4414      	add	r4, r2
    cd38:	e6c1      	b.n	cabe <__adddf3+0xe6>
    cd3a:	bf00      	nop

0000cd3c <__aeabi_dmul>:
    cd3c:	b570      	push	{r4, r5, r6, lr}
    cd3e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    cd42:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    cd46:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    cd4a:	bf1d      	ittte	ne
    cd4c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    cd50:	ea94 0f0c 	teqne	r4, ip
    cd54:	ea95 0f0c 	teqne	r5, ip
    cd58:	f000 f8de 	bleq	cf18 <__aeabi_dmul+0x1dc>
    cd5c:	442c      	add	r4, r5
    cd5e:	ea81 0603 	eor.w	r6, r1, r3
    cd62:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    cd66:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    cd6a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    cd6e:	bf18      	it	ne
    cd70:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    cd74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    cd78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    cd7c:	d038      	beq.n	cdf0 <__aeabi_dmul+0xb4>
    cd7e:	fba0 ce02 	umull	ip, lr, r0, r2
    cd82:	f04f 0500 	mov.w	r5, #0
    cd86:	fbe1 e502 	umlal	lr, r5, r1, r2
    cd8a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    cd8e:	fbe0 e503 	umlal	lr, r5, r0, r3
    cd92:	f04f 0600 	mov.w	r6, #0
    cd96:	fbe1 5603 	umlal	r5, r6, r1, r3
    cd9a:	f09c 0f00 	teq	ip, #0
    cd9e:	bf18      	it	ne
    cda0:	f04e 0e01 	orrne.w	lr, lr, #1
    cda4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    cda8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    cdac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    cdb0:	d204      	bcs.n	cdbc <__aeabi_dmul+0x80>
    cdb2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    cdb6:	416d      	adcs	r5, r5
    cdb8:	eb46 0606 	adc.w	r6, r6, r6
    cdbc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    cdc0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    cdc4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    cdc8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    cdcc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    cdd0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    cdd4:	bf88      	it	hi
    cdd6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    cdda:	d81e      	bhi.n	ce1a <__aeabi_dmul+0xde>
    cddc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    cde0:	bf08      	it	eq
    cde2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    cde6:	f150 0000 	adcs.w	r0, r0, #0
    cdea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    cdee:	bd70      	pop	{r4, r5, r6, pc}
    cdf0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    cdf4:	ea46 0101 	orr.w	r1, r6, r1
    cdf8:	ea40 0002 	orr.w	r0, r0, r2
    cdfc:	ea81 0103 	eor.w	r1, r1, r3
    ce00:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    ce04:	bfc2      	ittt	gt
    ce06:	ebd4 050c 	rsbsgt	r5, r4, ip
    ce0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    ce0e:	bd70      	popgt	{r4, r5, r6, pc}
    ce10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    ce14:	f04f 0e00 	mov.w	lr, #0
    ce18:	3c01      	subs	r4, #1
    ce1a:	f300 80ab 	bgt.w	cf74 <__aeabi_dmul+0x238>
    ce1e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    ce22:	bfde      	ittt	le
    ce24:	2000      	movle	r0, #0
    ce26:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    ce2a:	bd70      	pople	{r4, r5, r6, pc}
    ce2c:	f1c4 0400 	rsb	r4, r4, #0
    ce30:	3c20      	subs	r4, #32
    ce32:	da35      	bge.n	cea0 <__aeabi_dmul+0x164>
    ce34:	340c      	adds	r4, #12
    ce36:	dc1b      	bgt.n	ce70 <__aeabi_dmul+0x134>
    ce38:	f104 0414 	add.w	r4, r4, #20
    ce3c:	f1c4 0520 	rsb	r5, r4, #32
    ce40:	fa00 f305 	lsl.w	r3, r0, r5
    ce44:	fa20 f004 	lsr.w	r0, r0, r4
    ce48:	fa01 f205 	lsl.w	r2, r1, r5
    ce4c:	ea40 0002 	orr.w	r0, r0, r2
    ce50:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    ce54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    ce58:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    ce5c:	fa21 f604 	lsr.w	r6, r1, r4
    ce60:	eb42 0106 	adc.w	r1, r2, r6
    ce64:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    ce68:	bf08      	it	eq
    ce6a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    ce6e:	bd70      	pop	{r4, r5, r6, pc}
    ce70:	f1c4 040c 	rsb	r4, r4, #12
    ce74:	f1c4 0520 	rsb	r5, r4, #32
    ce78:	fa00 f304 	lsl.w	r3, r0, r4
    ce7c:	fa20 f005 	lsr.w	r0, r0, r5
    ce80:	fa01 f204 	lsl.w	r2, r1, r4
    ce84:	ea40 0002 	orr.w	r0, r0, r2
    ce88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    ce8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    ce90:	f141 0100 	adc.w	r1, r1, #0
    ce94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    ce98:	bf08      	it	eq
    ce9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    ce9e:	bd70      	pop	{r4, r5, r6, pc}
    cea0:	f1c4 0520 	rsb	r5, r4, #32
    cea4:	fa00 f205 	lsl.w	r2, r0, r5
    cea8:	ea4e 0e02 	orr.w	lr, lr, r2
    ceac:	fa20 f304 	lsr.w	r3, r0, r4
    ceb0:	fa01 f205 	lsl.w	r2, r1, r5
    ceb4:	ea43 0302 	orr.w	r3, r3, r2
    ceb8:	fa21 f004 	lsr.w	r0, r1, r4
    cebc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    cec0:	fa21 f204 	lsr.w	r2, r1, r4
    cec4:	ea20 0002 	bic.w	r0, r0, r2
    cec8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    cecc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    ced0:	bf08      	it	eq
    ced2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    ced6:	bd70      	pop	{r4, r5, r6, pc}
    ced8:	f094 0f00 	teq	r4, #0
    cedc:	d10f      	bne.n	cefe <__aeabi_dmul+0x1c2>
    cede:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    cee2:	0040      	lsls	r0, r0, #1
    cee4:	eb41 0101 	adc.w	r1, r1, r1
    cee8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    ceec:	bf08      	it	eq
    ceee:	3c01      	subeq	r4, #1
    cef0:	d0f7      	beq.n	cee2 <__aeabi_dmul+0x1a6>
    cef2:	ea41 0106 	orr.w	r1, r1, r6
    cef6:	f095 0f00 	teq	r5, #0
    cefa:	bf18      	it	ne
    cefc:	4770      	bxne	lr
    cefe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    cf02:	0052      	lsls	r2, r2, #1
    cf04:	eb43 0303 	adc.w	r3, r3, r3
    cf08:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    cf0c:	bf08      	it	eq
    cf0e:	3d01      	subeq	r5, #1
    cf10:	d0f7      	beq.n	cf02 <__aeabi_dmul+0x1c6>
    cf12:	ea43 0306 	orr.w	r3, r3, r6
    cf16:	4770      	bx	lr
    cf18:	ea94 0f0c 	teq	r4, ip
    cf1c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    cf20:	bf18      	it	ne
    cf22:	ea95 0f0c 	teqne	r5, ip
    cf26:	d00c      	beq.n	cf42 <__aeabi_dmul+0x206>
    cf28:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    cf2c:	bf18      	it	ne
    cf2e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    cf32:	d1d1      	bne.n	ced8 <__aeabi_dmul+0x19c>
    cf34:	ea81 0103 	eor.w	r1, r1, r3
    cf38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    cf3c:	f04f 0000 	mov.w	r0, #0
    cf40:	bd70      	pop	{r4, r5, r6, pc}
    cf42:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    cf46:	bf06      	itte	eq
    cf48:	4610      	moveq	r0, r2
    cf4a:	4619      	moveq	r1, r3
    cf4c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    cf50:	d019      	beq.n	cf86 <__aeabi_dmul+0x24a>
    cf52:	ea94 0f0c 	teq	r4, ip
    cf56:	d102      	bne.n	cf5e <__aeabi_dmul+0x222>
    cf58:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    cf5c:	d113      	bne.n	cf86 <__aeabi_dmul+0x24a>
    cf5e:	ea95 0f0c 	teq	r5, ip
    cf62:	d105      	bne.n	cf70 <__aeabi_dmul+0x234>
    cf64:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    cf68:	bf1c      	itt	ne
    cf6a:	4610      	movne	r0, r2
    cf6c:	4619      	movne	r1, r3
    cf6e:	d10a      	bne.n	cf86 <__aeabi_dmul+0x24a>
    cf70:	ea81 0103 	eor.w	r1, r1, r3
    cf74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    cf78:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    cf7c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    cf80:	f04f 0000 	mov.w	r0, #0
    cf84:	bd70      	pop	{r4, r5, r6, pc}
    cf86:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    cf8a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    cf8e:	bd70      	pop	{r4, r5, r6, pc}

0000cf90 <__aeabi_ddiv>:
    cf90:	b570      	push	{r4, r5, r6, lr}
    cf92:	f04f 0cff 	mov.w	ip, #255	; 0xff
    cf96:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    cf9a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    cf9e:	bf1d      	ittte	ne
    cfa0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    cfa4:	ea94 0f0c 	teqne	r4, ip
    cfa8:	ea95 0f0c 	teqne	r5, ip
    cfac:	f000 f8a7 	bleq	d0fe <__aeabi_ddiv+0x16e>
    cfb0:	eba4 0405 	sub.w	r4, r4, r5
    cfb4:	ea81 0e03 	eor.w	lr, r1, r3
    cfb8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    cfbc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    cfc0:	f000 8088 	beq.w	d0d4 <__aeabi_ddiv+0x144>
    cfc4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    cfc8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    cfcc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    cfd0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    cfd4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    cfd8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    cfdc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    cfe0:	ea4f 2600 	mov.w	r6, r0, lsl #8
    cfe4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    cfe8:	429d      	cmp	r5, r3
    cfea:	bf08      	it	eq
    cfec:	4296      	cmpeq	r6, r2
    cfee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    cff2:	f504 7440 	add.w	r4, r4, #768	; 0x300
    cff6:	d202      	bcs.n	cffe <__aeabi_ddiv+0x6e>
    cff8:	085b      	lsrs	r3, r3, #1
    cffa:	ea4f 0232 	mov.w	r2, r2, rrx
    cffe:	1ab6      	subs	r6, r6, r2
    d000:	eb65 0503 	sbc.w	r5, r5, r3
    d004:	085b      	lsrs	r3, r3, #1
    d006:	ea4f 0232 	mov.w	r2, r2, rrx
    d00a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    d00e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    d012:	ebb6 0e02 	subs.w	lr, r6, r2
    d016:	eb75 0e03 	sbcs.w	lr, r5, r3
    d01a:	bf22      	ittt	cs
    d01c:	1ab6      	subcs	r6, r6, r2
    d01e:	4675      	movcs	r5, lr
    d020:	ea40 000c 	orrcs.w	r0, r0, ip
    d024:	085b      	lsrs	r3, r3, #1
    d026:	ea4f 0232 	mov.w	r2, r2, rrx
    d02a:	ebb6 0e02 	subs.w	lr, r6, r2
    d02e:	eb75 0e03 	sbcs.w	lr, r5, r3
    d032:	bf22      	ittt	cs
    d034:	1ab6      	subcs	r6, r6, r2
    d036:	4675      	movcs	r5, lr
    d038:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    d03c:	085b      	lsrs	r3, r3, #1
    d03e:	ea4f 0232 	mov.w	r2, r2, rrx
    d042:	ebb6 0e02 	subs.w	lr, r6, r2
    d046:	eb75 0e03 	sbcs.w	lr, r5, r3
    d04a:	bf22      	ittt	cs
    d04c:	1ab6      	subcs	r6, r6, r2
    d04e:	4675      	movcs	r5, lr
    d050:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    d054:	085b      	lsrs	r3, r3, #1
    d056:	ea4f 0232 	mov.w	r2, r2, rrx
    d05a:	ebb6 0e02 	subs.w	lr, r6, r2
    d05e:	eb75 0e03 	sbcs.w	lr, r5, r3
    d062:	bf22      	ittt	cs
    d064:	1ab6      	subcs	r6, r6, r2
    d066:	4675      	movcs	r5, lr
    d068:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    d06c:	ea55 0e06 	orrs.w	lr, r5, r6
    d070:	d018      	beq.n	d0a4 <__aeabi_ddiv+0x114>
    d072:	ea4f 1505 	mov.w	r5, r5, lsl #4
    d076:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    d07a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    d07e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    d082:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    d086:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    d08a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    d08e:	d1c0      	bne.n	d012 <__aeabi_ddiv+0x82>
    d090:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    d094:	d10b      	bne.n	d0ae <__aeabi_ddiv+0x11e>
    d096:	ea41 0100 	orr.w	r1, r1, r0
    d09a:	f04f 0000 	mov.w	r0, #0
    d09e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    d0a2:	e7b6      	b.n	d012 <__aeabi_ddiv+0x82>
    d0a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    d0a8:	bf04      	itt	eq
    d0aa:	4301      	orreq	r1, r0
    d0ac:	2000      	moveq	r0, #0
    d0ae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    d0b2:	bf88      	it	hi
    d0b4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    d0b8:	f63f aeaf 	bhi.w	ce1a <__aeabi_dmul+0xde>
    d0bc:	ebb5 0c03 	subs.w	ip, r5, r3
    d0c0:	bf04      	itt	eq
    d0c2:	ebb6 0c02 	subseq.w	ip, r6, r2
    d0c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    d0ca:	f150 0000 	adcs.w	r0, r0, #0
    d0ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    d0d2:	bd70      	pop	{r4, r5, r6, pc}
    d0d4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    d0d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    d0dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    d0e0:	bfc2      	ittt	gt
    d0e2:	ebd4 050c 	rsbsgt	r5, r4, ip
    d0e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    d0ea:	bd70      	popgt	{r4, r5, r6, pc}
    d0ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    d0f0:	f04f 0e00 	mov.w	lr, #0
    d0f4:	3c01      	subs	r4, #1
    d0f6:	e690      	b.n	ce1a <__aeabi_dmul+0xde>
    d0f8:	ea45 0e06 	orr.w	lr, r5, r6
    d0fc:	e68d      	b.n	ce1a <__aeabi_dmul+0xde>
    d0fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    d102:	ea94 0f0c 	teq	r4, ip
    d106:	bf08      	it	eq
    d108:	ea95 0f0c 	teqeq	r5, ip
    d10c:	f43f af3b 	beq.w	cf86 <__aeabi_dmul+0x24a>
    d110:	ea94 0f0c 	teq	r4, ip
    d114:	d10a      	bne.n	d12c <__aeabi_ddiv+0x19c>
    d116:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    d11a:	f47f af34 	bne.w	cf86 <__aeabi_dmul+0x24a>
    d11e:	ea95 0f0c 	teq	r5, ip
    d122:	f47f af25 	bne.w	cf70 <__aeabi_dmul+0x234>
    d126:	4610      	mov	r0, r2
    d128:	4619      	mov	r1, r3
    d12a:	e72c      	b.n	cf86 <__aeabi_dmul+0x24a>
    d12c:	ea95 0f0c 	teq	r5, ip
    d130:	d106      	bne.n	d140 <__aeabi_ddiv+0x1b0>
    d132:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    d136:	f43f aefd 	beq.w	cf34 <__aeabi_dmul+0x1f8>
    d13a:	4610      	mov	r0, r2
    d13c:	4619      	mov	r1, r3
    d13e:	e722      	b.n	cf86 <__aeabi_dmul+0x24a>
    d140:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    d144:	bf18      	it	ne
    d146:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    d14a:	f47f aec5 	bne.w	ced8 <__aeabi_dmul+0x19c>
    d14e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    d152:	f47f af0d 	bne.w	cf70 <__aeabi_dmul+0x234>
    d156:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    d15a:	f47f aeeb 	bne.w	cf34 <__aeabi_dmul+0x1f8>
    d15e:	e712      	b.n	cf86 <__aeabi_dmul+0x24a>

0000d160 <__gedf2>:
    d160:	f04f 3cff 	mov.w	ip, #4294967295
    d164:	e006      	b.n	d174 <__cmpdf2+0x4>
    d166:	bf00      	nop

0000d168 <__ledf2>:
    d168:	f04f 0c01 	mov.w	ip, #1
    d16c:	e002      	b.n	d174 <__cmpdf2+0x4>
    d16e:	bf00      	nop

0000d170 <__cmpdf2>:
    d170:	f04f 0c01 	mov.w	ip, #1
    d174:	f84d cd04 	str.w	ip, [sp, #-4]!
    d178:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    d17c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    d180:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    d184:	bf18      	it	ne
    d186:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    d18a:	d01b      	beq.n	d1c4 <__cmpdf2+0x54>
    d18c:	b001      	add	sp, #4
    d18e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    d192:	bf0c      	ite	eq
    d194:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    d198:	ea91 0f03 	teqne	r1, r3
    d19c:	bf02      	ittt	eq
    d19e:	ea90 0f02 	teqeq	r0, r2
    d1a2:	2000      	moveq	r0, #0
    d1a4:	4770      	bxeq	lr
    d1a6:	f110 0f00 	cmn.w	r0, #0
    d1aa:	ea91 0f03 	teq	r1, r3
    d1ae:	bf58      	it	pl
    d1b0:	4299      	cmppl	r1, r3
    d1b2:	bf08      	it	eq
    d1b4:	4290      	cmpeq	r0, r2
    d1b6:	bf2c      	ite	cs
    d1b8:	17d8      	asrcs	r0, r3, #31
    d1ba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    d1be:	f040 0001 	orr.w	r0, r0, #1
    d1c2:	4770      	bx	lr
    d1c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    d1c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    d1cc:	d102      	bne.n	d1d4 <__cmpdf2+0x64>
    d1ce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    d1d2:	d107      	bne.n	d1e4 <__cmpdf2+0x74>
    d1d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    d1d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    d1dc:	d1d6      	bne.n	d18c <__cmpdf2+0x1c>
    d1de:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    d1e2:	d0d3      	beq.n	d18c <__cmpdf2+0x1c>
    d1e4:	f85d 0b04 	ldr.w	r0, [sp], #4
    d1e8:	4770      	bx	lr
    d1ea:	bf00      	nop

0000d1ec <__aeabi_cdrcmple>:
    d1ec:	4684      	mov	ip, r0
    d1ee:	4610      	mov	r0, r2
    d1f0:	4662      	mov	r2, ip
    d1f2:	468c      	mov	ip, r1
    d1f4:	4619      	mov	r1, r3
    d1f6:	4663      	mov	r3, ip
    d1f8:	e000      	b.n	d1fc <__aeabi_cdcmpeq>
    d1fa:	bf00      	nop

0000d1fc <__aeabi_cdcmpeq>:
    d1fc:	b501      	push	{r0, lr}
    d1fe:	f7ff ffb7 	bl	d170 <__cmpdf2>
    d202:	2800      	cmp	r0, #0
    d204:	bf48      	it	mi
    d206:	f110 0f00 	cmnmi.w	r0, #0
    d20a:	bd01      	pop	{r0, pc}

0000d20c <__aeabi_dcmpeq>:
    d20c:	f84d ed08 	str.w	lr, [sp, #-8]!
    d210:	f7ff fff4 	bl	d1fc <__aeabi_cdcmpeq>
    d214:	bf0c      	ite	eq
    d216:	2001      	moveq	r0, #1
    d218:	2000      	movne	r0, #0
    d21a:	f85d fb08 	ldr.w	pc, [sp], #8
    d21e:	bf00      	nop

0000d220 <__aeabi_dcmplt>:
    d220:	f84d ed08 	str.w	lr, [sp, #-8]!
    d224:	f7ff ffea 	bl	d1fc <__aeabi_cdcmpeq>
    d228:	bf34      	ite	cc
    d22a:	2001      	movcc	r0, #1
    d22c:	2000      	movcs	r0, #0
    d22e:	f85d fb08 	ldr.w	pc, [sp], #8
    d232:	bf00      	nop

0000d234 <__aeabi_dcmple>:
    d234:	f84d ed08 	str.w	lr, [sp, #-8]!
    d238:	f7ff ffe0 	bl	d1fc <__aeabi_cdcmpeq>
    d23c:	bf94      	ite	ls
    d23e:	2001      	movls	r0, #1
    d240:	2000      	movhi	r0, #0
    d242:	f85d fb08 	ldr.w	pc, [sp], #8
    d246:	bf00      	nop

0000d248 <__aeabi_dcmpge>:
    d248:	f84d ed08 	str.w	lr, [sp, #-8]!
    d24c:	f7ff ffce 	bl	d1ec <__aeabi_cdrcmple>
    d250:	bf94      	ite	ls
    d252:	2001      	movls	r0, #1
    d254:	2000      	movhi	r0, #0
    d256:	f85d fb08 	ldr.w	pc, [sp], #8
    d25a:	bf00      	nop

0000d25c <__aeabi_dcmpgt>:
    d25c:	f84d ed08 	str.w	lr, [sp, #-8]!
    d260:	f7ff ffc4 	bl	d1ec <__aeabi_cdrcmple>
    d264:	bf34      	ite	cc
    d266:	2001      	movcc	r0, #1
    d268:	2000      	movcs	r0, #0
    d26a:	f85d fb08 	ldr.w	pc, [sp], #8
    d26e:	bf00      	nop

0000d270 <__aeabi_d2iz>:
    d270:	ea4f 0241 	mov.w	r2, r1, lsl #1
    d274:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    d278:	d215      	bcs.n	d2a6 <__aeabi_d2iz+0x36>
    d27a:	d511      	bpl.n	d2a0 <__aeabi_d2iz+0x30>
    d27c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    d280:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    d284:	d912      	bls.n	d2ac <__aeabi_d2iz+0x3c>
    d286:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    d28a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    d28e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    d292:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    d296:	fa23 f002 	lsr.w	r0, r3, r2
    d29a:	bf18      	it	ne
    d29c:	4240      	negne	r0, r0
    d29e:	4770      	bx	lr
    d2a0:	f04f 0000 	mov.w	r0, #0
    d2a4:	4770      	bx	lr
    d2a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    d2aa:	d105      	bne.n	d2b8 <__aeabi_d2iz+0x48>
    d2ac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    d2b0:	bf08      	it	eq
    d2b2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    d2b6:	4770      	bx	lr
    d2b8:	f04f 0000 	mov.w	r0, #0
    d2bc:	4770      	bx	lr
    d2be:	bf00      	nop

0000d2c0 <__aeabi_d2uiz>:
    d2c0:	004a      	lsls	r2, r1, #1
    d2c2:	d211      	bcs.n	d2e8 <__aeabi_d2uiz+0x28>
    d2c4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    d2c8:	d211      	bcs.n	d2ee <__aeabi_d2uiz+0x2e>
    d2ca:	d50d      	bpl.n	d2e8 <__aeabi_d2uiz+0x28>
    d2cc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    d2d0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    d2d4:	d40e      	bmi.n	d2f4 <__aeabi_d2uiz+0x34>
    d2d6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    d2da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    d2de:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    d2e2:	fa23 f002 	lsr.w	r0, r3, r2
    d2e6:	4770      	bx	lr
    d2e8:	f04f 0000 	mov.w	r0, #0
    d2ec:	4770      	bx	lr
    d2ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    d2f2:	d102      	bne.n	d2fa <__aeabi_d2uiz+0x3a>
    d2f4:	f04f 30ff 	mov.w	r0, #4294967295
    d2f8:	4770      	bx	lr
    d2fa:	f04f 0000 	mov.w	r0, #0
    d2fe:	4770      	bx	lr

0000d300 <__aeabi_d2f>:
    d300:	ea4f 0241 	mov.w	r2, r1, lsl #1
    d304:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    d308:	bf24      	itt	cs
    d30a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    d30e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    d312:	d90d      	bls.n	d330 <__aeabi_d2f+0x30>
    d314:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    d318:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    d31c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    d320:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    d324:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    d328:	bf08      	it	eq
    d32a:	f020 0001 	biceq.w	r0, r0, #1
    d32e:	4770      	bx	lr
    d330:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    d334:	d121      	bne.n	d37a <__aeabi_d2f+0x7a>
    d336:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    d33a:	bfbc      	itt	lt
    d33c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    d340:	4770      	bxlt	lr
    d342:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    d346:	ea4f 5252 	mov.w	r2, r2, lsr #21
    d34a:	f1c2 0218 	rsb	r2, r2, #24
    d34e:	f1c2 0c20 	rsb	ip, r2, #32
    d352:	fa10 f30c 	lsls.w	r3, r0, ip
    d356:	fa20 f002 	lsr.w	r0, r0, r2
    d35a:	bf18      	it	ne
    d35c:	f040 0001 	orrne.w	r0, r0, #1
    d360:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    d364:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    d368:	fa03 fc0c 	lsl.w	ip, r3, ip
    d36c:	ea40 000c 	orr.w	r0, r0, ip
    d370:	fa23 f302 	lsr.w	r3, r3, r2
    d374:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d378:	e7cc      	b.n	d314 <__aeabi_d2f+0x14>
    d37a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    d37e:	d107      	bne.n	d390 <__aeabi_d2f+0x90>
    d380:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    d384:	bf1e      	ittt	ne
    d386:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    d38a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    d38e:	4770      	bxne	lr
    d390:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    d394:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    d398:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    d39c:	4770      	bx	lr
    d39e:	bf00      	nop

0000d3a0 <__gesf2>:
    d3a0:	f04f 3cff 	mov.w	ip, #4294967295
    d3a4:	e006      	b.n	d3b4 <__cmpsf2+0x4>
    d3a6:	bf00      	nop

0000d3a8 <__lesf2>:
    d3a8:	f04f 0c01 	mov.w	ip, #1
    d3ac:	e002      	b.n	d3b4 <__cmpsf2+0x4>
    d3ae:	bf00      	nop

0000d3b0 <__cmpsf2>:
    d3b0:	f04f 0c01 	mov.w	ip, #1
    d3b4:	f84d cd04 	str.w	ip, [sp, #-4]!
    d3b8:	ea4f 0240 	mov.w	r2, r0, lsl #1
    d3bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
    d3c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    d3c4:	bf18      	it	ne
    d3c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    d3ca:	d011      	beq.n	d3f0 <__cmpsf2+0x40>
    d3cc:	b001      	add	sp, #4
    d3ce:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    d3d2:	bf18      	it	ne
    d3d4:	ea90 0f01 	teqne	r0, r1
    d3d8:	bf58      	it	pl
    d3da:	ebb2 0003 	subspl.w	r0, r2, r3
    d3de:	bf88      	it	hi
    d3e0:	17c8      	asrhi	r0, r1, #31
    d3e2:	bf38      	it	cc
    d3e4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    d3e8:	bf18      	it	ne
    d3ea:	f040 0001 	orrne.w	r0, r0, #1
    d3ee:	4770      	bx	lr
    d3f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    d3f4:	d102      	bne.n	d3fc <__cmpsf2+0x4c>
    d3f6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    d3fa:	d105      	bne.n	d408 <__cmpsf2+0x58>
    d3fc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    d400:	d1e4      	bne.n	d3cc <__cmpsf2+0x1c>
    d402:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    d406:	d0e1      	beq.n	d3cc <__cmpsf2+0x1c>
    d408:	f85d 0b04 	ldr.w	r0, [sp], #4
    d40c:	4770      	bx	lr
    d40e:	bf00      	nop

0000d410 <__aeabi_cfrcmple>:
    d410:	4684      	mov	ip, r0
    d412:	4608      	mov	r0, r1
    d414:	4661      	mov	r1, ip
    d416:	e7ff      	b.n	d418 <__aeabi_cfcmpeq>

0000d418 <__aeabi_cfcmpeq>:
    d418:	b50f      	push	{r0, r1, r2, r3, lr}
    d41a:	f7ff ffc9 	bl	d3b0 <__cmpsf2>
    d41e:	2800      	cmp	r0, #0
    d420:	bf48      	it	mi
    d422:	f110 0f00 	cmnmi.w	r0, #0
    d426:	bd0f      	pop	{r0, r1, r2, r3, pc}

0000d428 <__aeabi_fcmpeq>:
    d428:	f84d ed08 	str.w	lr, [sp, #-8]!
    d42c:	f7ff fff4 	bl	d418 <__aeabi_cfcmpeq>
    d430:	bf0c      	ite	eq
    d432:	2001      	moveq	r0, #1
    d434:	2000      	movne	r0, #0
    d436:	f85d fb08 	ldr.w	pc, [sp], #8
    d43a:	bf00      	nop

0000d43c <__aeabi_fcmplt>:
    d43c:	f84d ed08 	str.w	lr, [sp, #-8]!
    d440:	f7ff ffea 	bl	d418 <__aeabi_cfcmpeq>
    d444:	bf34      	ite	cc
    d446:	2001      	movcc	r0, #1
    d448:	2000      	movcs	r0, #0
    d44a:	f85d fb08 	ldr.w	pc, [sp], #8
    d44e:	bf00      	nop

0000d450 <__aeabi_fcmple>:
    d450:	f84d ed08 	str.w	lr, [sp, #-8]!
    d454:	f7ff ffe0 	bl	d418 <__aeabi_cfcmpeq>
    d458:	bf94      	ite	ls
    d45a:	2001      	movls	r0, #1
    d45c:	2000      	movhi	r0, #0
    d45e:	f85d fb08 	ldr.w	pc, [sp], #8
    d462:	bf00      	nop

0000d464 <__aeabi_fcmpge>:
    d464:	f84d ed08 	str.w	lr, [sp, #-8]!
    d468:	f7ff ffd2 	bl	d410 <__aeabi_cfrcmple>
    d46c:	bf94      	ite	ls
    d46e:	2001      	movls	r0, #1
    d470:	2000      	movhi	r0, #0
    d472:	f85d fb08 	ldr.w	pc, [sp], #8
    d476:	bf00      	nop

0000d478 <__aeabi_fcmpgt>:
    d478:	f84d ed08 	str.w	lr, [sp, #-8]!
    d47c:	f7ff ffc8 	bl	d410 <__aeabi_cfrcmple>
    d480:	bf34      	ite	cc
    d482:	2001      	movcc	r0, #1
    d484:	2000      	movcs	r0, #0
    d486:	f85d fb08 	ldr.w	pc, [sp], #8
    d48a:	bf00      	nop

0000d48c <__aeabi_uldivmod>:
    d48c:	b94b      	cbnz	r3, d4a2 <__aeabi_uldivmod+0x16>
    d48e:	b942      	cbnz	r2, d4a2 <__aeabi_uldivmod+0x16>
    d490:	2900      	cmp	r1, #0
    d492:	bf08      	it	eq
    d494:	2800      	cmpeq	r0, #0
    d496:	d002      	beq.n	d49e <__aeabi_uldivmod+0x12>
    d498:	f04f 31ff 	mov.w	r1, #4294967295
    d49c:	4608      	mov	r0, r1
    d49e:	f7ff ba93 	b.w	c9c8 <__aeabi_idiv0>
    d4a2:	b082      	sub	sp, #8
    d4a4:	46ec      	mov	ip, sp
    d4a6:	e92d 5000 	stmdb	sp!, {ip, lr}
    d4aa:	f000 f805 	bl	d4b8 <__gnu_uldivmod_helper>
    d4ae:	f8dd e004 	ldr.w	lr, [sp, #4]
    d4b2:	b002      	add	sp, #8
    d4b4:	bc0c      	pop	{r2, r3}
    d4b6:	4770      	bx	lr

0000d4b8 <__gnu_uldivmod_helper>:
    d4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d4ba:	4614      	mov	r4, r2
    d4bc:	461d      	mov	r5, r3
    d4be:	4606      	mov	r6, r0
    d4c0:	460f      	mov	r7, r1
    d4c2:	f000 f9d7 	bl	d874 <__udivdi3>
    d4c6:	fb00 f505 	mul.w	r5, r0, r5
    d4ca:	fba0 2304 	umull	r2, r3, r0, r4
    d4ce:	fb04 5401 	mla	r4, r4, r1, r5
    d4d2:	18e3      	adds	r3, r4, r3
    d4d4:	1ab6      	subs	r6, r6, r2
    d4d6:	eb67 0703 	sbc.w	r7, r7, r3
    d4da:	9b06      	ldr	r3, [sp, #24]
    d4dc:	e9c3 6700 	strd	r6, r7, [r3]
    d4e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d4e2:	bf00      	nop

0000d4e4 <__gnu_ldivmod_helper>:
    d4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d4e6:	4614      	mov	r4, r2
    d4e8:	461d      	mov	r5, r3
    d4ea:	4606      	mov	r6, r0
    d4ec:	460f      	mov	r7, r1
    d4ee:	f000 f80f 	bl	d510 <__divdi3>
    d4f2:	fb00 f505 	mul.w	r5, r0, r5
    d4f6:	fba0 2304 	umull	r2, r3, r0, r4
    d4fa:	fb04 5401 	mla	r4, r4, r1, r5
    d4fe:	18e3      	adds	r3, r4, r3
    d500:	1ab6      	subs	r6, r6, r2
    d502:	eb67 0703 	sbc.w	r7, r7, r3
    d506:	9b06      	ldr	r3, [sp, #24]
    d508:	e9c3 6700 	strd	r6, r7, [r3]
    d50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d50e:	bf00      	nop

0000d510 <__divdi3>:
    d510:	2900      	cmp	r1, #0
    d512:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d516:	b085      	sub	sp, #20
    d518:	f2c0 80c8 	blt.w	d6ac <__divdi3+0x19c>
    d51c:	2600      	movs	r6, #0
    d51e:	2b00      	cmp	r3, #0
    d520:	f2c0 80bf 	blt.w	d6a2 <__divdi3+0x192>
    d524:	4689      	mov	r9, r1
    d526:	4614      	mov	r4, r2
    d528:	4605      	mov	r5, r0
    d52a:	469b      	mov	fp, r3
    d52c:	2b00      	cmp	r3, #0
    d52e:	d14a      	bne.n	d5c6 <__divdi3+0xb6>
    d530:	428a      	cmp	r2, r1
    d532:	d957      	bls.n	d5e4 <__divdi3+0xd4>
    d534:	fab2 f382 	clz	r3, r2
    d538:	b153      	cbz	r3, d550 <__divdi3+0x40>
    d53a:	f1c3 0020 	rsb	r0, r3, #32
    d53e:	fa01 f903 	lsl.w	r9, r1, r3
    d542:	fa25 f800 	lsr.w	r8, r5, r0
    d546:	fa12 f403 	lsls.w	r4, r2, r3
    d54a:	409d      	lsls	r5, r3
    d54c:	ea48 0909 	orr.w	r9, r8, r9
    d550:	0c27      	lsrs	r7, r4, #16
    d552:	4648      	mov	r0, r9
    d554:	4639      	mov	r1, r7
    d556:	fa1f fb84 	uxth.w	fp, r4
    d55a:	f7ff f8f9 	bl	c750 <__aeabi_uidiv>
    d55e:	4639      	mov	r1, r7
    d560:	4682      	mov	sl, r0
    d562:	4648      	mov	r0, r9
    d564:	f7ff fa22 	bl	c9ac <__aeabi_uidivmod>
    d568:	0c2a      	lsrs	r2, r5, #16
    d56a:	fb0b f30a 	mul.w	r3, fp, sl
    d56e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    d572:	454b      	cmp	r3, r9
    d574:	d909      	bls.n	d58a <__divdi3+0x7a>
    d576:	eb19 0904 	adds.w	r9, r9, r4
    d57a:	f10a 3aff 	add.w	sl, sl, #4294967295
    d57e:	d204      	bcs.n	d58a <__divdi3+0x7a>
    d580:	454b      	cmp	r3, r9
    d582:	bf84      	itt	hi
    d584:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    d588:	44a1      	addhi	r9, r4
    d58a:	ebc3 0909 	rsb	r9, r3, r9
    d58e:	4639      	mov	r1, r7
    d590:	4648      	mov	r0, r9
    d592:	b2ad      	uxth	r5, r5
    d594:	f7ff f8dc 	bl	c750 <__aeabi_uidiv>
    d598:	4639      	mov	r1, r7
    d59a:	4680      	mov	r8, r0
    d59c:	4648      	mov	r0, r9
    d59e:	f7ff fa05 	bl	c9ac <__aeabi_uidivmod>
    d5a2:	fb0b fb08 	mul.w	fp, fp, r8
    d5a6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    d5aa:	45ab      	cmp	fp, r5
    d5ac:	d907      	bls.n	d5be <__divdi3+0xae>
    d5ae:	192d      	adds	r5, r5, r4
    d5b0:	f108 38ff 	add.w	r8, r8, #4294967295
    d5b4:	d203      	bcs.n	d5be <__divdi3+0xae>
    d5b6:	45ab      	cmp	fp, r5
    d5b8:	bf88      	it	hi
    d5ba:	f108 38ff 	addhi.w	r8, r8, #4294967295
    d5be:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    d5c2:	2700      	movs	r7, #0
    d5c4:	e003      	b.n	d5ce <__divdi3+0xbe>
    d5c6:	428b      	cmp	r3, r1
    d5c8:	d957      	bls.n	d67a <__divdi3+0x16a>
    d5ca:	2700      	movs	r7, #0
    d5cc:	46b8      	mov	r8, r7
    d5ce:	4642      	mov	r2, r8
    d5d0:	463b      	mov	r3, r7
    d5d2:	b116      	cbz	r6, d5da <__divdi3+0xca>
    d5d4:	4252      	negs	r2, r2
    d5d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    d5da:	4619      	mov	r1, r3
    d5dc:	4610      	mov	r0, r2
    d5de:	b005      	add	sp, #20
    d5e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d5e4:	b922      	cbnz	r2, d5f0 <__divdi3+0xe0>
    d5e6:	4611      	mov	r1, r2
    d5e8:	2001      	movs	r0, #1
    d5ea:	f7ff f8b1 	bl	c750 <__aeabi_uidiv>
    d5ee:	4604      	mov	r4, r0
    d5f0:	fab4 f884 	clz	r8, r4
    d5f4:	f1b8 0f00 	cmp.w	r8, #0
    d5f8:	d15e      	bne.n	d6b8 <__divdi3+0x1a8>
    d5fa:	ebc4 0809 	rsb	r8, r4, r9
    d5fe:	0c27      	lsrs	r7, r4, #16
    d600:	fa1f f984 	uxth.w	r9, r4
    d604:	2101      	movs	r1, #1
    d606:	9102      	str	r1, [sp, #8]
    d608:	4639      	mov	r1, r7
    d60a:	4640      	mov	r0, r8
    d60c:	f7ff f8a0 	bl	c750 <__aeabi_uidiv>
    d610:	4639      	mov	r1, r7
    d612:	4682      	mov	sl, r0
    d614:	4640      	mov	r0, r8
    d616:	f7ff f9c9 	bl	c9ac <__aeabi_uidivmod>
    d61a:	ea4f 4815 	mov.w	r8, r5, lsr #16
    d61e:	fb09 f30a 	mul.w	r3, r9, sl
    d622:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    d626:	455b      	cmp	r3, fp
    d628:	d909      	bls.n	d63e <__divdi3+0x12e>
    d62a:	eb1b 0b04 	adds.w	fp, fp, r4
    d62e:	f10a 3aff 	add.w	sl, sl, #4294967295
    d632:	d204      	bcs.n	d63e <__divdi3+0x12e>
    d634:	455b      	cmp	r3, fp
    d636:	bf84      	itt	hi
    d638:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    d63c:	44a3      	addhi	fp, r4
    d63e:	ebc3 0b0b 	rsb	fp, r3, fp
    d642:	4639      	mov	r1, r7
    d644:	4658      	mov	r0, fp
    d646:	b2ad      	uxth	r5, r5
    d648:	f7ff f882 	bl	c750 <__aeabi_uidiv>
    d64c:	4639      	mov	r1, r7
    d64e:	4680      	mov	r8, r0
    d650:	4658      	mov	r0, fp
    d652:	f7ff f9ab 	bl	c9ac <__aeabi_uidivmod>
    d656:	fb09 f908 	mul.w	r9, r9, r8
    d65a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    d65e:	45a9      	cmp	r9, r5
    d660:	d907      	bls.n	d672 <__divdi3+0x162>
    d662:	192d      	adds	r5, r5, r4
    d664:	f108 38ff 	add.w	r8, r8, #4294967295
    d668:	d203      	bcs.n	d672 <__divdi3+0x162>
    d66a:	45a9      	cmp	r9, r5
    d66c:	bf88      	it	hi
    d66e:	f108 38ff 	addhi.w	r8, r8, #4294967295
    d672:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    d676:	9f02      	ldr	r7, [sp, #8]
    d678:	e7a9      	b.n	d5ce <__divdi3+0xbe>
    d67a:	fab3 f783 	clz	r7, r3
    d67e:	2f00      	cmp	r7, #0
    d680:	d168      	bne.n	d754 <__divdi3+0x244>
    d682:	428b      	cmp	r3, r1
    d684:	bf2c      	ite	cs
    d686:	f04f 0900 	movcs.w	r9, #0
    d68a:	f04f 0901 	movcc.w	r9, #1
    d68e:	4282      	cmp	r2, r0
    d690:	bf8c      	ite	hi
    d692:	464c      	movhi	r4, r9
    d694:	f049 0401 	orrls.w	r4, r9, #1
    d698:	2c00      	cmp	r4, #0
    d69a:	d096      	beq.n	d5ca <__divdi3+0xba>
    d69c:	f04f 0801 	mov.w	r8, #1
    d6a0:	e795      	b.n	d5ce <__divdi3+0xbe>
    d6a2:	4252      	negs	r2, r2
    d6a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    d6a8:	43f6      	mvns	r6, r6
    d6aa:	e73b      	b.n	d524 <__divdi3+0x14>
    d6ac:	4240      	negs	r0, r0
    d6ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    d6b2:	f04f 36ff 	mov.w	r6, #4294967295
    d6b6:	e732      	b.n	d51e <__divdi3+0xe>
    d6b8:	fa04 f408 	lsl.w	r4, r4, r8
    d6bc:	f1c8 0720 	rsb	r7, r8, #32
    d6c0:	fa35 f307 	lsrs.w	r3, r5, r7
    d6c4:	fa29 fa07 	lsr.w	sl, r9, r7
    d6c8:	0c27      	lsrs	r7, r4, #16
    d6ca:	fa09 fb08 	lsl.w	fp, r9, r8
    d6ce:	4639      	mov	r1, r7
    d6d0:	4650      	mov	r0, sl
    d6d2:	ea43 020b 	orr.w	r2, r3, fp
    d6d6:	9202      	str	r2, [sp, #8]
    d6d8:	f7ff f83a 	bl	c750 <__aeabi_uidiv>
    d6dc:	4639      	mov	r1, r7
    d6de:	fa1f f984 	uxth.w	r9, r4
    d6e2:	4683      	mov	fp, r0
    d6e4:	4650      	mov	r0, sl
    d6e6:	f7ff f961 	bl	c9ac <__aeabi_uidivmod>
    d6ea:	9802      	ldr	r0, [sp, #8]
    d6ec:	fb09 f20b 	mul.w	r2, r9, fp
    d6f0:	0c03      	lsrs	r3, r0, #16
    d6f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    d6f6:	429a      	cmp	r2, r3
    d6f8:	d904      	bls.n	d704 <__divdi3+0x1f4>
    d6fa:	191b      	adds	r3, r3, r4
    d6fc:	f10b 3bff 	add.w	fp, fp, #4294967295
    d700:	f0c0 80b1 	bcc.w	d866 <__divdi3+0x356>
    d704:	1a9b      	subs	r3, r3, r2
    d706:	4639      	mov	r1, r7
    d708:	4618      	mov	r0, r3
    d70a:	9301      	str	r3, [sp, #4]
    d70c:	f7ff f820 	bl	c750 <__aeabi_uidiv>
    d710:	9901      	ldr	r1, [sp, #4]
    d712:	4682      	mov	sl, r0
    d714:	4608      	mov	r0, r1
    d716:	4639      	mov	r1, r7
    d718:	f7ff f948 	bl	c9ac <__aeabi_uidivmod>
    d71c:	f8dd c008 	ldr.w	ip, [sp, #8]
    d720:	fb09 f30a 	mul.w	r3, r9, sl
    d724:	fa1f f08c 	uxth.w	r0, ip
    d728:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    d72c:	4293      	cmp	r3, r2
    d72e:	d908      	bls.n	d742 <__divdi3+0x232>
    d730:	1912      	adds	r2, r2, r4
    d732:	f10a 3aff 	add.w	sl, sl, #4294967295
    d736:	d204      	bcs.n	d742 <__divdi3+0x232>
    d738:	4293      	cmp	r3, r2
    d73a:	bf84      	itt	hi
    d73c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    d740:	1912      	addhi	r2, r2, r4
    d742:	fa05 f508 	lsl.w	r5, r5, r8
    d746:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    d74a:	ebc3 0802 	rsb	r8, r3, r2
    d74e:	f8cd e008 	str.w	lr, [sp, #8]
    d752:	e759      	b.n	d608 <__divdi3+0xf8>
    d754:	f1c7 0020 	rsb	r0, r7, #32
    d758:	fa03 fa07 	lsl.w	sl, r3, r7
    d75c:	40c2      	lsrs	r2, r0
    d75e:	fa35 f300 	lsrs.w	r3, r5, r0
    d762:	ea42 0b0a 	orr.w	fp, r2, sl
    d766:	fa21 f800 	lsr.w	r8, r1, r0
    d76a:	fa01 f907 	lsl.w	r9, r1, r7
    d76e:	4640      	mov	r0, r8
    d770:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    d774:	ea43 0109 	orr.w	r1, r3, r9
    d778:	9102      	str	r1, [sp, #8]
    d77a:	4651      	mov	r1, sl
    d77c:	fa1f f28b 	uxth.w	r2, fp
    d780:	9203      	str	r2, [sp, #12]
    d782:	f7fe ffe5 	bl	c750 <__aeabi_uidiv>
    d786:	4651      	mov	r1, sl
    d788:	4681      	mov	r9, r0
    d78a:	4640      	mov	r0, r8
    d78c:	f7ff f90e 	bl	c9ac <__aeabi_uidivmod>
    d790:	9b03      	ldr	r3, [sp, #12]
    d792:	f8dd c008 	ldr.w	ip, [sp, #8]
    d796:	fb03 f209 	mul.w	r2, r3, r9
    d79a:	ea4f 401c 	mov.w	r0, ip, lsr #16
    d79e:	fa14 f307 	lsls.w	r3, r4, r7
    d7a2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    d7a6:	42a2      	cmp	r2, r4
    d7a8:	d904      	bls.n	d7b4 <__divdi3+0x2a4>
    d7aa:	eb14 040b 	adds.w	r4, r4, fp
    d7ae:	f109 39ff 	add.w	r9, r9, #4294967295
    d7b2:	d352      	bcc.n	d85a <__divdi3+0x34a>
    d7b4:	1aa4      	subs	r4, r4, r2
    d7b6:	4651      	mov	r1, sl
    d7b8:	4620      	mov	r0, r4
    d7ba:	9301      	str	r3, [sp, #4]
    d7bc:	f7fe ffc8 	bl	c750 <__aeabi_uidiv>
    d7c0:	4651      	mov	r1, sl
    d7c2:	4680      	mov	r8, r0
    d7c4:	4620      	mov	r0, r4
    d7c6:	f7ff f8f1 	bl	c9ac <__aeabi_uidivmod>
    d7ca:	9803      	ldr	r0, [sp, #12]
    d7cc:	f8dd c008 	ldr.w	ip, [sp, #8]
    d7d0:	fb00 f208 	mul.w	r2, r0, r8
    d7d4:	fa1f f38c 	uxth.w	r3, ip
    d7d8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    d7dc:	9b01      	ldr	r3, [sp, #4]
    d7de:	4282      	cmp	r2, r0
    d7e0:	d904      	bls.n	d7ec <__divdi3+0x2dc>
    d7e2:	eb10 000b 	adds.w	r0, r0, fp
    d7e6:	f108 38ff 	add.w	r8, r8, #4294967295
    d7ea:	d330      	bcc.n	d84e <__divdi3+0x33e>
    d7ec:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    d7f0:	fa1f fc83 	uxth.w	ip, r3
    d7f4:	0c1b      	lsrs	r3, r3, #16
    d7f6:	1a80      	subs	r0, r0, r2
    d7f8:	fa1f fe88 	uxth.w	lr, r8
    d7fc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    d800:	fb0c f90e 	mul.w	r9, ip, lr
    d804:	fb0c fc0a 	mul.w	ip, ip, sl
    d808:	fb03 c10e 	mla	r1, r3, lr, ip
    d80c:	fb03 f20a 	mul.w	r2, r3, sl
    d810:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    d814:	458c      	cmp	ip, r1
    d816:	bf88      	it	hi
    d818:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    d81c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    d820:	4570      	cmp	r0, lr
    d822:	d310      	bcc.n	d846 <__divdi3+0x336>
    d824:	fa1f f989 	uxth.w	r9, r9
    d828:	fa05 f707 	lsl.w	r7, r5, r7
    d82c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    d830:	bf14      	ite	ne
    d832:	2200      	movne	r2, #0
    d834:	2201      	moveq	r2, #1
    d836:	4287      	cmp	r7, r0
    d838:	bf2c      	ite	cs
    d83a:	2700      	movcs	r7, #0
    d83c:	f002 0701 	andcc.w	r7, r2, #1
    d840:	2f00      	cmp	r7, #0
    d842:	f43f aec4 	beq.w	d5ce <__divdi3+0xbe>
    d846:	f108 38ff 	add.w	r8, r8, #4294967295
    d84a:	2700      	movs	r7, #0
    d84c:	e6bf      	b.n	d5ce <__divdi3+0xbe>
    d84e:	4282      	cmp	r2, r0
    d850:	bf84      	itt	hi
    d852:	4458      	addhi	r0, fp
    d854:	f108 38ff 	addhi.w	r8, r8, #4294967295
    d858:	e7c8      	b.n	d7ec <__divdi3+0x2dc>
    d85a:	42a2      	cmp	r2, r4
    d85c:	bf84      	itt	hi
    d85e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d862:	445c      	addhi	r4, fp
    d864:	e7a6      	b.n	d7b4 <__divdi3+0x2a4>
    d866:	429a      	cmp	r2, r3
    d868:	bf84      	itt	hi
    d86a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    d86e:	191b      	addhi	r3, r3, r4
    d870:	e748      	b.n	d704 <__divdi3+0x1f4>
    d872:	bf00      	nop

0000d874 <__udivdi3>:
    d874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d878:	460c      	mov	r4, r1
    d87a:	b083      	sub	sp, #12
    d87c:	4680      	mov	r8, r0
    d87e:	4616      	mov	r6, r2
    d880:	4689      	mov	r9, r1
    d882:	461f      	mov	r7, r3
    d884:	4615      	mov	r5, r2
    d886:	468a      	mov	sl, r1
    d888:	2b00      	cmp	r3, #0
    d88a:	d14b      	bne.n	d924 <__udivdi3+0xb0>
    d88c:	428a      	cmp	r2, r1
    d88e:	d95c      	bls.n	d94a <__udivdi3+0xd6>
    d890:	fab2 f382 	clz	r3, r2
    d894:	b15b      	cbz	r3, d8ae <__udivdi3+0x3a>
    d896:	f1c3 0020 	rsb	r0, r3, #32
    d89a:	fa01 fa03 	lsl.w	sl, r1, r3
    d89e:	fa28 f200 	lsr.w	r2, r8, r0
    d8a2:	fa16 f503 	lsls.w	r5, r6, r3
    d8a6:	fa08 f803 	lsl.w	r8, r8, r3
    d8aa:	ea42 0a0a 	orr.w	sl, r2, sl
    d8ae:	0c2e      	lsrs	r6, r5, #16
    d8b0:	4650      	mov	r0, sl
    d8b2:	4631      	mov	r1, r6
    d8b4:	b2af      	uxth	r7, r5
    d8b6:	f7fe ff4b 	bl	c750 <__aeabi_uidiv>
    d8ba:	4631      	mov	r1, r6
    d8bc:	ea4f 4418 	mov.w	r4, r8, lsr #16
    d8c0:	4681      	mov	r9, r0
    d8c2:	4650      	mov	r0, sl
    d8c4:	f7ff f872 	bl	c9ac <__aeabi_uidivmod>
    d8c8:	fb07 f309 	mul.w	r3, r7, r9
    d8cc:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    d8d0:	4553      	cmp	r3, sl
    d8d2:	d909      	bls.n	d8e8 <__udivdi3+0x74>
    d8d4:	eb1a 0a05 	adds.w	sl, sl, r5
    d8d8:	f109 39ff 	add.w	r9, r9, #4294967295
    d8dc:	d204      	bcs.n	d8e8 <__udivdi3+0x74>
    d8de:	4553      	cmp	r3, sl
    d8e0:	bf84      	itt	hi
    d8e2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d8e6:	44aa      	addhi	sl, r5
    d8e8:	ebc3 0a0a 	rsb	sl, r3, sl
    d8ec:	4631      	mov	r1, r6
    d8ee:	4650      	mov	r0, sl
    d8f0:	fa1f f888 	uxth.w	r8, r8
    d8f4:	f7fe ff2c 	bl	c750 <__aeabi_uidiv>
    d8f8:	4631      	mov	r1, r6
    d8fa:	4604      	mov	r4, r0
    d8fc:	4650      	mov	r0, sl
    d8fe:	f7ff f855 	bl	c9ac <__aeabi_uidivmod>
    d902:	fb07 f704 	mul.w	r7, r7, r4
    d906:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    d90a:	4547      	cmp	r7, r8
    d90c:	d906      	bls.n	d91c <__udivdi3+0xa8>
    d90e:	3c01      	subs	r4, #1
    d910:	eb18 0805 	adds.w	r8, r8, r5
    d914:	d202      	bcs.n	d91c <__udivdi3+0xa8>
    d916:	4547      	cmp	r7, r8
    d918:	bf88      	it	hi
    d91a:	3c01      	subhi	r4, #1
    d91c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    d920:	2600      	movs	r6, #0
    d922:	e05c      	b.n	d9de <__udivdi3+0x16a>
    d924:	428b      	cmp	r3, r1
    d926:	d858      	bhi.n	d9da <__udivdi3+0x166>
    d928:	fab3 f683 	clz	r6, r3
    d92c:	2e00      	cmp	r6, #0
    d92e:	d15b      	bne.n	d9e8 <__udivdi3+0x174>
    d930:	428b      	cmp	r3, r1
    d932:	bf2c      	ite	cs
    d934:	2200      	movcs	r2, #0
    d936:	2201      	movcc	r2, #1
    d938:	4285      	cmp	r5, r0
    d93a:	bf8c      	ite	hi
    d93c:	4615      	movhi	r5, r2
    d93e:	f042 0501 	orrls.w	r5, r2, #1
    d942:	2d00      	cmp	r5, #0
    d944:	d049      	beq.n	d9da <__udivdi3+0x166>
    d946:	2401      	movs	r4, #1
    d948:	e049      	b.n	d9de <__udivdi3+0x16a>
    d94a:	b922      	cbnz	r2, d956 <__udivdi3+0xe2>
    d94c:	4611      	mov	r1, r2
    d94e:	2001      	movs	r0, #1
    d950:	f7fe fefe 	bl	c750 <__aeabi_uidiv>
    d954:	4605      	mov	r5, r0
    d956:	fab5 f685 	clz	r6, r5
    d95a:	2e00      	cmp	r6, #0
    d95c:	f040 80ba 	bne.w	dad4 <__udivdi3+0x260>
    d960:	1b64      	subs	r4, r4, r5
    d962:	0c2f      	lsrs	r7, r5, #16
    d964:	fa1f fa85 	uxth.w	sl, r5
    d968:	2601      	movs	r6, #1
    d96a:	4639      	mov	r1, r7
    d96c:	4620      	mov	r0, r4
    d96e:	f7fe feef 	bl	c750 <__aeabi_uidiv>
    d972:	4639      	mov	r1, r7
    d974:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    d978:	4681      	mov	r9, r0
    d97a:	4620      	mov	r0, r4
    d97c:	f7ff f816 	bl	c9ac <__aeabi_uidivmod>
    d980:	fb0a f309 	mul.w	r3, sl, r9
    d984:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    d988:	455b      	cmp	r3, fp
    d98a:	d909      	bls.n	d9a0 <__udivdi3+0x12c>
    d98c:	eb1b 0b05 	adds.w	fp, fp, r5
    d990:	f109 39ff 	add.w	r9, r9, #4294967295
    d994:	d204      	bcs.n	d9a0 <__udivdi3+0x12c>
    d996:	455b      	cmp	r3, fp
    d998:	bf84      	itt	hi
    d99a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d99e:	44ab      	addhi	fp, r5
    d9a0:	ebc3 0b0b 	rsb	fp, r3, fp
    d9a4:	4639      	mov	r1, r7
    d9a6:	4658      	mov	r0, fp
    d9a8:	fa1f f888 	uxth.w	r8, r8
    d9ac:	f7fe fed0 	bl	c750 <__aeabi_uidiv>
    d9b0:	4639      	mov	r1, r7
    d9b2:	4604      	mov	r4, r0
    d9b4:	4658      	mov	r0, fp
    d9b6:	f7fe fff9 	bl	c9ac <__aeabi_uidivmod>
    d9ba:	fb0a fa04 	mul.w	sl, sl, r4
    d9be:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    d9c2:	45c2      	cmp	sl, r8
    d9c4:	d906      	bls.n	d9d4 <__udivdi3+0x160>
    d9c6:	3c01      	subs	r4, #1
    d9c8:	eb18 0805 	adds.w	r8, r8, r5
    d9cc:	d202      	bcs.n	d9d4 <__udivdi3+0x160>
    d9ce:	45c2      	cmp	sl, r8
    d9d0:	bf88      	it	hi
    d9d2:	3c01      	subhi	r4, #1
    d9d4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    d9d8:	e001      	b.n	d9de <__udivdi3+0x16a>
    d9da:	2600      	movs	r6, #0
    d9dc:	4634      	mov	r4, r6
    d9de:	4631      	mov	r1, r6
    d9e0:	4620      	mov	r0, r4
    d9e2:	b003      	add	sp, #12
    d9e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d9e8:	f1c6 0020 	rsb	r0, r6, #32
    d9ec:	40b3      	lsls	r3, r6
    d9ee:	fa32 f700 	lsrs.w	r7, r2, r0
    d9f2:	fa21 fb00 	lsr.w	fp, r1, r0
    d9f6:	431f      	orrs	r7, r3
    d9f8:	fa14 f206 	lsls.w	r2, r4, r6
    d9fc:	fa28 f100 	lsr.w	r1, r8, r0
    da00:	4658      	mov	r0, fp
    da02:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    da06:	4311      	orrs	r1, r2
    da08:	9100      	str	r1, [sp, #0]
    da0a:	4651      	mov	r1, sl
    da0c:	b2bb      	uxth	r3, r7
    da0e:	9301      	str	r3, [sp, #4]
    da10:	f7fe fe9e 	bl	c750 <__aeabi_uidiv>
    da14:	4651      	mov	r1, sl
    da16:	40b5      	lsls	r5, r6
    da18:	4681      	mov	r9, r0
    da1a:	4658      	mov	r0, fp
    da1c:	f7fe ffc6 	bl	c9ac <__aeabi_uidivmod>
    da20:	9c01      	ldr	r4, [sp, #4]
    da22:	9800      	ldr	r0, [sp, #0]
    da24:	fb04 f309 	mul.w	r3, r4, r9
    da28:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    da2c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    da30:	455b      	cmp	r3, fp
    da32:	d905      	bls.n	da40 <__udivdi3+0x1cc>
    da34:	eb1b 0b07 	adds.w	fp, fp, r7
    da38:	f109 39ff 	add.w	r9, r9, #4294967295
    da3c:	f0c0 808e 	bcc.w	db5c <__udivdi3+0x2e8>
    da40:	ebc3 0b0b 	rsb	fp, r3, fp
    da44:	4651      	mov	r1, sl
    da46:	4658      	mov	r0, fp
    da48:	f7fe fe82 	bl	c750 <__aeabi_uidiv>
    da4c:	4651      	mov	r1, sl
    da4e:	4604      	mov	r4, r0
    da50:	4658      	mov	r0, fp
    da52:	f7fe ffab 	bl	c9ac <__aeabi_uidivmod>
    da56:	9801      	ldr	r0, [sp, #4]
    da58:	9a00      	ldr	r2, [sp, #0]
    da5a:	fb00 f304 	mul.w	r3, r0, r4
    da5e:	fa1f fc82 	uxth.w	ip, r2
    da62:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    da66:	4293      	cmp	r3, r2
    da68:	d906      	bls.n	da78 <__udivdi3+0x204>
    da6a:	3c01      	subs	r4, #1
    da6c:	19d2      	adds	r2, r2, r7
    da6e:	d203      	bcs.n	da78 <__udivdi3+0x204>
    da70:	4293      	cmp	r3, r2
    da72:	d901      	bls.n	da78 <__udivdi3+0x204>
    da74:	19d2      	adds	r2, r2, r7
    da76:	3c01      	subs	r4, #1
    da78:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    da7c:	b2a8      	uxth	r0, r5
    da7e:	1ad2      	subs	r2, r2, r3
    da80:	0c2d      	lsrs	r5, r5, #16
    da82:	fa1f fc84 	uxth.w	ip, r4
    da86:	0c23      	lsrs	r3, r4, #16
    da88:	fb00 f70c 	mul.w	r7, r0, ip
    da8c:	fb00 fe03 	mul.w	lr, r0, r3
    da90:	fb05 e10c 	mla	r1, r5, ip, lr
    da94:	fb05 f503 	mul.w	r5, r5, r3
    da98:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    da9c:	458e      	cmp	lr, r1
    da9e:	bf88      	it	hi
    daa0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    daa4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    daa8:	42aa      	cmp	r2, r5
    daaa:	d310      	bcc.n	dace <__udivdi3+0x25a>
    daac:	b2bf      	uxth	r7, r7
    daae:	fa08 f606 	lsl.w	r6, r8, r6
    dab2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    dab6:	bf14      	ite	ne
    dab8:	f04f 0e00 	movne.w	lr, #0
    dabc:	f04f 0e01 	moveq.w	lr, #1
    dac0:	4296      	cmp	r6, r2
    dac2:	bf2c      	ite	cs
    dac4:	2600      	movcs	r6, #0
    dac6:	f00e 0601 	andcc.w	r6, lr, #1
    daca:	2e00      	cmp	r6, #0
    dacc:	d087      	beq.n	d9de <__udivdi3+0x16a>
    dace:	3c01      	subs	r4, #1
    dad0:	2600      	movs	r6, #0
    dad2:	e784      	b.n	d9de <__udivdi3+0x16a>
    dad4:	40b5      	lsls	r5, r6
    dad6:	f1c6 0120 	rsb	r1, r6, #32
    dada:	fa24 f901 	lsr.w	r9, r4, r1
    dade:	fa28 f201 	lsr.w	r2, r8, r1
    dae2:	0c2f      	lsrs	r7, r5, #16
    dae4:	40b4      	lsls	r4, r6
    dae6:	4639      	mov	r1, r7
    dae8:	4648      	mov	r0, r9
    daea:	4322      	orrs	r2, r4
    daec:	9200      	str	r2, [sp, #0]
    daee:	f7fe fe2f 	bl	c750 <__aeabi_uidiv>
    daf2:	4639      	mov	r1, r7
    daf4:	fa1f fa85 	uxth.w	sl, r5
    daf8:	4683      	mov	fp, r0
    dafa:	4648      	mov	r0, r9
    dafc:	f7fe ff56 	bl	c9ac <__aeabi_uidivmod>
    db00:	9b00      	ldr	r3, [sp, #0]
    db02:	0c1a      	lsrs	r2, r3, #16
    db04:	fb0a f30b 	mul.w	r3, sl, fp
    db08:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    db0c:	42a3      	cmp	r3, r4
    db0e:	d903      	bls.n	db18 <__udivdi3+0x2a4>
    db10:	1964      	adds	r4, r4, r5
    db12:	f10b 3bff 	add.w	fp, fp, #4294967295
    db16:	d327      	bcc.n	db68 <__udivdi3+0x2f4>
    db18:	1ae4      	subs	r4, r4, r3
    db1a:	4639      	mov	r1, r7
    db1c:	4620      	mov	r0, r4
    db1e:	f7fe fe17 	bl	c750 <__aeabi_uidiv>
    db22:	4639      	mov	r1, r7
    db24:	4681      	mov	r9, r0
    db26:	4620      	mov	r0, r4
    db28:	f7fe ff40 	bl	c9ac <__aeabi_uidivmod>
    db2c:	9800      	ldr	r0, [sp, #0]
    db2e:	fb0a f309 	mul.w	r3, sl, r9
    db32:	fa1f fc80 	uxth.w	ip, r0
    db36:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    db3a:	42a3      	cmp	r3, r4
    db3c:	d908      	bls.n	db50 <__udivdi3+0x2dc>
    db3e:	1964      	adds	r4, r4, r5
    db40:	f109 39ff 	add.w	r9, r9, #4294967295
    db44:	d204      	bcs.n	db50 <__udivdi3+0x2dc>
    db46:	42a3      	cmp	r3, r4
    db48:	bf84      	itt	hi
    db4a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    db4e:	1964      	addhi	r4, r4, r5
    db50:	fa08 f806 	lsl.w	r8, r8, r6
    db54:	1ae4      	subs	r4, r4, r3
    db56:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    db5a:	e706      	b.n	d96a <__udivdi3+0xf6>
    db5c:	455b      	cmp	r3, fp
    db5e:	bf84      	itt	hi
    db60:	f109 39ff 	addhi.w	r9, r9, #4294967295
    db64:	44bb      	addhi	fp, r7
    db66:	e76b      	b.n	da40 <__udivdi3+0x1cc>
    db68:	42a3      	cmp	r3, r4
    db6a:	bf84      	itt	hi
    db6c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    db70:	1964      	addhi	r4, r4, r5
    db72:	e7d1      	b.n	db18 <__udivdi3+0x2a4>

0000db74 <frame_size>:
    db74:	0010 0000 6143 6472 6420 7465 6365 6574     ....Card detecte
    db84:	2164 2509 2078 202c 7825 0a0d 0000 0000     d!.%x , %x......
    db94:	6143 6472 7520 6469 203a 7825 2520 2078     Card uid: %x %x 
    dba4:	7825 2520 2078 7825 2009 6863 6365 736b     %x %x %x. checks
    dbb4:	6d75 203a 7825 0a0d 0000 0000 6974 656d     um: %x......time
    dbc4:	2064 756f 0d74 0000 2c31 2c31 0d30 000a     d out...1,1,0...
    dbd4:	2c31 2c31 0d31 000a 6425 0000 6548 7061     1,1,1...%d..Heap
    dbe4:	6120 646e 7320 6174 6b63 6320 6c6f 696c      and stack colli
    dbf4:	6973 6e6f 000a 0000                         sion....

0000dbfc <g_config_reg_lut>:
    dbfc:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
    dc0c:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
    dc1c:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
    dc2c:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
    dc3c:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
    dc4c:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
    dc5c:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
    dc6c:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

0000dc7c <g_gpio_irqn_lut>:
    dc7c:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
    dc8c:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
    dc9c:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
    dcac:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

0000dcbc <C.18.2576>:
    dcbc:	0001 0000 0002 0000 0004 0000 0001 0000     ................

0000dccc <_global_impure_ptr>:
    dccc:	0028 2000 0043 0000 000a 0000               (.. C.......

0000dcd8 <basefix.3536>:
    dcd8:	000a 0001 0002 0003 0004 0005 0006 0007     ................
    dce8:	0008 0009 000a 000b 000c 000d 000e 000f     ................
    dcf8:	0010 0000 2565 646c 0000 0000               ....e%ld....

0000dd04 <blanks.3577>:
    dd04:	2020 2020 2020 2020 2020 2020 2020 2020                     

0000dd14 <zeroes.3578>:
    dd14:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
    dd24:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
    dd34:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
    dd44:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
    dd54:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
    dd64:	0030 0000                                   0...

0000dd68 <_ctype_>:
    dd68:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
    dd78:	2020 2020 2020 2020 2020 2020 2020 2020                     
    dd88:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
    dd98:	0410 0404 0404 0404 0404 1004 1010 1010     ................
    dda8:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
    ddb8:	0101 0101 0101 0101 0101 0101 1010 1010     ................
    ddc8:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
    ddd8:	0202 0202 0202 0202 0202 0202 1010 1010     ................
    dde8:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
    de6c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

0000de7c <__sf_fake_stdin>:
	...

0000de9c <__sf_fake_stdout>:
	...

0000debc <__sf_fake_stderr>:
	...

0000dedc <charset>:
    dedc:	df14 0000                                   ....

0000dee0 <lconv>:
    dee0:	df10 0000 dd34 0000 dd34 0000 dd34 0000     ....4...4...4...
    def0:	dd34 0000 dd34 0000 dd34 0000 dd34 0000     4...4...4...4...
    df00:	dd34 0000 dd34 0000 ffff ffff ffff ffff     4...4...........
    df10:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

0000df20 <__mprec_tens>:
    df20:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
    df30:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
    df40:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
    df50:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
    df60:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
    df70:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
    df80:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
    df90:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
    dfa0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
    dfb0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
    dfc0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
    dfd0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
    dfe0:	9db4 79d9 7843 44ea                         ...yCx.D

0000dfe8 <p05.2463>:
    dfe8:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

0000dff8 <__mprec_bigtens>:
    dff8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
    e008:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
    e018:	bf3c 7f73 4fdd 7515                         <.s..O.u

0000e020 <__mprec_tinytens>:
    e020:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
    e030:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
    e040:	6f43 64ac 0628 0ac8                         Co.d(...

0000e048 <tinytens>:
    e048:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
    e058:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
    e068:	6f43 64ac 0628 0e18 666e 0000 6e69 7469     Co.d(...nf..init
    e078:	0079 0000 6e61 0000                         y...an..

0000e080 <blanks.3595>:
    e080:	2020 2020 2020 2020 2020 2020 2020 2020                     

0000e090 <zeroes.3596>:
    e090:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
    e0a0:	4241 4443 4645 0000 6261 6463 6665 0000     ABCDEF..abcdef..
    e0b0:	3130 3332 3534 3736 3938 0000               0123456789..

0000e0bc <_init>:
    e0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e0be:	bf00      	nop
    e0c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    e0c2:	bc08      	pop	{r3}
    e0c4:	469e      	mov	lr, r3
    e0c6:	4770      	bx	lr

0000e0c8 <_fini>:
    e0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e0ca:	bf00      	nop
    e0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    e0ce:	bc08      	pop	{r3}
    e0d0:	469e      	mov	lr, r3
    e0d2:	4770      	bx	lr

0000e0d4 <__frame_dummy_init_array_entry>:
    e0d4:	0485 0000                                   ....

0000e0d8 <__do_global_dtors_aux_fini_array_entry>:
    e0d8:	0471 0000                                   q...
