Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: SOCMF.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SOCMF.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SOCMF"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : SOCMF
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ngc"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Ex09-12\OExp12\alu\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\alu\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\alu\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\alu\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\alu\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\alu\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\alu\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\alu\ABC32.v" into library work
Parsing module <ABC32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\Ext_32.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\ALU.vf" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\MDPath.v" into library work
Parsing module <MDPath>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\MCtrl.v" into library work
WARNING:HDLCompiler:1591 - "E:\Ex09-12\OExp12\codes\MCtrl.v" Line 3: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "E:\Ex09-12\OExp12\codes\MCtrl.v" Line 4: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "E:\Ex09-12\OExp12\codes\MCtrl.v" Line 5: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <MCtrl>.
Analyzing Verilog file "E:\Ex09-12\OExp12\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\MCPU.v" into library work
Parsing module <MCPU>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\GPIO_IO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\Display_IO.v" into library work
Parsing module <Display>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\Counter_3_IO.v" into library work
Parsing module <Counter>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "E:\Ex09-12\OExp12\codes\SOCMF.v" into library work
Parsing module <SOCMF>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SOCMF>.

Elaborating module <$unit_1>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\codes\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "E:\Ex09-12\OExp12\codes\SOCMF.v" Line 97: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\codes\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "E:\Ex09-12\OExp12\codes\SOCMF.v" Line 115: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Ex09-12\OExp12\codes\SOCMF.v" Line 116: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Ex09-12\OExp12\codes\SOCMF.v" Line 117: Assignment to blink ignored, since the identifier is never used

Elaborating module <Display>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\codes\Display_IO.v" Line 21: Empty module <Display> remains a black box.

Elaborating module <MCPU>.

Elaborating module <MCtrl>.
WARNING:HDLCompiler:1016 - "E:\Ex09-12\OExp12\codes\MDPath.v" Line 109: Port Co is not connected to this instance

Elaborating module <MDPath>.

Elaborating module <REG32>.

Elaborating module <MUX4T1_5>.

Elaborating module <MUX4T1_32>.

Elaborating module <Regs>.

Elaborating module <Ext_32>.

Elaborating module <MUX8T1_32>.

Elaborating module <ALU>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <and32>.

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:413 - "E:\Ex09-12\OExp12\alu\or_bit_32 .v" Line 25: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <or32>.

Elaborating module <ABC32>.

Elaborating module <MUX2T1_32>.
WARNING:HDLCompiler:552 - "E:\Ex09-12\OExp12\codes\MDPath.v" Line 58: Input port I3[4] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\Ex09-12\OExp12\codes\MDPath.v" Line 89: Input port I3[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\Ex09-12\OExp12\codes\MDPath.v" Line 97: Input port I5[31] is not connected on this instance
WARNING:HDLCompiler:1127 - "E:\Ex09-12\OExp12\codes\SOCMF.v" Line 141: Assignment to State ignored, since the identifier is never used

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\codes\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\codes\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <GPIO>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\codes\GPIO_IO.v" Line 21: Empty module <GPIO> remains a black box.

Elaborating module <Counter>.
WARNING:HDLCompiler:1127 - "E:\Ex09-12\OExp12\codes\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\Ex09-12\OExp12\codes\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\codes\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "E:\Ex09-12\OExp12\codes\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.
WARNING:HDLCompiler:634 - "E:\Ex09-12\OExp12\codes\SOCMF.v" Line 111: Net <Key_ready> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SOCMF>.
    Related source file is "E:\Ex09-12\OExp12\codes\SOCMF.v".
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 89: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 109: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 109: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 109: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 132: Output port <state> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 132: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 190: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 233: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\SOCMF.v" line 233: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Key_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <SOCMF> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "E:\Ex09-12\OExp12\codes\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_6_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <MCPU>.
    Related source file is "E:\Ex09-12\OExp12\codes\MCPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MCPU> synthesized.

Synthesizing Unit <MCtrl>.
    Related source file is "E:\Ex09-12\OExp12\codes\MCtrl.v".
WARNING:Xst:647 - Input <Inst_in<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 36                                             |
    | Inputs             | 18                                             |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <CPU_MIO>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcB<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcB<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcB<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSource<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSource<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemtoReg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemtoReg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_w>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCWriteCond>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_operation<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  21 Latch(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MCtrl> synthesized.

Synthesizing Unit <MDPath>.
    Related source file is "E:\Ex09-12\OExp12\codes\MDPath.v".
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'm2', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'ALU_A', is tied to GND.
WARNING:Xst:2898 - Port 'I5', unconnected in block instance 'ALU_B', is tied to GND.
WARNING:Xst:2898 - Port 'I6', unconnected in block instance 'ALU_B', is tied to GND.
WARNING:Xst:2898 - Port 'I7', unconnected in block instance 'ALU_B', is tied to GND.
INFO:Xst:3210 - "E:\Ex09-12\OExp12\codes\MDPath.v" line 109: Output port <Co> of the instance <U1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MDPath> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "E:\Ex09-12\OExp12\codes\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "E:\Ex09-12\OExp12\codes\MUX4T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "E:\Ex09-12\OExp12\codes\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "E:\Ex09-12\OExp12\codes\regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 35.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 36.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "E:\Ex09-12\OExp12\codes\Ext_32.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "E:\Ex09-12\OExp12\alu\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\Ex09-12\OExp12\ALU.vf".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "E:\Ex09-12\OExp12\alu\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "E:\Ex09-12\OExp12\alu\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "E:\Ex09-12\OExp12\alu\srl32.v".
WARNING:Xst:647 - Input <A<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit shifter logical right for signal <res> created at line 23
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <srl32> synthesized.

Synthesizing Unit <and32>.
    Related source file is "E:\Ex09-12\OExp12\alu\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "E:\Ex09-12\OExp12\alu\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "E:\Ex09-12\OExp12\alu\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <ABC32>.
    Related source file is "E:\Ex09-12\OExp12\alu\ABC32.v".
    Found 33-bit adder for signal <n0018> created at line 30.
    Found 33-bit adder for signal <n0007> created at line 30.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <ABC32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "E:\Ex09-12\OExp12\codes\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "E:\Ex09-12\OExp12\codes\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_52_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 33-bit adder                                          : 2
 33-bit subtractor                                     : 1
# Registers                                            : 12
 1-bit register                                        : 3
 24-bit register                                       : 1
 32-bit register                                       : 6
 33-bit register                                       : 1
 992-bit register                                      : 1
# Latches                                              : 21
 1-bit latch                                           : 21
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 70
 1-bit 2-to-1 multiplexer                              : 22
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ngc/SAnti_jitter.ngc>.
Reading core <ngc/SEnter_2_32.ngc>.
Reading core <ngc/Display.ngc>.
Reading core <ngc/MIO_BUS.ngc>.
Reading core <ngc/Multi_8CH32.ngc>.
Reading core <ngc/GPIO.ngc>.
Reading core <ngc/PIO.ngc>.
Reading core <RAM_B.ngc>.
Reading core <ngc/Seg7_Dev.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <Display> for timing and area information for instance <U6>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <GPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1190
 Flip-Flops                                            : 1190
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 133
 1-bit 2-to-1 multiplexer                              : 87
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/m1/FSM_0> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00011 | 00011
 01011 | 01011
 01001 | 01001
 00010 | 00010
 00110 | 00110
 00111 | 00111
 00100 | 00100
 00101 | 00101
 01000 | 01000
 01010 | 01010
 11111 | 11111
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
-------------------

Optimizing unit <REG32> ...

Optimizing unit <SOCMF> ...

Optimizing unit <MDPath> ...

Optimizing unit <ALU> ...

Optimizing unit <Regs> ...

Optimizing unit <MCtrl> ...

Optimizing unit <Counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SOCMF, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <P7SEG/sh_clk> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/S_0> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/S_0_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/sh_clk> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/sh_clk_1> 
INFO:Xst:2260 - The FF/Latch <P7SEG/S_0> in Unit <U6> is equivalent to the following FF/Latch : <P7SEG/S_0_1> 
FlipFlop U1/m2/m0/Q_16 has been replicated 1 time(s)
FlipFlop U1/m2/m0/Q_17 has been replicated 1 time(s)
FlipFlop U1/m2/m0/Q_20 has been replicated 1 time(s)
FlipFlop U1/m2/m0/Q_21 has been replicated 1 time(s)
FlipFlop U1/m2/m0/Q_22 has been replicated 1 time(s)
FlipFlop U1/m2/m0/Q_25 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1233
 Flip-Flops                                            : 1233

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SOCMF.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4076
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 4
#      INV                         : 99
#      LUT1                        : 97
#      LUT2                        : 50
#      LUT3                        : 1273
#      LUT4                        : 182
#      LUT5                        : 489
#      LUT6                        : 1103
#      MUXCY                       : 195
#      MUXF7                       : 97
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XORCY                       : 166
# FlipFlops/Latches                : 1660
#      FD                          : 191
#      FDC                         : 106
#      FDCE                        : 1064
#      FDCE_1                      : 22
#      FDE                         : 101
#      FDE_1                       : 118
#      FDPE_1                      : 6
#      FDR                         : 2
#      FDRE                        : 29
#      LD                          : 21
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1660  out of  202800     0%  
 Number of Slice LUTs:                 3293  out of  101400     3%  
    Number used as Logic:              3293  out of  101400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3527
   Number with an unused Flip Flop:    1867  out of   3527    52%  
   Number with an unused LUT:           234  out of   3527     6%  
   Number of fully used LUT-FF pairs:  1426  out of   3527    40%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)         | Load  |
-----------------------------------------------------------------------+-------------------------------+-------+
clk_100mhz                                                             | BUFGP                         | 194   |
Clk_CPU(U8/Mmux_Clk_CPU11:O)                                           | BUFG(*)(U1/m2/m0/Q_31)        | 1131  |
U1/m1/state[4]_GND_26_o_Mux_125_o(U1/m1/state[4]_GND_26_o_Mux_125_o2:O)| BUFG(*)(U1/m1/ALU_operation_0)| 21    |
U8/clkdiv_6                                                            | BUFG                          | 35    |
IO_clk(IO_clk1:O)                                                      | BUFG(*)(U10/counter_Ctrl_2)   | 154   |
U9/clk1                                                                | BUFG                          | 41    |
M4/push(M4/push1:O)                                                    | NONE(*)(M4/state_0)           | 3     |
U6/P7SEG/sh_clk                                                        | BUFG                          | 65    |
U7/ledclk                                                              | NONE(U7/P7SEG/Q_16)           | 17    |
-----------------------------------------------------------------------+-------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.830ns (Maximum Frequency: 171.515MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 7.323ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 2.195ns (frequency: 455.633MHz)
  Total number of paths / destination ports: 6168 / 262
-------------------------------------------------------------------------
Delay:               2.195ns (Levels of Logic = 8)
  Source:            U9/sw_temp_2 (FF)
  Destination:       U9/SW_OK_0 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: U9/sw_temp_2 to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.495  sw_temp_2 (sw_temp<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.195ns (0.800ns logic, 1.395ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 5.830ns (frequency: 171.515MHz)
  Total number of paths / destination ports: 5822183 / 2123
-------------------------------------------------------------------------
Delay:               5.830ns (Levels of Logic = 11)
  Source:            U1/m2/U2/register_31_253 (FF)
  Destination:       U1/m2/t0/Q_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/m2/U2/register_31_253 to U1/m2/t0/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  U1/m2/U2/register_31_253 (U1/m2/U2/register_31_253)
     LUT6:I0->O            1   0.043   0.522  U1/m2/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_864 (U1/m2/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_864)
     LUT6:I2->O            2   0.043   0.410  U1/m2/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_321 (U1/m2/U2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_321)
     LUT6:I4->O           13   0.043   0.671  U1/m2/ALU_B/Mmux_o221 (U1/m2/B<29>)
     LUT5:I0->O            2   0.043   0.500  U1/m2/U1/Sh291 (U1/m2/U1/Sh29)
     LUT5:I2->O            2   0.043   0.355  U1/m2/U1/Sh531 (U1/m2/U1/Sh53)
     LUT6:I5->O            1   0.043   0.350  U1/m2/U1/XLXI_15/Mmux_o284 (U1/m2/U1/XLXI_15/Mmux_o283)
     LUT6:I5->O            3   0.043   0.507  U1/m2/U1/XLXI_15/Mmux_o286 (U1/m2/res<5>)
     LUT4:I1->O            1   0.043   0.350  U1/m2/U1/XLXI_13/A[31]_GND_45_o_equal_1_o<31>3_SW0_SW0_SW0_SW0_SW0_SW0 (N337)
     LUT6:I5->O            1   0.043   0.350  U1/m2/U1/XLXI_13/A[31]_GND_45_o_equal_1_o<31>4 (U1/m2/U1/XLXI_13/A[31]_GND_45_o_equal_1_o<31>3)
     LUT6:I5->O           32   0.043   0.480  U1/m2/choose1 (U1/m2/choose)
     LUT3:I2->O            1   0.043   0.000  U1/m2/t0/Q_31_rstpot (U1/m2/t0/Q_31_rstpot)
     FDC:D                    -0.000          U1/m2/t0/Q_31
    ----------------------------------------
    Total                      5.830ns (0.709ns logic, 5.121ns route)
                                       (12.2% logic, 87.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_6'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_6 rising
  Destination Clock: U8/clkdiv_6 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_52_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_52_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IO_clk'
  Clock period: 2.660ns (frequency: 375.981MHz)
  Total number of paths / destination ports: 85 / 40
-------------------------------------------------------------------------
Delay:               1.330ns (Levels of Logic = 2)
  Source:            U7/counter_set_1 (FF)
  Destination:       U10/counter0_Lock_31 (FF)
  Source Clock:      IO_clk falling
  Destination Clock: IO_clk rising

  Data Path: U7/counter_set_1 to U10/counter0_Lock_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.240   0.417  counter_set_1 (counter_set<1>)
     end scope: 'U7:counter_set<1>'
     LUT3:I1->O           32   0.043   0.469  U10/_n0093<1>11 (U10/_n0093<1>1)
     FDCE:CE                   0.161          U10/counter0_Lock_0
    ----------------------------------------
    Total                      1.330ns (0.444ns logic, 0.886ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U6/P7SEG/sh_clk'
  Clock period: 0.700ns (frequency: 1428.469MHz)
  Total number of paths / destination ports: 128 / 65
-------------------------------------------------------------------------
Delay:               0.700ns (Levels of Logic = 1)
  Source:            U6/P7SEG/Q_63 (FF)
  Destination:       U6/P7SEG/Q_62 (FF)
  Source Clock:      U6/P7SEG/sh_clk falling
  Destination Clock: U6/P7SEG/sh_clk falling

  Data Path: U6/P7SEG/Q_63 to U6/P7SEG/Q_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.240   0.417  P7SEG/Q_63 (P7SEG/Q<63>)
     LUT5:I3->O            1   0.043   0.000  P7SEG/mux12312 (P7SEG/S1_GND_13_o_wide_mux_1_OUT<62>)
     FDE_1:D                  -0.000          P7SEG/Q_62
    ----------------------------------------
    Total                      0.700ns (0.283ns logic, 0.417ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U7/ledclk'
  Clock period: 0.700ns (frequency: 1428.469MHz)
  Total number of paths / destination ports: 32 / 17
-------------------------------------------------------------------------
Delay:               0.700ns (Levels of Logic = 1)
  Source:            U7/P7SEG/Q_14 (FF)
  Destination:       U7/P7SEG/Q_15 (FF)
  Source Clock:      U7/ledclk falling
  Destination Clock: U7/ledclk falling

  Data Path: U7/P7SEG/Q_14 to U7/P7SEG/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.240   0.417  P7SEG/Q_14 (P7SEG/Q<14>)
     LUT5:I3->O            1   0.043   0.000  P7SEG/mux2311 (P7SEG/S1_PData[15]_wide_mux_1_OUT<15>)
     FDE_1:D                  -0.000          P7SEG/Q_15
    ----------------------------------------
    Total                      0.700ns (0.283ns logic, 0.417ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: K_COL<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 4848 / 15
-------------------------------------------------------------------------
Offset:              5.453ns (Levels of Logic = 15)
  Source:            U9/SW_OK_5 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U9/SW_OK_5 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            100   0.236   0.547  SW_OK_5 (SW_OK<5>)
     end scope: 'U9:SW_OK<5>'
     begin scope: 'U4:SW<5>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus281 (Cpu_data4bus<5>)
     end scope: 'U4:Cpu_data4bus<5>'
     begin scope: 'U5:data6<5>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.483  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     begin scope: 'U61:Hexs<5>'
     LUT6:I4->O            1   0.043   0.000  M2/Mmux_Hexo_41 (M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  M2/Mmux_Hexo_2_f7_0 (Hex<1>)
     INV:I->O              8   0.054   0.642  M1/XLXI_3 (M1/XLXN_62)
     AND3:I1->O            1   0.043   0.613  M1/XLXI_35 (M1/XLXN_172)
     OR3:I0->O             1   0.043   0.603  M1/XLXI_36 (M1/XLXN_212)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_51 (SEG_TXT<4>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o5 (SEGMENT<4>)
     end scope: 'U61:SEGMENT<4>'
     OBUF:I->O                 0.000          SEGMENT_4_OBUF (SEGMENT<4>)
    ----------------------------------------
    Total                      5.453ns (0.945ns logic, 4.508ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IO_clk'
  Total number of paths / destination ports: 1086 / 18
-------------------------------------------------------------------------
Offset:              5.448ns (Levels of Logic = 15)
  Source:            U7/LED_8 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      IO_clk falling

  Data Path: U7/LED_8 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.240   0.410  LED_8 (LED_out<8>)
     end scope: 'U7:LED_out<8>'
     begin scope: 'U4:led_out<8>'
     LUT6:I4->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.448ns (0.951ns logic, 4.497ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/m1/state[4]_GND_26_o_Mux_125_o'
  Total number of paths / destination ports: 12960 / 8
-------------------------------------------------------------------------
Offset:              7.323ns (Levels of Logic = 16)
  Source:            U1/m1/CPU_MIO (LATCH)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U1/m1/state[4]_GND_26_o_Mux_125_o falling

  Data Path: U1/m1/CPU_MIO to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.330   0.625  U1/m1/CPU_MIO (U1/m1/CPU_MIO)
     LUT3:I0->O           82   0.043   0.742  U1/m2/m8/Mmux_o251 (Addr_out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.323ns (1.127ns logic, 6.196ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_6'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              5.573ns (Levels of Logic = 14)
  Source:            U10/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/clkdiv_6 rising

  Data Path: U10/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  U10/counter0_24 (U10/counter0_24)
     begin scope: 'U4:counter_out<24>'
     LUT6:I2->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.573ns (0.947ns logic, 4.626ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 64754 / 8
-------------------------------------------------------------------------
Offset:              7.044ns (Levels of Logic = 16)
  Source:            U1/m2/t0/Q_31 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U1/m2/t0/Q_31 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.236   0.439  U1/m2/t0/Q_31 (U1/m2/t0/Q_31)
     LUT3:I1->O           82   0.043   0.742  U1/m2/m8/Mmux_o251 (Addr_out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.044ns (1.033ns logic, 6.011ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U6/P7SEG/sh_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.584ns (Levels of Logic = 2)
  Source:            U6/P7SEG/Q_0 (FF)
  Destination:       SEGDT (PAD)
  Source Clock:      U6/P7SEG/sh_clk falling

  Data Path: U6/P7SEG/Q_0 to SEGDT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.240   0.344  P7SEG/Q_0 (segsout)
     end scope: 'U6:segsout'
     OBUF:I->O                 0.000          SEGDT_OBUF (SEGDT)
    ----------------------------------------
    Total                      0.584ns (0.240ns logic, 0.344ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U7/ledclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.584ns (Levels of Logic = 2)
  Source:            U7/P7SEG/Q_16 (FF)
  Destination:       LEDDT (PAD)
  Source Clock:      U7/ledclk falling

  Data Path: U7/P7SEG/Q_16 to LEDDT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.240   0.344  P7SEG/Q_16 (ledsout)
     end scope: 'U7:ledsout'
     OBUF:I->O                 0.000          LEDDT_OBUF (LEDDT)
    ----------------------------------------
    Total                      0.584ns (0.240ns logic, 0.344ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
Clk_CPU                          |    5.830|         |         |         |
IO_clk                           |         |    0.693|         |         |
U1/m1/state[4]_GND_26_o_Mux_125_o|         |    5.626|         |         |
U8/clkdiv_6                      |    0.824|         |         |         |
clk_100mhz                       |    1.082|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock IO_clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
Clk_CPU                          |    3.469|         |    2.554|         |
IO_clk                           |    0.921|    1.330|         |         |
U1/m1/state[4]_GND_26_o_Mux_125_o|         |    2.881|    2.834|         |
U7/ledclk                        |         |    2.352|         |         |
U8/clkdiv_6                      |    1.382|         |         |         |
clk_100mhz                       |    1.475|         |    1.543|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.818|         |         |         |
clk_100mhz     |    1.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/m1/state[4]_GND_26_o_Mux_125_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    1.971|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U6/P7SEG/sh_clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
Clk_CPU                          |         |         |    6.551|         |
IO_clk                           |         |         |    4.956|         |
U1/m1/state[4]_GND_26_o_Mux_125_o|         |         |    6.831|         |
U6/P7SEG/sh_clk                  |         |         |    0.700|         |
U8/clkdiv_6                      |         |         |    5.081|         |
clk_100mhz                       |         |         |    5.080|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U7/ledclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |         |         |    1.376|         |
U7/ledclk      |         |         |    0.700|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |    2.133|         |         |         |
U8/clkdiv_6    |    2.221|         |         |         |
clk_100mhz     |    1.620|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.928|         |         |         |
U6/P7SEG/sh_clk|         |    2.068|         |         |
U9/clk1        |    1.094|         |         |         |
clk_100mhz     |    2.195|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.75 secs
 
--> 

Total memory usage is 4676300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  106 (   0 filtered)
Number of infos    :   15 (   0 filtered)

