Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/test_cpu_isim_beh.exe -prj C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/test_cpu_beh.prj work.test_cpu work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" into library work
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 17: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 18: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 19: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 20: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 21: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 22: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/decoder.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/alu.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/cpu.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/test_cpu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/cpu.v" Line 54: Target <tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 17: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 18: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 19: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 20: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 21: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/memory.v" Line 22: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module memory
Compiling module decoder
Compiling module alu
Compiling module cpu
Compiling module test_cpu
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/student/Desktop/lab/lab09_skel/lab09_skel/test_cpu_isim_beh.exe
Fuse Memory Usage: 28620 KB
Fuse CPU Usage: 671 ms
