#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2145f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2114320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x211ba90 .functor NOT 1, L_0x2171cc0, C4<0>, C4<0>, C4<0>;
L_0x2171aa0 .functor XOR 2, L_0x2171940, L_0x2171a00, C4<00>, C4<00>;
L_0x2171bb0 .functor XOR 2, L_0x2171aa0, L_0x2171b10, C4<00>, C4<00>;
v0x216e3a0_0 .net *"_ivl_10", 1 0, L_0x2171b10;  1 drivers
v0x216e4a0_0 .net *"_ivl_12", 1 0, L_0x2171bb0;  1 drivers
v0x216e580_0 .net *"_ivl_2", 1 0, L_0x2171880;  1 drivers
v0x216e640_0 .net *"_ivl_4", 1 0, L_0x2171940;  1 drivers
v0x216e720_0 .net *"_ivl_6", 1 0, L_0x2171a00;  1 drivers
v0x216e850_0 .net *"_ivl_8", 1 0, L_0x2171aa0;  1 drivers
v0x216e930_0 .net "a", 0 0, v0x216c2e0_0;  1 drivers
v0x216e9d0_0 .net "b", 0 0, v0x216c380_0;  1 drivers
v0x216ea70_0 .net "c", 0 0, v0x216c420_0;  1 drivers
v0x216eb10_0 .var "clk", 0 0;
v0x216ebb0_0 .net "d", 0 0, v0x216c560_0;  1 drivers
v0x216ec50_0 .net "out_pos_dut", 0 0, L_0x21716f0;  1 drivers
v0x216ecf0_0 .net "out_pos_ref", 0 0, L_0x2170330;  1 drivers
v0x216ed90_0 .net "out_sop_dut", 0 0, L_0x2170ba0;  1 drivers
v0x216ee30_0 .net "out_sop_ref", 0 0, L_0x2147450;  1 drivers
v0x216eed0_0 .var/2u "stats1", 223 0;
v0x216ef70_0 .var/2u "strobe", 0 0;
v0x216f120_0 .net "tb_match", 0 0, L_0x2171cc0;  1 drivers
v0x216f1f0_0 .net "tb_mismatch", 0 0, L_0x211ba90;  1 drivers
v0x216f290_0 .net "wavedrom_enable", 0 0, v0x216c830_0;  1 drivers
v0x216f360_0 .net "wavedrom_title", 511 0, v0x216c8d0_0;  1 drivers
L_0x2171880 .concat [ 1 1 0 0], L_0x2170330, L_0x2147450;
L_0x2171940 .concat [ 1 1 0 0], L_0x2170330, L_0x2147450;
L_0x2171a00 .concat [ 1 1 0 0], L_0x21716f0, L_0x2170ba0;
L_0x2171b10 .concat [ 1 1 0 0], L_0x2170330, L_0x2147450;
L_0x2171cc0 .cmp/eeq 2, L_0x2171880, L_0x2171bb0;
S_0x21187c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2114320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x211be70 .functor AND 1, v0x216c420_0, v0x216c560_0, C4<1>, C4<1>;
L_0x211c250 .functor NOT 1, v0x216c2e0_0, C4<0>, C4<0>, C4<0>;
L_0x211c630 .functor NOT 1, v0x216c380_0, C4<0>, C4<0>, C4<0>;
L_0x211c8b0 .functor AND 1, L_0x211c250, L_0x211c630, C4<1>, C4<1>;
L_0x2133990 .functor AND 1, L_0x211c8b0, v0x216c420_0, C4<1>, C4<1>;
L_0x2147450 .functor OR 1, L_0x211be70, L_0x2133990, C4<0>, C4<0>;
L_0x216f7b0 .functor NOT 1, v0x216c380_0, C4<0>, C4<0>, C4<0>;
L_0x216f820 .functor OR 1, L_0x216f7b0, v0x216c560_0, C4<0>, C4<0>;
L_0x216f930 .functor AND 1, v0x216c420_0, L_0x216f820, C4<1>, C4<1>;
L_0x216f9f0 .functor NOT 1, v0x216c2e0_0, C4<0>, C4<0>, C4<0>;
L_0x216fac0 .functor OR 1, L_0x216f9f0, v0x216c380_0, C4<0>, C4<0>;
L_0x216fb30 .functor AND 1, L_0x216f930, L_0x216fac0, C4<1>, C4<1>;
L_0x216fcb0 .functor NOT 1, v0x216c380_0, C4<0>, C4<0>, C4<0>;
L_0x216fd20 .functor OR 1, L_0x216fcb0, v0x216c560_0, C4<0>, C4<0>;
L_0x216fc40 .functor AND 1, v0x216c420_0, L_0x216fd20, C4<1>, C4<1>;
L_0x216feb0 .functor NOT 1, v0x216c2e0_0, C4<0>, C4<0>, C4<0>;
L_0x216ffb0 .functor OR 1, L_0x216feb0, v0x216c560_0, C4<0>, C4<0>;
L_0x2170070 .functor AND 1, L_0x216fc40, L_0x216ffb0, C4<1>, C4<1>;
L_0x2170220 .functor XNOR 1, L_0x216fb30, L_0x2170070, C4<0>, C4<0>;
v0x211b3c0_0 .net *"_ivl_0", 0 0, L_0x211be70;  1 drivers
v0x211b7c0_0 .net *"_ivl_12", 0 0, L_0x216f7b0;  1 drivers
v0x211bba0_0 .net *"_ivl_14", 0 0, L_0x216f820;  1 drivers
v0x211bf80_0 .net *"_ivl_16", 0 0, L_0x216f930;  1 drivers
v0x211c360_0 .net *"_ivl_18", 0 0, L_0x216f9f0;  1 drivers
v0x211c740_0 .net *"_ivl_2", 0 0, L_0x211c250;  1 drivers
v0x211c9c0_0 .net *"_ivl_20", 0 0, L_0x216fac0;  1 drivers
v0x216a850_0 .net *"_ivl_24", 0 0, L_0x216fcb0;  1 drivers
v0x216a930_0 .net *"_ivl_26", 0 0, L_0x216fd20;  1 drivers
v0x216aa10_0 .net *"_ivl_28", 0 0, L_0x216fc40;  1 drivers
v0x216aaf0_0 .net *"_ivl_30", 0 0, L_0x216feb0;  1 drivers
v0x216abd0_0 .net *"_ivl_32", 0 0, L_0x216ffb0;  1 drivers
v0x216acb0_0 .net *"_ivl_36", 0 0, L_0x2170220;  1 drivers
L_0x7ff604350018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x216ad70_0 .net *"_ivl_38", 0 0, L_0x7ff604350018;  1 drivers
v0x216ae50_0 .net *"_ivl_4", 0 0, L_0x211c630;  1 drivers
v0x216af30_0 .net *"_ivl_6", 0 0, L_0x211c8b0;  1 drivers
v0x216b010_0 .net *"_ivl_8", 0 0, L_0x2133990;  1 drivers
v0x216b0f0_0 .net "a", 0 0, v0x216c2e0_0;  alias, 1 drivers
v0x216b1b0_0 .net "b", 0 0, v0x216c380_0;  alias, 1 drivers
v0x216b270_0 .net "c", 0 0, v0x216c420_0;  alias, 1 drivers
v0x216b330_0 .net "d", 0 0, v0x216c560_0;  alias, 1 drivers
v0x216b3f0_0 .net "out_pos", 0 0, L_0x2170330;  alias, 1 drivers
v0x216b4b0_0 .net "out_sop", 0 0, L_0x2147450;  alias, 1 drivers
v0x216b570_0 .net "pos0", 0 0, L_0x216fb30;  1 drivers
v0x216b630_0 .net "pos1", 0 0, L_0x2170070;  1 drivers
L_0x2170330 .functor MUXZ 1, L_0x7ff604350018, L_0x216fb30, L_0x2170220, C4<>;
S_0x216b7b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2114320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x216c2e0_0 .var "a", 0 0;
v0x216c380_0 .var "b", 0 0;
v0x216c420_0 .var "c", 0 0;
v0x216c4c0_0 .net "clk", 0 0, v0x216eb10_0;  1 drivers
v0x216c560_0 .var "d", 0 0;
v0x216c650_0 .var/2u "fail", 0 0;
v0x216c6f0_0 .var/2u "fail1", 0 0;
v0x216c790_0 .net "tb_match", 0 0, L_0x2171cc0;  alias, 1 drivers
v0x216c830_0 .var "wavedrom_enable", 0 0;
v0x216c8d0_0 .var "wavedrom_title", 511 0;
E_0x2127350/0 .event negedge, v0x216c4c0_0;
E_0x2127350/1 .event posedge, v0x216c4c0_0;
E_0x2127350 .event/or E_0x2127350/0, E_0x2127350/1;
S_0x216bae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x216b7b0;
 .timescale -12 -12;
v0x216bd20_0 .var/2s "i", 31 0;
E_0x21271f0 .event posedge, v0x216c4c0_0;
S_0x216be20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x216b7b0;
 .timescale -12 -12;
v0x216c020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x216c100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x216b7b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x216cab0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2114320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21704e0 .functor AND 1, v0x216c420_0, v0x216c560_0, C4<1>, C4<1>;
L_0x2170790 .functor NOT 1, v0x216c2e0_0, C4<0>, C4<0>, C4<0>;
L_0x2170820 .functor NOT 1, v0x216c380_0, C4<0>, C4<0>, C4<0>;
L_0x21709a0 .functor AND 1, L_0x2170790, L_0x2170820, C4<1>, C4<1>;
L_0x2170ae0 .functor AND 1, L_0x21709a0, v0x216c420_0, C4<1>, C4<1>;
L_0x2170ba0 .functor OR 1, L_0x21704e0, L_0x2170ae0, C4<0>, C4<0>;
L_0x2170d40 .functor NOT 1, v0x216c380_0, C4<0>, C4<0>, C4<0>;
L_0x2170db0 .functor OR 1, L_0x2170d40, v0x216c560_0, C4<0>, C4<0>;
L_0x2170ec0 .functor AND 1, v0x216c420_0, L_0x2170db0, C4<1>, C4<1>;
L_0x2170f80 .functor NOT 1, v0x216c2e0_0, C4<0>, C4<0>, C4<0>;
L_0x2171160 .functor OR 1, L_0x2170f80, v0x216c380_0, C4<0>, C4<0>;
L_0x21711d0 .functor AND 1, L_0x2170ec0, L_0x2171160, C4<1>, C4<1>;
L_0x2171350 .functor NOT 1, v0x216c2e0_0, C4<0>, C4<0>, C4<0>;
L_0x21713c0 .functor OR 1, L_0x2171350, v0x216c560_0, C4<0>, C4<0>;
L_0x21712e0 .functor AND 1, v0x216c420_0, L_0x21713c0, C4<1>, C4<1>;
L_0x2171550 .functor XNOR 1, L_0x21711d0, L_0x21712e0, C4<0>, C4<0>;
v0x216cc70_0 .net *"_ivl_12", 0 0, L_0x2170d40;  1 drivers
v0x216cd50_0 .net *"_ivl_14", 0 0, L_0x2170db0;  1 drivers
v0x216ce30_0 .net *"_ivl_16", 0 0, L_0x2170ec0;  1 drivers
v0x216cf20_0 .net *"_ivl_18", 0 0, L_0x2170f80;  1 drivers
v0x216d000_0 .net *"_ivl_2", 0 0, L_0x2170790;  1 drivers
v0x216d130_0 .net *"_ivl_20", 0 0, L_0x2171160;  1 drivers
v0x216d210_0 .net *"_ivl_24", 0 0, L_0x2171350;  1 drivers
v0x216d2f0_0 .net *"_ivl_26", 0 0, L_0x21713c0;  1 drivers
v0x216d3d0_0 .net *"_ivl_30", 0 0, L_0x2171550;  1 drivers
L_0x7ff604350060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x216d520_0 .net *"_ivl_32", 0 0, L_0x7ff604350060;  1 drivers
v0x216d600_0 .net *"_ivl_4", 0 0, L_0x2170820;  1 drivers
v0x216d6e0_0 .net *"_ivl_6", 0 0, L_0x21709a0;  1 drivers
v0x216d7c0_0 .net "a", 0 0, v0x216c2e0_0;  alias, 1 drivers
v0x216d860_0 .net "b", 0 0, v0x216c380_0;  alias, 1 drivers
v0x216d950_0 .net "c", 0 0, v0x216c420_0;  alias, 1 drivers
v0x216da40_0 .net "d", 0 0, v0x216c560_0;  alias, 1 drivers
v0x216db30_0 .net "out_pos", 0 0, L_0x21716f0;  alias, 1 drivers
v0x216dd00_0 .net "out_sop", 0 0, L_0x2170ba0;  alias, 1 drivers
v0x216ddc0_0 .net "pos0", 0 0, L_0x21711d0;  1 drivers
v0x216de80_0 .net "pos1", 0 0, L_0x21712e0;  1 drivers
v0x216df40_0 .net "sop_term1", 0 0, L_0x21704e0;  1 drivers
v0x216e000_0 .net "sop_term2", 0 0, L_0x2170ae0;  1 drivers
L_0x21716f0 .functor MUXZ 1, L_0x7ff604350060, L_0x21711d0, L_0x2171550, C4<>;
S_0x216e180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2114320;
 .timescale -12 -12;
E_0x21109f0 .event anyedge, v0x216ef70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x216ef70_0;
    %nor/r;
    %assign/vec4 v0x216ef70_0, 0;
    %wait E_0x21109f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x216b7b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216c650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216c6f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x216b7b0;
T_4 ;
    %wait E_0x2127350;
    %load/vec4 v0x216c790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216c650_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x216b7b0;
T_5 ;
    %wait E_0x21271f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %wait E_0x21271f0;
    %load/vec4 v0x216c650_0;
    %store/vec4 v0x216c6f0_0, 0, 1;
    %fork t_1, S_0x216bae0;
    %jmp t_0;
    .scope S_0x216bae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x216bd20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x216bd20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x21271f0;
    %load/vec4 v0x216bd20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x216bd20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x216bd20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x216b7b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2127350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x216c560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216c380_0, 0;
    %assign/vec4 v0x216c2e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x216c650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x216c6f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2114320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216eb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216ef70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2114320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x216eb10_0;
    %inv;
    %store/vec4 v0x216eb10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2114320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x216c4c0_0, v0x216f1f0_0, v0x216e930_0, v0x216e9d0_0, v0x216ea70_0, v0x216ebb0_0, v0x216ee30_0, v0x216ed90_0, v0x216ecf0_0, v0x216ec50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2114320;
T_9 ;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2114320;
T_10 ;
    %wait E_0x2127350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x216eed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x216eed0_0, 4, 32;
    %load/vec4 v0x216f120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x216eed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x216eed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x216eed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x216ee30_0;
    %load/vec4 v0x216ee30_0;
    %load/vec4 v0x216ed90_0;
    %xor;
    %load/vec4 v0x216ee30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x216eed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x216eed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x216ecf0_0;
    %load/vec4 v0x216ecf0_0;
    %load/vec4 v0x216ec50_0;
    %xor;
    %load/vec4 v0x216ecf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x216eed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x216eed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x216eed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/machine/ece241_2013_q2/iter0/response1/top_module.sv";
