// Seed: 3085496956
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  tri1  id_3
    , id_6,
    input  wire  id_4
);
  assign id_6 = id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wand  id_3,
    output uwire id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input uwire id_0,
    output tri1 id_1,
    input wor id_2,
    output wor id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri0 id_8,
    output tri id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_7
  );
endmodule
