Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May  7 10:34:00 2025
| Host         : MAPNitro5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chronoscore_timing_summary_routed.rpt -pb chronoscore_timing_summary_routed.pb -rpx chronoscore_timing_summary_routed.rpx -warn_on_violation
| Design       : chronoscore
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert              4           
TIMING-16  Warning   Large setup violation                     12          
TIMING-20  Warning   Non-clocked latch                         2           
XDCH-2     Warning   Same min and max delay values on IO port  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U2/REG1_L2/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U2/REG1_V2/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U2/REG2_L/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U2/REG2_V/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.509      -85.459                     12                  239        0.122        0.000                      0                  239        4.500        0.000                       0                   111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK               -9.509      -85.459                     12                  239        0.122        0.000                      0                  239        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           12  Failing Endpoints,  Worst Slack       -9.509ns,  Total Violation      -85.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.509ns  (required time - arrival time)
  Source:                 TEST
                            (input port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 5.088ns (53.710%)  route 4.385ns (46.290%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
                         input delay                  5.000     5.000    
    V16                                               0.000     5.000 r  TEST (IN)
                         net (fo=0)                   0.000     5.000    TEST
    V16                  IBUF (Prop_ibuf_I_O)         1.461     6.461 r  TEST_IBUF_inst/O
                         net (fo=4, routed)           2.524     8.986    U4/U2/TEST_IBUF
    SLICE_X59Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.110 r  U4/U2/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861    10.971    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.473 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.473    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -14.473    
  -------------------------------------------------------------------
                         slack                                 -9.509    

Slack (VIOLATED) :        -9.376ns  (required time - arrival time)
  Source:                 TEST
                            (input port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 5.084ns (54.433%)  route 4.256ns (45.567%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
                         input delay                  5.000     5.000    
    V16                                               0.000     5.000 r  TEST (IN)
                         net (fo=0)                   0.000     5.000    TEST
    V16                  IBUF (Prop_ibuf_I_O)         1.461     6.461 r  TEST_IBUF_inst/O
                         net (fo=4, routed)           2.537     8.998    U4/U2/TEST_IBUF
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.124     9.122 r  U4/U2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.720    10.842    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.341 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.341    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                                 -9.376    

Slack (VIOLATED) :        -9.363ns  (required time - arrival time)
  Source:                 TEST
                            (input port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 5.108ns (54.765%)  route 4.219ns (45.235%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
                         input delay                  5.000     5.000    
    V16                                               0.000     5.000 r  TEST (IN)
                         net (fo=0)                   0.000     5.000    TEST
    V16                  IBUF (Prop_ibuf_I_O)         1.461     6.461 r  TEST_IBUF_inst/O
                         net (fo=4, routed)           2.532     8.993    U4/U2/TEST_IBUF
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.117 r  U4/U2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.688    10.805    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.328 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.328    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 -9.363    

Slack (VIOLATED) :        -9.198ns  (required time - arrival time)
  Source:                 TEST
                            (input port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 5.096ns (55.612%)  route 4.067ns (44.388%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
                         input delay                  5.000     5.000    
    V16                                               0.000     5.000 r  TEST (IN)
                         net (fo=0)                   0.000     5.000    TEST
    V16                  IBUF (Prop_ibuf_I_O)         1.461     6.461 r  TEST_IBUF_inst/O
                         net (fo=4, routed)           2.350     8.811    U4/U2/TEST_IBUF
    SLICE_X58Y24         LUT3 (Prop_lut3_I2_O)        0.124     8.935 r  U4/U2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.717    10.653    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.163 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.163    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                 -9.198    

Slack (VIOLATED) :        -6.451ns  (required time - arrival time)
  Source:                 U4/U7/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[7]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 4.089ns (65.150%)  route 2.187ns (34.850%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.619     5.140    U4/U7/GCLK_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  U4/U7/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  U4/U7/Q_reg[7]/Q
                         net (fo=1, routed)           2.187     7.746    LEDS_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.670    11.416 r  LEDS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.416    LEDS[7]
    V7                                                                r  LEDS[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                 -6.451    

Slack (VIOLATED) :        -6.033ns  (required time - arrival time)
  Source:                 U4/U7/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 3.992ns (68.290%)  route 1.853ns (31.710%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.631     5.152    U4/U7/GCLK_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  U4/U7/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  U4/U7/Q_reg[3]/Q
                         net (fo=1, routed)           1.853     7.462    LEDS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.997 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.997    LEDS[3]
    V8                                                                r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                 -6.033    

Slack (VIOLATED) :        -6.032ns  (required time - arrival time)
  Source:                 U4/U7/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 4.125ns (70.592%)  route 1.719ns (29.408%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.631     5.152    U4/U7/GCLK_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  U4/U7/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  U4/U7/Q_reg[6]/Q
                         net (fo=1, routed)           1.719     7.290    LEDS_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.706    10.996 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.996    LEDS[6]
    U7                                                                r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                 -6.032    

Slack (VIOLATED) :        -6.004ns  (required time - arrival time)
  Source:                 U4/U7/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 3.967ns (68.154%)  route 1.853ns (31.846%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.627     5.148    U4/U7/GCLK_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  U4/U7/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  U4/U7/Q_reg[0]/Q
                         net (fo=1, routed)           1.853     7.458    LEDS_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.968 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.968    LEDS[0]
    W7                                                                r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                 -6.004    

Slack (VIOLATED) :        -5.963ns  (required time - arrival time)
  Source:                 U4/U7/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 4.111ns (71.154%)  route 1.667ns (28.846%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.150    U4/U7/GCLK_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  U4/U7/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  U4/U7/Q_reg[4]/Q
                         net (fo=1, routed)           1.667     7.236    LEDS_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.692    10.928 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.928    LEDS[4]
    U5                                                                r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                 -5.963    

Slack (VIOLATED) :        -5.952ns  (required time - arrival time)
  Source:                 U4/U7/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 4.098ns (71.047%)  route 1.670ns (28.953%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.627     5.148    U4/U7/GCLK_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  U4/U7/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  U4/U7/Q_reg[5]/Q
                         net (fo=1, routed)           1.670     7.237    LEDS_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    10.917 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.917    LEDS[5]
    V5                                                                r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                 -5.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U2/REG1_L1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/REG1_L2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.443    U2/REG1_L1/GCLK_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  U2/REG1_L1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U2/REG1_L1/Q_reg/Q
                         net (fo=1, routed)           0.056     1.640    U2/REG1_L2/Q_reg_2
    SLICE_X55Y17         FDRE                                         r  U2/REG1_L2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.829     1.956    U2/REG1_L2/GCLK_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  U2/REG1_L2/Q_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.075     1.518    U2/REG1_L2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U2/REG1_V1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/REG1_V2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.443    U2/REG1_V1/GCLK_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  U2/REG1_V1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U2/REG1_V1/Q_reg/Q
                         net (fo=1, routed)           0.056     1.640    U2/REG1_V2/Q_reg_2
    SLICE_X55Y17         FDRE                                         r  U2/REG1_V2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.829     1.956    U2/REG1_V2/GCLK_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  U2/REG1_V2/Q_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.071     1.514    U2/REG1_V2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U2/CPT_L_unit/cpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/CPT_L_unit/TC_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.585     1.468    U2/CPT_L_unit/GCLK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  U2/CPT_L_unit/cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  U2/CPT_L_unit/cpt_reg[1]/Q
                         net (fo=5, routed)           0.149     1.758    U2/CPT_L_unit/Q[1]
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  U2/CPT_L_unit/TC_i_1__2/O
                         net (fo=1, routed)           0.000     1.803    U2/CPT_L_unit/TC_i_1__2_n_0
    SLICE_X59Y20         FDRE                                         r  U2/CPT_L_unit/TC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.853     1.980    U2/CPT_L_unit/GCLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  U2/CPT_L_unit/TC_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.092     1.573    U2/CPT_L_unit/TC_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U1/CPT1/TC_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/CPT2/TC_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.865%)  route 0.159ns (46.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.584     1.467    U1/CPT1/GCLK_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  U1/CPT1/TC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U1/CPT1/TC_reg/Q
                         net (fo=6, routed)           0.159     1.767    U1/CPT2/cpt_reg[3]_0[0]
    SLICE_X59Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  U1/CPT2/TC_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    U1/CPT2/TC_i_1__0_n_0
    SLICE_X59Y20         FDRE                                         r  U1/CPT2/TC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.853     1.980    U1/CPT2/GCLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  U1/CPT2/TC_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.092     1.574    U1/CPT2/TC_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U1/CPT4/cpt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/CPT4/cpt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.584     1.467    U1/CPT4/GCLK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  U1/CPT4/cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U1/CPT4/cpt_reg[2]/Q
                         net (fo=5, routed)           0.168     1.776    U1/CPT4/MD[2]
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.042     1.818 r  U1/CPT4/cpt[3]_i_2__4/O
                         net (fo=1, routed)           0.000     1.818    U1/CPT4/cpt[3]_i_2__4_n_0
    SLICE_X59Y22         FDRE                                         r  U1/CPT4/cpt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.851     1.978    U1/CPT4/GCLK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  U1/CPT4/cpt_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.107     1.574    U1/CPT4/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U1/CPT1/TC_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/CPT2/cpt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.584     1.467    U1/CPT1/GCLK_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  U1/CPT1/TC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U1/CPT1/TC_reg/Q
                         net (fo=6, routed)           0.079     1.687    U1/CPT2/cpt_reg[3]_0[0]
    SLICE_X58Y21         FDRE                                         r  U1/CPT2/cpt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.852     1.979    U1/CPT2/GCLK_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  U1/CPT2/cpt_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDRE (Hold_fdre_C_CE)       -0.039     1.441    U1/CPT2/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U1/CPT1/TC_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/CPT2/cpt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.584     1.467    U1/CPT1/GCLK_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  U1/CPT1/TC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U1/CPT1/TC_reg/Q
                         net (fo=6, routed)           0.079     1.687    U1/CPT2/cpt_reg[3]_0[0]
    SLICE_X58Y21         FDRE                                         r  U1/CPT2/cpt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.852     1.979    U1/CPT2/GCLK_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  U1/CPT2/cpt_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDRE (Hold_fdre_C_CE)       -0.039     1.441    U1/CPT2/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U1/CPT1/TC_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/CPT2/cpt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.584     1.467    U1/CPT1/GCLK_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  U1/CPT1/TC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U1/CPT1/TC_reg/Q
                         net (fo=6, routed)           0.079     1.687    U1/CPT2/cpt_reg[3]_0[0]
    SLICE_X58Y21         FDRE                                         r  U1/CPT2/cpt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.852     1.979    U1/CPT2/GCLK_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  U1/CPT2/cpt_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDRE (Hold_fdre_C_CE)       -0.039     1.441    U1/CPT2/cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U1/CPT1/TC_reg/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/CPT2/cpt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.584     1.467    U1/CPT1/GCLK_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  U1/CPT1/TC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U1/CPT1/TC_reg/Q
                         net (fo=6, routed)           0.079     1.687    U1/CPT2/cpt_reg[3]_0[0]
    SLICE_X58Y21         FDRE                                         r  U1/CPT2/cpt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.852     1.979    U1/CPT2/GCLK_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  U1/CPT2/cpt_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDRE (Hold_fdre_C_CE)       -0.039     1.441    U1/CPT2/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U2/CPT_V_unit/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/CPT_V_unit/TC_reg/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.354%)  route 0.176ns (45.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.441    U2/CPT_V_unit/GCLK_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  U2/CPT_V_unit/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  U2/CPT_V_unit/cpt_reg[0]/Q
                         net (fo=6, routed)           0.176     1.781    U2/CPT_V_unit/Q[0]
    SLICE_X56Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  U2/CPT_V_unit/TC_i_1__3/O
                         net (fo=1, routed)           0.000     1.826    U2/CPT_V_unit/TC_i_1__3_n_0
    SLICE_X56Y20         FDRE                                         r  U2/CPT_V_unit/TC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.826     1.953    U2/CPT_V_unit/GCLK_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  U2/CPT_V_unit/TC_reg/C
                         clock pessimism             -0.497     1.456    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.120     1.576    U2/CPT_V_unit/TC_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   U0/ce_1ms_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   U0/ce_1s_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U0/counter_ms_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   U0/counter_ms_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   U0/counter_ms_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y15   U0/counter_ms_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   U0/counter_ms_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   U0/counter_ms_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   U0/counter_ms_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y16   U0/ce_1ms_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y16   U0/ce_1ms_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U0/ce_1s_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U0/ce_1s_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U0/counter_ms_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U0/counter_ms_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U0/counter_ms_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U0/counter_ms_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U0/counter_ms_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U0/counter_ms_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y16   U0/ce_1ms_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y16   U0/ce_1ms_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U0/ce_1s_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U0/ce_1s_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U0/counter_ms_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U0/counter_ms_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U0/counter_ms_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U0/counter_ms_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U0/counter_ms_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U0/counter_ms_reg[11]/C



