CPU Structure and Function
---
<!-- TOC -->

- [1. Task of CPU](#1-task-of-cpu)
- [2. CPU Requirement(CPUçš„éœ€è¦)](#2-cpu-requirementcpuçš„éœ€è¦)
- [3. Register Organization](#3-register-organization)
    - [3.1. User-visible Register(ç”¨æˆ·å¯è§å¯„å­˜å™¨)](#31-user-visible-registerç”¨æˆ·å¯è§å¯„å­˜å™¨)
        - [3.1.1. General purpose register(é€šç”¨å¯„å­˜å™¨)](#311-general-purpose-registeré€šç”¨å¯„å­˜å™¨)
        - [3.1.2. Data register(æ•°æ®å¯„å­˜å™¨)](#312-data-registeræ•°æ®å¯„å­˜å™¨)
        - [3.1.3. Address register(åœ°å€å¯„å­˜å™¨)](#313-address-registeråœ°å€å¯„å­˜å™¨)
        - [3.1.4. Design issues(è®¾è®¡é—®é¢˜)](#314-design-issuesè®¾è®¡é—®é¢˜)
        - [3.1.5. Condition codes register(æ¡ä»¶ç å¯„å­˜å™¨)](#315-condition-codes-registeræ¡ä»¶ç å¯„å­˜å™¨)
        - [3.1.6. Store and recovery(å­˜å‚¨å’Œæ¢å¤)](#316-store-and-recoveryå­˜å‚¨å’Œæ¢å¤)
    - [3.2. Control and Status Register æ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨](#32-control-and-status-register-æ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨)
        - [3.2.1. Program counter (PC)](#321-program-counter-pc)
        - [3.2.2. Instruction register (IR)](#322-instruction-register-ir)
        - [3.2.3. Memory address register (MAR)](#323-memory-address-register-mar)
        - [3.2.4. Memory buffer register (MBR)å†…å­˜ç¼“å­˜å¯„å­˜åŒº](#324-memory-buffer-register-mbrå†…å­˜ç¼“å­˜å¯„å­˜åŒº)
        - [3.2.5. Program status word (PSW):ç¨‹åºçŠ¶æ€å­—](#325-program-status-word-pswç¨‹åºçŠ¶æ€å­—)
        - [3.2.6. Other registers related to status and control(ä¸çŠ¶æ€å’Œæ§åˆ¶æœ‰å…³çš„å…¶ä»–å¯„å­˜å™¨)](#326-other-registers-related-to-status-and-controlä¸çŠ¶æ€å’Œæ§åˆ¶æœ‰å…³çš„å…¶ä»–å¯„å­˜å™¨)
        - [3.2.7. Design issues(è®¾è®¡é—®é¢˜)](#327-design-issuesè®¾è®¡é—®é¢˜)
- [4. Indirect Cycle(é—´å€å‘¨æœŸ)](#4-indirect-cycleé—´å€å‘¨æœŸ)
- [5. Data Flow(æ•°æ®æµè½¬)](#5-data-flowæ•°æ®æµè½¬)
- [6. Instruction Pipelining(æŒ‡ä»¤æµæ°´çº¿)](#6-instruction-pipeliningæŒ‡ä»¤æµæ°´çº¿)
    - [6.1. Two Stages Solution(ä¸¤ç§å­˜å‚¨ç­–ç•¥)](#61-two-stages-solutionä¸¤ç§å­˜å‚¨ç­–ç•¥)
- [7. Six Stages Solution(6çº§æµæ°´çº¿)](#7-six-stages-solution6çº§æµæ°´çº¿)
    - [7.1. Pipeline Performance(åŠ é€Ÿæ¯”)](#71-pipeline-performanceåŠ é€Ÿæ¯”)
        - [7.1.1. Misunderstanding(è¯¯è§£)](#711-misunderstandingè¯¯è§£)
        - [7.1.2. Reason åŸå› ](#712-reason-åŸå› )
- [8. Hazard(å†’é™©)](#8-hazardå†’é™©)
    - [8.1. Structure Hazard(ç»“æ„å†’é™©)](#81-structure-hazardç»“æ„å†’é™©)
        - [8.1.1. Reason](#811-reason)
        - [8.1.2. Solution](#812-solution)
    - [8.2. Data Hazard(æ•°æ®å†’é™©)](#82-data-hazardæ•°æ®å†’é™©)
        - [8.2.1. Reason(åŸå› )](#821-reasonåŸå› )
        - [8.2.2. Solution](#822-solution)
    - [8.3. Control Hazard(æ§åˆ¶å†’é™©)](#83-control-hazardæ§åˆ¶å†’é™©)
        - [8.3.1. Reason](#831-reason)
        - [8.3.2. Solution](#832-solution)

<!-- /TOC -->

# 1. Task of CPU
1. Fetch instruction: The processor reads an instruction from memory (register, cache, main memory)(è·å–æŒ‡ä»¤ï¼šå¤„ç†å™¨ä»å†…å­˜(å¯„å­˜å™¨ã€ç¼“å­˜ã€ä¸»å­˜)è¯»å–æŒ‡ä»¤)
2. Interpret instruction: The instruction is decoded to determine what action is required(è§£é‡ŠæŒ‡ä»¤ï¼šå¯¹æŒ‡ä»¤è¿›è¡Œè§£ç ä»¥ç¡®å®šæ‰€éœ€çš„æ“ä½œ)
3. Fetch data: The execution of an instruction may require reading data from memory or an I/O module(è·å–æ•°æ®ï¼šæŒ‡ä»¤çš„æ‰§è¡Œå¯èƒ½éœ€è¦ä»å†…å­˜æˆ–I/Oæ¨¡å—è¯»å–æ•°æ®)
4. Process data: The execution of an instruction may require performing some arithmetic or logical operation on data(å¤„ç†æ•°æ®ï¼šæŒ‡ä»¤çš„æ‰§è¡Œå¯èƒ½éœ€è¦å¯¹æ•°æ®æ‰§è¡Œä¸€äº›ç®—æœ¯æˆ–é€»è¾‘è¿ç®—)
5. Write data: The results of an execution may require writing data to memory or an I/O module(å†™å…¥æ•°æ®ï¼šæ‰§è¡Œçš„ç»“æœå¯èƒ½éœ€è¦å°†æ•°æ®å†™å…¥å†…å­˜æˆ–I/Oæ¨¡å—)

# 2. CPU Requirement(CPUçš„éœ€è¦)
1. The processor needs to store some data temporarily(å¤„ç†å™¨éœ€è¦ä¸´æ—¶å­˜å‚¨ä¸€äº›æ•°æ®)
2. It must remember the location of the last instruction so that it can know where to get the next instruction(å®ƒå¿…é¡»è®°ä½æœ€åä¸€æ¡æŒ‡ä»¤çš„ä½ç½®ï¼Œä»¥ä¾¿çŸ¥é“ä¸‹ä¸€æ¡æŒ‡ä»¤çš„ä½ç½®)
3. It needs to store instructions and data temporarily while an instruction is being executed(It needs to store instructions and data temporarily while an instruction is being executed)(æŒ‡ä»¤æ‰§è¡Œæ—¶éœ€è¦ä¸´æ—¶å­˜å‚¨æŒ‡ä»¤å’Œæ•°æ®(æŒ‡ä»¤æ‰§è¡Œæ—¶éœ€è¦ä¸´æ—¶å­˜å‚¨æŒ‡ä»¤å’Œæ•°æ®))
4. The processor needs a small internal memory(å¤„ç†å™¨éœ€è¦ä¸€ä¸ªå°çš„å†…å­˜)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/1.png)

# 3. Register Organization
1. The registers in the processor perform two roles:(å¤„ç†å™¨ä¸­çš„å¯„å­˜å™¨æ‰§è¡Œä¸¤ä¸ªè§’è‰²ï¼š)
    1. User-visible registers(ç”¨æˆ·å¯è§å¯„å­˜å™¨): Enable the machine- or assembly language programmer to minimize main memory references by optimizing use of registers(ç”¨æˆ·å¯è§å¯„å­˜å™¨ï¼šé€šè¿‡ä¼˜åŒ–å¯„å­˜å™¨çš„ä½¿ç”¨ï¼Œä½¿æœºå™¨æˆ–æ±‡ç¼–è¯­è¨€ç¨‹åºå‘˜èƒ½å¤Ÿæœ€å°åŒ–ä¸»å†…å­˜å¼•ç”¨)
    2. Control and status registers(æ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨): Used by the control unit to control the operation of the processor and by privileged, operating system programs to control the execution of programs(æ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨ï¼šç”±æ§åˆ¶å•å…ƒç”¨æ¥æ§åˆ¶å¤„ç†å™¨çš„æ“ä½œï¼Œç”±ç‰¹æƒæ“ä½œç³»ç»Ÿç¨‹åºç”¨æ¥æ§åˆ¶ç¨‹åºçš„æ‰§è¡Œ,æ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨å¯¹äºç”¨æˆ·æ˜¯ä¸å¼€æ”¾çš„)

## 3.1. User-visible Register(ç”¨æˆ·å¯è§å¯„å­˜å™¨)

### 3.1.1. General purpose register(é€šç”¨å¯„å­˜å™¨)
1. Assigned to a variety of functions by programmer(ç”±ç¨‹åºå‘˜åˆ†é…ç»™å„ç§åŠŸèƒ½)

### 3.1.2. Data register(æ•°æ®å¯„å­˜å™¨)
1. Used only to hold data and cannot be employed in the calculation of an operand address(ä»…ç”¨äºä¿å­˜æ•°æ®ï¼Œä¸èƒ½ç”¨äºè®¡ç®—æ“ä½œæ•°åœ°å€)

### 3.1.3. Address register(åœ°å€å¯„å­˜å™¨)
1. General purpose or devoted to a particular addressing mode(é€šç”¨çš„æˆ–ä¸“ç”¨äºç‰¹å®šå¯»å€æ–¹å¼çš„)
2. E.g.: segment pointer, index register, stack register, â€¦(ä¾‹å¦‚ï¼šæ®µæŒ‡é’ˆã€ç´¢å¼•å¯„å­˜å™¨ã€å †æ ˆå¯„å­˜å™¨ï¼Œ)

### 3.1.4. Design issues(è®¾è®¡é—®é¢˜)
1. Whether to use completely general-purpose registers or to specialize their use(æ˜¯å®Œå…¨ä½¿ç”¨é€šç”¨å¯„å­˜å™¨è¿˜æ˜¯ä¸“é—¨ä½¿ç”¨å®ƒä»¬)
2. Number of registers(å¯„å­˜å™¨æ•°é‡)
    + Fewer registers result in more memory references(æ›´å°‘çš„å¯„å­˜å™¨å¯¼è‡´æ›´å¤šçš„å†…å­˜å¼•ç”¨)
    + More registers do not noticeably reduce memory references(æ›´å¤šçš„å¯„å­˜å™¨ä¸ä¼šæ˜æ˜¾å‡å°‘å†…å­˜å¼•ç”¨)
    + å‡è¡¡æœ€å¥½
3. Register length(å¯„å­˜å™¨é•¿åº¦)
    + Must be at least long enough to hold the largest address or values of most data types(å¿…é¡»è‡³å°‘è¶³å¤Ÿé•¿ä»¥å®¹çº³å¤§å¤šæ•°æ•°æ®ç±»å‹çš„æœ€å¤§åœ°å€é˜ˆå€¼)
    + Some machines allow two contiguous registers to be used as one for holding double-length values(æœ‰äº›æœºå™¨å…è®¸ä½¿ç”¨ä¸¤ä¸ªç›¸é‚»çš„å¯„å­˜å™¨ä½œä¸ºä¸€ä¸ªå¯„å­˜å™¨æ¥ä¿å­˜åŒé•¿åº¦å€¼)

### 3.1.5. Condition codes register(æ¡ä»¶ç å¯„å­˜å™¨)
1. Condition codes are bits set by the processor hardware as the result of operations(æ¡ä»¶ç æ˜¯å¤„ç†å™¨ç¡¬ä»¶æ ¹æ®æ“ä½œç»“æœè®¾ç½®çš„ä½)
2. At least partially visible to the user(ç”¨æˆ·è‡³å°‘éƒ¨åˆ†å¯è§)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/2.png)

### 3.1.6. Store and recovery(å­˜å‚¨å’Œæ¢å¤)
1. A subroutine call will result in the automatic saving of all user-visible registers, to be restored on return(å­ä¾‹ç¨‹è°ƒç”¨å°†**è‡ªåŠ¨ä¿å­˜æ‰€æœ‰ç”¨æˆ·å¯è§**çš„å¯„å­˜å™¨ï¼Œå¹¶åœ¨è¿”å›æ—¶è¿˜åŸ)
    + The processor performs the saving and restoring as part of the execution of call and return instructions(å¤„ç†å™¨æ‰§è¡Œä¿å­˜å’Œæ¢å¤ï¼Œä½œä¸ºæ‰§è¡Œè°ƒç”¨å’Œè¿”å›æŒ‡ä»¤çš„ä¸€éƒ¨åˆ†)
    + This allows each subroutine to use the user-visible registers independently(è¿™å…è®¸æ¯ä¸ªå­ç¨‹åºç‹¬ç«‹ä½¿ç”¨ç”¨æˆ·å¯è§å¯„å­˜å™¨)
2. The programmer should save the contents of the relevant user-visible registers prior to a subroutine call, by including instructions for this purpose in the program(åœ¨è°ƒç”¨å­ç¨‹åºä¹‹å‰ï¼Œç¨‹åºå‘˜åº”è¯¥ä¿å­˜ç›¸å…³çš„ç”¨æˆ·å¯è§å¯„å­˜å™¨çš„å†…å®¹ï¼Œæ–¹æ³•æ˜¯åœ¨ç¨‹åºä¸­åŒ…å«ç”¨äºæ­¤ç›®çš„çš„æŒ‡ä»¤)

## 3.2. Control and Status Register æ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨
1. Employed to control the operation of the processor(ç”¨äºæ§åˆ¶å¤„ç†å™¨çš„æ“ä½œ)
2. Most of these, on most machines, are not visible to user(åœ¨å¤§å¤šæ•°æœºå™¨ä¸Šï¼Œè¿™äº›å¤§éƒ¨åˆ†å¯¹ç”¨æˆ·æ˜¯ä¸å¯è§çš„)
    + Some of them may be visible to machine instructions executed in a control or operating system mode(å…¶ä¸­ä¸€äº›å¯¹åœ¨æ§åˆ¶æˆ–æ“ä½œç³»ç»Ÿæ¨¡å¼ä¸‹æ‰§è¡Œçš„æœºå™¨æŒ‡ä»¤æ˜¯å¯è§çš„)

### 3.2.1. Program counter (PC)
1. Contains the address of an instruction to be fetched(åŒ…å«è¦è·å–çš„æŒ‡ä»¤çš„åœ°å€)
2. Typically, the processor updates the PC after each instruction fetch so that the PC always points to the next instruction to be executed(é€šå¸¸ï¼Œå¤„ç†å™¨åœ¨æ¯æ¬¡å–æŒ‡ä»¤åæ›´æ–°PCï¼Œä»¥ä¾¿PCå§‹ç»ˆæŒ‡å‘è¦æ‰§è¡Œçš„ä¸‹ä¸€æ¡æŒ‡ä»¤)
3. A branch or skip instruction will also modify the contents of the PC(åˆ†æ”¯æˆ–è·³è¿‡æŒ‡ä»¤ä¹Ÿä¼šä¿®æ”¹PCçš„å†…å®¹)
4. å–æŒ‡ä¹‹åå°±ä¼šæ›´æ–°ï¼Œä¸€æ—¦å–æŒ‡å®Œæˆï¼ŒPCå°±å·²ç»å®Œæˆæ›´æ–°

### 3.2.2. Instruction register (IR)
1. Contains the instruction most recently fetched(åŒ…å«æœ€è¿‘è·å–çš„æŒ‡ä»¤)
2. The fetched instruction is loaded into an IR, where the opcode and operand specifiers are analyzed(è·å–çš„æŒ‡ä»¤è¢«åŠ è½½åˆ°IRä¸­ï¼Œåœ¨IRä¸­åˆ†ææ“ä½œç å’Œæ“ä½œæ•°è¯´æ˜ç¬¦)

### 3.2.3. Memory address register (MAR)
1. Contains the address of a location in memory(åŒ…å«å†…å­˜ä¸­æŸä¸ªä½ç½®çš„åœ°å€)
2. MAR connects directly to the address bus(MARç›´æ¥è¿æ¥åˆ°åœ°å€æ€»çº¿)
3. **ä¸ä»…ä»…æ˜¯å­˜å‚¨æŒ‡ä»¤çš„åœ°å€ï¼Œè€Œæ˜¯å¯ä»¥å­˜å‚¨æ‰€æœ‰çš„æ•°æ®åœ°å€ã€‚**

### 3.2.4. Memory buffer register (MBR)å†…å­˜ç¼“å­˜å¯„å­˜åŒº
1. Contains a word of data to be written to memory or the word most recently read(åŒ…å«è¦å†™å…¥å†…å­˜çš„æ•°æ®å­—æˆ–æœ€è¿‘è¯»å–çš„æ•°æ®å­—)
2. MBR connects directly to the data bus, and user-visible registers, in turn, exchange data with the MBR(MBRç›´æ¥è¿æ¥åˆ°æ•°æ®æ€»çº¿ï¼Œç”¨æˆ·å¯è§çš„å¯„å­˜å™¨åè¿‡æ¥ä¸MBRäº¤æ¢æ•°æ®)
3. ALU may have direct access to the MBR and uservisible registers(ALUå¯ä»¥ç›´æ¥è®¿é—®MBRå’Œç”¨æˆ·å¯è§å¯„å­˜å™¨)

### 3.2.5. Program status word (PSW):ç¨‹åºçŠ¶æ€å­—
1. A register or set of registers contain status information(ä¸€ä¸ªæˆ–ä¸€ç»„å¯„å­˜å™¨åŒ…å«çŠ¶æ€ä¿¡æ¯)
2. Sign: Sign bit of the result of the last arithmetic operation(Signï¼šæœ€åä¸€æ¬¡ç®—æœ¯è¿ç®—ç»“æœçš„ç¬¦å·ä½)
3. Zero: Set when the result is 0.(0ï¼šç»“æœä¸º0æ—¶è®¾ç½®ã€‚)
4. Carry: Set if an operation resulted in a carry (addition) into or borrow (sub-traction) out of a high-order bit(è¿›ä½ï¼šå¦‚æœä¸€ä¸ªæ“ä½œå¯¼è‡´é«˜é˜¶é’»å¤´è¿›ä½(å¢åŠ )æˆ–å‡ºä½(å‰¯ç‰µå¼•)ï¼Œåˆ™è®¾ç½®)
5. Equal: Set if a logical compare result is equality(ç›¸ç­‰ï¼šè®¾ç½®é€»è¾‘æ¯”è¾ƒç»“æœæ˜¯å¦ç›¸ç­‰)
6. Overflow: Indicate arithmetic overflow(æº¢å‡ºï¼šè¡¨ç¤ºç®—æœ¯æº¢å‡º)
7. Interrupt enable/disable: Enable or disable interrupts(ä¸­æ–­å¯ç”¨/ç¦ç”¨ï¼šå¯ç”¨æˆ–ç¦ç”¨ä¸­æ–­)
8. Supervisor: Indicates whether the processor is executing in supervisor or user mode(Supervisorï¼šæŒ‡ç¤ºå¤„ç†å™¨æ˜¯ä»¥Supervisoræ¨¡å¼è¿˜æ˜¯ç”¨æˆ·æ¨¡å¼æ‰§è¡Œï¼Œæ“ä½œç³»ç»Ÿæ¨¡å¼)

### 3.2.6. Other registers related to status and control(ä¸çŠ¶æ€å’Œæ§åˆ¶æœ‰å…³çš„å…¶ä»–å¯„å­˜å™¨)
1. A pointer to a block of memory containing additional status information(æŒ‡å‘åŒ…å«é™„åŠ çŠ¶æ€ä¿¡æ¯çš„å†…å­˜å—çš„æŒ‡é’ˆ)
2. In machines using vectored interrupts, an interrupt vector register may be provided(åœ¨ä½¿ç”¨çŸ¢é‡ä¸­æ–­çš„æœºå™¨ä¸­ï¼Œå¯ä»¥æä¾›ä¸­æ–­çŸ¢é‡å¯„å­˜å™¨)
3. If a stack is used to implement certain functions, a system stack pointer is needed(å¦‚æœä½¿ç”¨å †æ ˆæ¥å®ç°æŸäº›å‡½æ•°ï¼Œåˆ™éœ€è¦ç³»ç»Ÿå †æ ˆæŒ‡é’ˆ)
4. A page table pointer is used with a virtual memory system(é¡µè¡¨æŒ‡é’ˆç”¨äºè™šæ‹Ÿå†…å­˜ç³»ç»Ÿ)

### 3.2.7. Design issues(è®¾è®¡é—®é¢˜)
1. Operating system support(æ“ä½œç³»ç»Ÿæ”¯æŒ)
    1. Certain types of control information are of specific utility to the operating system(æŸäº›ç±»å‹çš„æ§åˆ¶ä¿¡æ¯å¯¹æ“ä½œç³»ç»Ÿå…·æœ‰ç‰¹å®šçš„å®ç”¨æ€§)
    2. If the processor designer has a functional understanding of the operating system to be used, register organization can to some extent be tailored to the operating system(å¦‚æœå¤„ç†å™¨è®¾è®¡è€…å¯¹è¦ä½¿ç”¨çš„æ“ä½œç³»ç»Ÿæœ‰ä¸€ä¸ªåŠŸèƒ½ä¸Šçš„ç†è§£ï¼Œé‚£ä¹ˆæ³¨å†Œç»„ç»‡åœ¨æŸç§ç¨‹åº¦ä¸Šå¯ä»¥æ ¹æ®æ“ä½œç³»ç»Ÿè¿›è¡Œå®šåˆ¶)
2. Allocation of control information between registers and memory (ä¸»å­˜å’Œå¯„å­˜å™¨ä¹‹é—´çš„æ§åˆ¶ä¿¡æ¯çš„äº¤æ¢)
    1. It is common to dedicate the first (lowest) few hundred or thousand words of memory for control purposes(ä¸ºäº†æ§åˆ¶çš„ç›®çš„ï¼Œé€šå¸¸å°†ç¬¬ä¸€ä¸ª(æœ€ä½çš„)å‡ ç™¾æˆ–å‡ åƒå­—çš„å†…å­˜ä¸“ç”¨äºæ§åˆ¶ç›®çš„)
    2. Trade-off of cost versus speed arises(æˆæœ¬ä¸é€Ÿåº¦çš„æƒè¡¡)

# 4. Indirect Cycle(é—´å€å‘¨æœŸ)
1. The execution of an instruction may involve one or more operands in memory, each of which requires a memory access(æŒ‡ä»¤çš„æ‰§è¡Œå¯èƒ½æ¶‰åŠå†…å­˜ä¸­çš„ä¸€ä¸ªæˆ–å¤šä¸ªæ“ä½œæ•°ï¼Œæ¯ä¸ªæ“ä½œæ•°éƒ½éœ€è¦å†…å­˜è®¿é—®)
2. If indirect addressing is used, additional memory accesses are required(å¦‚æœä½¿ç”¨é—´æ¥å¯»å€ï¼Œåˆ™éœ€è¦é¢å¤–çš„å†…å­˜è®¿é—®)
3. Treat the fetching of indirect addresses as one more instruction stages(å°†é—´æ¥åœ°å€çš„è·å–è§†ä¸ºä¸€ä¸ªæˆ–å¤šä¸ªæŒ‡ä»¤é˜¶æ®µ)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/3.png)
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/4.png)

# 5. Data Flow(æ•°æ®æµè½¬)
1. Assume a processor that employs a memory address register (MAR), a memory buffer register (MBR), a program counter (PC), and an instruction register (IR)(å‡è®¾å¤„ç†å™¨ä½¿ç”¨å†…å­˜åœ°å€å¯„å­˜å™¨(MAR)ã€å†…å­˜ç¼“å†²å¯„å­˜å™¨(MBR)ã€ç¨‹åºè®¡æ•°å™¨(PC)å’ŒæŒ‡ä»¤å¯„å­˜å™¨(IR))
2. Fetch cycle
    + æŠŠä¸‹ä¸€æ¡æŒ‡ä»¤åœ°å€æ”¾åˆ°MARä¸­å»ï¼Œç„¶åäº¤ç»™memory
    + æ§åˆ¶å•å…ƒè®¾ç½®æ§åˆ¶çº¿çš„ä¿¡å·ï¼Œå¦‚æœæ§åˆ¶çº¿è®¾ç½®ä¸ºç›¸åº”ä¿¡å·ï¼Œå†…å­˜ä¼šå§‹ç»ˆç›‘å¬ä¿¡å·çº¿ï¼Œå½“å®ƒä»ä¸Šé¢é‚£æ ¹çŸ­çº¿è¯»åˆ°è¯»ä¿¡å·ï¼Œåˆ™ä»MARä¸­è¯»å‡ºä¸€ä¸ªåœ°å€ï¼Œç„¶åå–å‡ºæ•°æ®ç»™æ•°æ®æ€»çº¿ã€‚
    + å°†æ•°æ®ä»**æ•°æ®æ€»çº¿**è¯»å–åˆ°MBRä¸­ï¼Œç„¶åæ‹·è´åˆ°IRä¸­å»ã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/5.png)

3. Indirect cycle(é—´å€å‘¨æœŸ)
    + MBRä¸­æ˜¯åœ°å€ï¼ŒæŠŠåœ°å€æ‹·è´åˆ°MARä¸­
    + æ§åˆ¶å•å…ƒå‘é€è¯»è¯·æ±‚ï¼Œå†…å­˜ä»MARä¸­è¿›è¡Œæ‹‰å–åï¼Œä»å†…å­˜ä¸­å–å‡ºæ¥ï¼Œè¿”ç»™MBRã€‚
    + **é—´å€æ“ä½œæ˜¯æŒ‡åœ¨é—´å€å‘¨æœŸä¸­çš„å’Œæ­£å¸¸å‘¨æœŸå¤šå‡ºæ¥çš„æ“ä½œã€‚**

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/6.png)

4. Interrupt cycle(ä¸­æ–­ï¼Œéœ€è¦è°ƒç”¨)
    + æ§åˆ¶å•å…ƒä¼šå…ˆå‘Šè¯‰ä¸»å­˜æœ‰å†™æ“ä½œ
    + ä¹‹åæ§åˆ¶å•å…ƒä¼šä¸ºMARæŒ‡å®šä¸€ä¸ªå†™å…¥çš„ä½ç½®ã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/7.png)

# 6. Instruction Pipelining(æŒ‡ä»¤æµæ°´çº¿)
1. Pipelining(æµæ°´çº¿)
    + If a product goes through various stages of production, products at various stages can be worked on simultaneously by laying the production process out in an assembly line(å¦‚æœä¸€ä¸ªäº§å“ç»å†äº†ä¸åŒçš„ç”Ÿäº§é˜¶æ®µï¼Œé‚£ä¹ˆå¯ä»¥é€šè¿‡åœ¨è£…é…çº¿ä¸Šå¸ƒç½®ç”Ÿäº§è¿‡ç¨‹æ¥åŒæ—¶å¤„ç†ä¸åŒé˜¶æ®µçš„äº§å“)
2. In fact, an instruction has a number of stages(å®é™…ä¸Šï¼ŒæŒ‡ä»¤æœ‰è®¸å¤šé˜¶æ®µ)

## 6.1. Two Stages Solution(ä¸¤ç§å­˜å‚¨ç­–ç•¥)
1. Subdivide instruction processing into two stages: fetch instruction and execute instruction(å°†æŒ‡ä»¤å¤„ç†ç»†åˆ†ä¸ºä¸¤ä¸ªé˜¶æ®µï¼šè·å–æŒ‡ä»¤å’Œæ‰§è¡ŒæŒ‡ä»¤)
2. Fetch the next instruction in parallel with the execution of the current one(åœ¨æ‰§è¡Œå½“å‰æŒ‡ä»¤çš„åŒæ—¶è·å–ä¸‹ä¸€æ¡æŒ‡ä»¤)
3. Problem: memory access conflict(**é—®é¢˜**ï¼šå†…å­˜è®¿é—®å†²çª)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/8.png)

4. There are times during the execution of an instruction when main memory is not being accessed(åœ¨æŒ‡ä»¤æ‰§è¡Œè¿‡ç¨‹ä¸­ï¼Œæœ‰æ—¶ä¸è®¿é—®ä¸»å­˜)
5. More problems
    1. Execution time will generally be longer than fetch time(æ‰§è¡Œæ—¶é—´é€šå¸¸æ¯”è·å–æ—¶é—´é•¿)
    2. A conditional branch instruction makes the address of the next instruction to be fetched unknown(æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤ä½¿è¦è·å–çš„ä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€æœªçŸ¥)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/9.png)

# 7. Six Stages Solution(6çº§æµæ°´çº¿)
>å‡ çº§æµæ°´çº¿è¡¨ç¤ºåˆ†ä¸ºäº†å‡ ä¸ªå¾®æ“ä½œã€‚
1. To gain further speedup, the pipeline must have more stages(ä¸ºäº†è¿›ä¸€æ­¥åŠ é€Ÿï¼Œç®¡é“å¿…é¡»æœ‰æ›´å¤šçš„é˜¶æ®µ)
    1. Fetch instruction (FI): Read the next expected instruction into a buffer(è·å–æŒ‡ä»¤(FI)ï¼šå°†ä¸‹ä¸€æ¡é¢„æœŸæŒ‡ä»¤è¯»å…¥ç¼“å†²åŒº)
    2. Decode instruction (DI):Determine opcode and operand specifiers(Decode instruction (DI):Determine opcode and operand specifiers)(è§£ç æŒ‡ä»¤(DI)ï¼šç¡®å®šæ“ä½œç å’Œæ“ä½œæ•°è¯´æ˜ç¬¦(è§£ç æŒ‡ä»¤(DI)ï¼šç¡®å®šæ“ä½œç å’Œæ“ä½œæ•°è¯´æ˜ç¬¦)
    3. Calculate operands (CO): Calculate effective address of each source operand(è®¡ç®—æ“ä½œæ•°COï¼šè®¡ç®—æ¯ä¸ªæºæ“ä½œæ•°çš„æœ‰æ•ˆåœ°å€)
    4. Fetch operands (FO): Fetch each operand from memory. Operands in registers need not be fetched(è·å–æ“ä½œæ•°(FO)ï¼šä»å†…å­˜ä¸­è·å–æ¯ä¸ªæ“ä½œæ•°ã€‚ä¸éœ€è¦è·å–å¯„å­˜å™¨ä¸­çš„æ“ä½œæ•°)
    5. Execute instruction (EI): Perform the indicated operation and store the result, if any, in the specified destination operand location(æ‰§è¡ŒæŒ‡ä»¤(EI)ï¼šæ‰§è¡ŒæŒ‡å®šçš„æ“ä½œå¹¶å°†ç»“æœ(å¦‚æœæœ‰çš„è¯)å­˜å‚¨åœ¨æŒ‡å®šçš„ç›®æ ‡æ“ä½œæ•°ä½ç½®)
    6. Write operand (WO):Store the result in memory(å†™å…¥æ“ä½œæ•°(WO)ï¼šå°†ç»“æœå­˜å‚¨åœ¨å†…å­˜ä¸­)
2. The various stages will be of more nearly equal duration(å„ä¸ªé˜¶æ®µçš„æŒç»­æ—¶é—´å°†æ›´æ¥è¿‘ç›¸ç­‰)
3. Example: reduce the execution time for 9 instructions from 54 time units to 14 time units(ç¤ºä¾‹ï¼šå°†9æ¡æŒ‡ä»¤çš„æ‰§è¡Œæ—¶é—´ä»54ä¸ªæ—¶é—´å•ä½å‡å°‘åˆ°14ä¸ªæ—¶é—´å•ä½)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/10.png)

4. é—®é¢˜ï¼š
    1. æœ€å¤šçš„æ—¶å€™ä¼šåŒæ—¶å¤„ç†6ä»¶äº‹æƒ…ï¼Œæ‰€ä»¥éœ€è¦éµå®ˆ6ä¸ªä»»åŠ¡ä¸­æ—¶é—´æœ€é•¿çš„ä»»åŠ¡æ‰€éœ€æ—¶é—´ã€‚
    2. å› ä¸ºå¾®æŒ‡ä»¤ä¹‹é—´å­˜åœ¨æ—¶é—´é—´éš”ï¼Œæ‰€ä»¥6ä¸ªæŒ‡ä»¤åŠ èµ·æ¥çš„è¿ç®—æ—¶é—´è¦å¤§äºåŸæ¥ä¸€æ¬¡è®¡ç®—å®Œ
    3. ä¸æ˜¯æ‰€æœ‰çš„æŒ‡ä»¤éƒ½æœ‰6ä¸ªç»“ç‚¹ï¼Œæ¯”å¦‚åŠ è½½æŒ‡ä»¤ä¸éœ€è¦WOé˜¶æ®µã€‚
    4. å¯èƒ½å‡ºç°å†…å­˜å†²çªçš„é—®é¢˜

4. Comment è¯„ä»·
    1. Not all the instructions contain six stages(ä¸æ˜¯æ‰€æœ‰çš„æŒ‡ä»¤éƒ½æœ‰6ä¸ªéƒ¨åˆ†)
        1. E.g.: Load instruction does not need the WO stage(åŠ è½½æŒ‡ä»¤ä¸ç”¨WOæŒ‡ä»¤)
        2. To simplify hardware, the timing is set up assuming that each instruction requires all six stages(ä¸ºäº†ç®€åŒ–ç¡¬ä»¶ï¼Œè®¾ç½®æ—¶é—´çš„å‰ææ˜¯æ¯æ¡æŒ‡ä»¤éƒ½éœ€è¦æ‰€æœ‰å…­ä¸ªé˜¶æ®µ)
    2. Not all the stages can be performed in parallel(ä¸æ˜¯æ‰€æœ‰çš„é˜¶æ®µéƒ½å¯ä»¥å¹¶è¡Œæ‰§è¡Œ)
        1. E.g.: FI, FO, and WO stages involve a memory access(FIã€FOå’ŒWOé˜¶æ®µæ¶‰åŠå†…å­˜è®¿é—®)
        2. The desired value may be in cache, or the FO or WO stage may be null(æœŸæœ›å€¼å¯èƒ½åœ¨ç¼“å­˜ä¸­ï¼Œæˆ–è€…FOæˆ–WO stageå¯èƒ½ä¸ºç©º)

5. Limitation é™åˆ¶
    1. If the six stages are not of equal duration, there will be some waiting involved at various pipeline stages(å¦‚æœè¿™å…­ä¸ªé˜¶æ®µçš„æŒç»­æ—¶é—´ä¸ç›¸ç­‰ï¼Œé‚£ä¹ˆåœ¨ä¸åŒçš„ç®¡é“é˜¶æ®µä¼šæœ‰ä¸€äº›ç­‰å¾…)
    2. Conditional branch instruction can invalidate several instruction fetches(æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤å¯ä»¥ä½¿å¤šä¸ªæŒ‡ä»¤è·å–æ— æ•ˆ)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/11.png)

6. Interrupt
    + ä¸Šé¢å¦‚æœè°ƒåˆ°äº†15å·æŒ‡ä»¤ï¼Œåˆ™ä¹‹å‰çš„æ‰€æœ‰çš„æ•°æ®éƒ½è¢«"æµªè´¹æ‰"

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/12.png)

7. Another viewpoint
    + ä»ç«–å‘çš„æ–¹å¼æ¥çœ‹

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/13.png)

## 7.1. Pipeline Performance(åŠ é€Ÿæ¯”)
1. Assume
    1. ğ‘¡ğ‘–: time delay of the circuitry in the ith stage of pipeline(kçº§æµæ°´çº¿æ‰§è¡Œnæ¡æŒ‡ä»¤æ‰€éœ€çš„æ€»æ—¶é—´ç¬¬içº§æµæ°´çº¿ç”µè·¯çš„å»¶æ—¶)
    2. ğ‘¡ğ‘š: maximum stage delay(æœ€å¤§çº§å»¶è¿Ÿ)
    3. ğ‘˜: number of stages in the instruction pipeline(æŒ‡ä»¤ç®¡é“ä¸­çš„é˜¶æ®µæ•°)
    4. ğ‘‘: time delay of a latch, needed to advance signals and data from one stage to the next(é”å­˜å™¨çš„æ—¶é—´å»¶è¿Ÿï¼Œç”¨äºå°†ä¿¡å·å’Œæ•°æ®ä»ä¸€ä¸ªé˜¶æ®µæå‰åˆ°ä¸‹ä¸€ä¸ªé˜¶æ®µ)
2. Cycle timeï¼šğ‘¡ = max[ğ‘¡<sub>ğ‘–</sub>] + ğ‘‘ = ğ‘¡<sub>ğ‘š</sub> + ğ‘‘
3. åŠ é€Ÿæ¯”æ˜¯æŒ‡ä½¿ç”¨äº†æµæ°´çº¿ååŠ é€Ÿçš„æ¯”ä¾‹
4. Total time required for a pipeline with  k stages to execute n instructions(å…·æœ‰kä¸ªé˜¶æ®µçš„ç®¡é“æ‰§è¡Œnæ¡æŒ‡ä»¤æ‰€éœ€çš„æ€»æ—¶é—´)
5. Speedup factor(åŠ é€Ÿæ¯”)
    + **åŠ é€Ÿæ¯”>1**
    + åˆ†å­:æœªä½¿ç”¨æµæ°´çº¿
    + åˆ†æ¯:ä½¿ç”¨æµæ°´çº¿
    + è€ƒæ³•:ä¸€èˆ¬åœ¨å‘ç”ŸæŒ‡ä»¤è·³è½¬çš„æƒ…å†µä¸‹æ¥è®¡ç®—ï¼Œåœ¨ä¹‹å‰çš„ä¾‹å­ä¸­å®é™…è¿è¡Œäº†5æ¡æŒ‡ä»¤

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/14.png)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/15.png)

### 7.1.1. Misunderstanding(è¯¯è§£)
1. æµæ°´çº¿ä¸æ˜¯åˆ†éš”çš„è¶Šç»†è¶Šå¥½
    1. ä¼šé€ æˆæŒ‡ä»¤é—´éš”å˜å¤š,é—´éš”æµªè´¹çš„æ—¶é—´ä¹Ÿä¼šå¢åŠ 
    2. ä¼šé€ æˆæŒ‡ä»¤æ§åˆ¶å˜å¾—å¤æ‚

### 7.1.2. Reason åŸå› 
1. At each stage of the pipeline, there is some overhead involved in moving data from buffer to buffer and in performing various preparation and delivery functions(åœ¨ç®¡é“çš„æ¯ä¸ªé˜¶æ®µï¼Œå°†æ•°æ®ä»ä¸€ä¸ªç¼“å†²åŒºç§»åŠ¨åˆ°å¦ä¸€ä¸ªç¼“å†²åŒºä»¥åŠæ‰§è¡Œå„ç§å‡†å¤‡å’Œä¼ é€’åŠŸèƒ½éƒ½ä¼šæ¶‰åŠä¸€äº›å¼€é”€)
2. The amount of control logic required to handle memory and register dependencies and to optimize the use of pipeline increases enormously with the number of stages(å¤„ç†å†…å­˜å’Œå¯„å­˜å™¨ä¾èµ–é¡¹ä»¥åŠä¼˜åŒ–ç®¡é“ä½¿ç”¨æ‰€éœ€çš„æ§åˆ¶é€»è¾‘é‡éšç€é˜¶æ®µæ•°çš„å¢åŠ è€Œå¤§å¤§å¢åŠ )

# 8. Hazard(å†’é™©)
1. In some cases, instruction pipeline will be blocked or stalled the subsequent instructions cannot be correctly executed(åœ¨æŸäº›æƒ…å†µä¸‹ï¼ŒæŒ‡ä»¤ç®¡é“å°†è¢«é˜»å¡æˆ–æš‚åœåç»­æŒ‡ä»¤æ— æ³•æ­£ç¡®æ‰§è¡Œ)
2. Type
    1. Structure hazard / hardware resource conflict(ç»“æ„å†’é™©/ç¡¬ä»¶èµ„æºå†²çª)
    2. Data hazard / data dependency(æ•°æ®å†’é™©/æ•°æ®ä¾èµ–)
    3. Control hazard(æ§åˆ¶å†’é™©)

## 8.1. Structure Hazard(ç»“æ„å†’é™©)

### 8.1.1. Reason
1.  The same device is accessed by different instructions(ç›¸åŒçš„ç¡¬ä»¶è¢«ä¸åŒçš„æ“ä½œè®¿é—®)

### 8.1.2. Solution
1. A device can be accessed once in one instruction, and use multiple different devices(ä¸€ä¸ªè®¾å¤‡å¯ä»¥åœ¨ä¸€æ¡æŒ‡ä»¤ä¸­è®¿é—®ä¸€æ¬¡ï¼Œå¹¶ä½¿ç”¨å¤šä¸ªä¸åŒçš„è®¾å¤‡)
2. å¯ä»¥åˆ†æ—¶å¤ç”¨ï¼Œå‰åŠæ®µè¯»å‡ºï¼ŒååŠæ®µå†™å…¥ã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/16.png)

## 8.2. Data Hazard(æ•°æ®å†’é™©)

### 8.2.1. Reason(åŸå› )
1. The data required by a instruction is not generated(æŒ‡ä»¤éœ€è¦çš„æ•°æ®ä¸æ˜¯è¢«ç”Ÿæˆçš„)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/17.png)

### 8.2.2. Solution
1. Insert nop instruction(æ’å…¥nopæŒ‡ä»¤)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/18.png)

2. Insert bubble(æ’å…¥ç­‰å¾…)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/19.png)

3. Forwarding / bypassing(è½¬å‘/ç»•è¿‡)
    + æ·»åŠ ä¸€æ ¹çº¿æ¥æ‹¿åˆ°ç›®æ ‡æ•°æ®(æ—è·¯)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/20.png)

4. Exchange instruction orders(æ”¹å˜æŒ‡ä»¤é¡ºåº)
    + æ¯”å¦‚loadæŒ‡ä»¤:åªèƒ½åœ¨ç¬¬å››å°å‘¨æœŸæ‰èƒ½æ‹¿åˆ°ã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/21.png)

5. è°ƒæ•´æŒ‡ä»¤çš„å¤„ç†é¡ºåºå¯ä»¥è¿›ä¸€æ­¥ä¼˜åŒ–æ“ä½œ
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/22.png)

## 8.3. Control Hazard(æ§åˆ¶å†’é™©)

### 8.3.1. Reason
1. The order of instruction execution is changed(æŒ‡ä»¤æ‰§è¡Œé¡ºåºæ”¹å˜)
2. Transfer: branch, loop, â€¦(è½¬ç§»:åˆ†æ”¯ã€å¾ªç¯)
3. Interrupt(ä¸­æ–­)
4. Exception(å¼‚å¸¸)
5. Call / return(è°ƒç”¨/è¿”å›)

### 8.3.2. Solution
1. Multiple streams:  replicate the initial portions of the pipeline and allow the pipeline to fetch both instructions, making use of two streams(å¤šä¸ªæµï¼šå¤åˆ¶ç®¡é“çš„åˆå§‹éƒ¨åˆ†ï¼Œå¹¶å…è®¸ç®¡é“ä½¿ç”¨ä¸¤ä¸ªæµæ¥è·å–ä¸¤æ¡æŒ‡ä»¤)
2. Prefetch branch target: When a conditional branch is recognized, the target of the branch is prefetched, in addition to the instruction following the branch(é¢„å–åˆ†æ”¯ç›®æ ‡ï¼šå½“ä¸€ä¸ªæ¡ä»¶åˆ†æ”¯è¢«è¯†åˆ«æ—¶ï¼Œé™¤äº†åˆ†æ”¯åé¢çš„æŒ‡ä»¤å¤–ï¼Œåˆ†æ”¯çš„ç›®æ ‡ä¹Ÿè¢«é¢„å–)
3. Loop buffer: use a small, very-high-speed memory maintained by the instruction fetch stage of the pipeline and containing the n most recently fetched instructions, in sequence(å¾ªç¯ç¼“å†²åŒºï¼šä½¿ç”¨ä¸€ä¸ªç”±ç®¡é“çš„æŒ‡ä»¤è·å–é˜¶æ®µç»´æŠ¤çš„å°çš„ã€éå¸¸é«˜é€Ÿçš„å†…å­˜ï¼Œè¯¥å†…å­˜æŒ‰é¡ºåºåŒ…å«nä¸ªæœ€è¿‘è·å–çš„æŒ‡ä»¤)
4. Delayed branch: exchange instruction orders(å»¶è¿Ÿåˆ†è¡Œï¼šæ¢è´§æŒ‡ç¤ºå•)
5. Branch prediction(åˆ†æ”¯é¢„æµ‹)
    1. Predict never taken(ä»ä¸åšåˆ†æ”¯é¢„æµ‹)
    2. Predict always taken(ä¸€ç›´åšåˆ†æ”¯é¢„æµ‹)
    3. Predict by opcode(æ ¹æ®æ“ä½œç è¿›è¡Œåˆ†æ”¯é¢„æµ‹)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/23.png)

6. Branch prediction
    1. Taken/not taken switch(æ˜¯å¦è¿›è¡Œè½¬æ¢)
    2. Branch history table(åˆ†æ”¯å†å²è¡¨) åˆ†æ”¯å†å²è¡¨(å¾ªç¯)æ˜¯ä¸€ä¸ªåˆ†æ”¯(å¾ªç¯ä¸€ä¸ª)
```java
i = 1;
while(i < n){
    i++;
}
//åˆ†æ”¯é¢„æµ‹n+1æ¬¡
```

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/24.png)
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt15/25.png)


