
GccApplication84.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800100  00002f9c  00003030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002f9c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000123  00800162  00800162  00003092  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00003092  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000030f0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000007b0  00000000  00000000  00003130  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00012e42  00000000  00000000  000038e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002acb  00000000  00000000  00016722  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003f6a  00000000  00000000  000191ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001d78  00000000  00000000  0001d158  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000261b  00000000  00000000  0001eed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000ae46  00000000  00000000  000214eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007e0  00000000  00000000  0002c331  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7e 00 	jmp	0xfc	; 0xfc <__dtors_end>
       4:	0c 94 52 0d 	jmp	0x1aa4	; 0x1aa4 <__vector_1>
       8:	0c 94 79 0d 	jmp	0x1af2	; 0x1af2 <__vector_2>
       c:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      10:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      14:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      18:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      1c:	0c 94 d2 0c 	jmp	0x19a4	; 0x19a4 <__vector_7>
      20:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      24:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      28:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      2c:	0c 94 75 0c 	jmp	0x18ea	; 0x18ea <__vector_11>
      30:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      34:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      38:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      3c:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      40:	0c 94 a0 0d 	jmp	0x1b40	; 0x1b40 <__vector_16>
      44:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      48:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__vector_18>
      4c:	0c 94 32 02 	jmp	0x464	; 0x464 <__vector_19>
      50:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      54:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      58:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      5c:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      60:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>
      64:	0c 94 a6 00 	jmp	0x14c	; 0x14c <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	4e 41       	sbci	r20, 0x1E	; 30
      6a:	4e 49       	Address 0x0000006a is out of bounds.
.word	0xffff	; ????

0000006b <pstr_inity>:
      6b:	49 4e 49 54 59                                      INITY

00000070 <pstr_inf>:
      70:	49 4e 46                                            INF

00000073 <pwr_m10>:
      73:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
      83:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

0000008b <pwr_p10>:
      8b:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
      9b:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

000000a3 <_ZL21tone_pin_to_timer_PGM>:
      a3:	02                                                  .

000000a4 <digital_pin_to_timer_PGM>:
      a4:	00 00 00 08 00 02 01 00 00 03 04 07 00 00 00 00     ................
      b4:	00 00 00 00                                         ....

000000b8 <digital_pin_to_bit_mask_PGM>:
      b8:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
      c8:	04 08 10 20                                         ... 

000000cc <digital_pin_to_port_PGM>:
      cc:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
      dc:	03 03 03 03                                         ....

000000e0 <port_to_output_PGM>:
      e0:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

000000ea <port_to_mode_PGM>:
      ea:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

000000f4 <__ctors_start>:
      f4:	62 02       	muls	r22, r18
      f6:	d1 02       	muls	r29, r17
      f8:	ce 04       	cpc	r12, r14

000000fa <__ctors_end>:
      fa:	23 05       	cpc	r18, r3

000000fc <__dtors_end>:
      fc:	11 24       	eor	r1, r1
      fe:	1f be       	out	0x3f, r1	; 63
     100:	cf ef       	ldi	r28, 0xFF	; 255
     102:	d8 e0       	ldi	r29, 0x08	; 8
     104:	de bf       	out	0x3e, r29	; 62
     106:	cd bf       	out	0x3d, r28	; 61

00000108 <__do_copy_data>:
     108:	11 e0       	ldi	r17, 0x01	; 1
     10a:	a0 e0       	ldi	r26, 0x00	; 0
     10c:	b1 e0       	ldi	r27, 0x01	; 1
     10e:	ec e9       	ldi	r30, 0x9C	; 156
     110:	ff e2       	ldi	r31, 0x2F	; 47
     112:	02 c0       	rjmp	.+4      	; 0x118 <__do_copy_data+0x10>
     114:	05 90       	lpm	r0, Z+
     116:	0d 92       	st	X+, r0
     118:	a2 36       	cpi	r26, 0x62	; 98
     11a:	b1 07       	cpc	r27, r17
     11c:	d9 f7       	brne	.-10     	; 0x114 <__do_copy_data+0xc>

0000011e <__do_clear_bss>:
     11e:	22 e0       	ldi	r18, 0x02	; 2
     120:	a2 e6       	ldi	r26, 0x62	; 98
     122:	b1 e0       	ldi	r27, 0x01	; 1
     124:	01 c0       	rjmp	.+2      	; 0x128 <.do_clear_bss_start>

00000126 <.do_clear_bss_loop>:
     126:	1d 92       	st	X+, r1

00000128 <.do_clear_bss_start>:
     128:	a5 38       	cpi	r26, 0x85	; 133
     12a:	b2 07       	cpc	r27, r18
     12c:	e1 f7       	brne	.-8      	; 0x126 <.do_clear_bss_loop>

0000012e <__do_global_ctors>:
     12e:	10 e0       	ldi	r17, 0x00	; 0
     130:	cd e7       	ldi	r28, 0x7D	; 125
     132:	d0 e0       	ldi	r29, 0x00	; 0
     134:	04 c0       	rjmp	.+8      	; 0x13e <__do_global_ctors+0x10>
     136:	21 97       	sbiw	r28, 0x01	; 1
     138:	fe 01       	movw	r30, r28
     13a:	0e 94 73 11 	call	0x22e6	; 0x22e6 <__tablejump2__>
     13e:	ca 37       	cpi	r28, 0x7A	; 122
     140:	d1 07       	cpc	r29, r17
     142:	c9 f7       	brne	.-14     	; 0x136 <__do_global_ctors+0x8>
     144:	0e 94 09 04 	call	0x812	; 0x812 <main>
     148:	0c 94 c1 17 	jmp	0x2f82	; 0x2f82 <__do_global_dtors>

0000014c <__bad_interrupt>:
     14c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000150 <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
     150:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
     152:	91 8d       	ldd	r25, Z+25	; 0x19
     154:	22 8d       	ldd	r18, Z+26	; 0x1a
     156:	89 2f       	mov	r24, r25
     158:	90 e0       	ldi	r25, 0x00	; 0
     15a:	80 5c       	subi	r24, 0xC0	; 192
     15c:	9f 4f       	sbci	r25, 0xFF	; 255
     15e:	82 1b       	sub	r24, r18
     160:	91 09       	sbc	r25, r1
}
     162:	8f 73       	andi	r24, 0x3F	; 63
     164:	99 27       	eor	r25, r25
     166:	08 95       	ret

00000168 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
     168:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
     16a:	91 8d       	ldd	r25, Z+25	; 0x19
     16c:	82 8d       	ldd	r24, Z+26	; 0x1a
     16e:	98 17       	cp	r25, r24
     170:	31 f0       	breq	.+12     	; 0x17e <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
     172:	82 8d       	ldd	r24, Z+26	; 0x1a
     174:	e8 0f       	add	r30, r24
     176:	f1 1d       	adc	r31, r1
     178:	85 8d       	ldd	r24, Z+29	; 0x1d
     17a:	90 e0       	ldi	r25, 0x00	; 0
     17c:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
     182:	08 95       	ret

00000184 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
     184:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
     186:	91 8d       	ldd	r25, Z+25	; 0x19
     188:	82 8d       	ldd	r24, Z+26	; 0x1a
     18a:	98 17       	cp	r25, r24
     18c:	61 f0       	breq	.+24     	; 0x1a6 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
     18e:	82 8d       	ldd	r24, Z+26	; 0x1a
     190:	df 01       	movw	r26, r30
     192:	a8 0f       	add	r26, r24
     194:	b1 1d       	adc	r27, r1
     196:	5d 96       	adiw	r26, 0x1d	; 29
     198:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
     19a:	92 8d       	ldd	r25, Z+26	; 0x1a
     19c:	9f 5f       	subi	r25, 0xFF	; 255
     19e:	9f 73       	andi	r25, 0x3F	; 63
     1a0:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
     1a2:	90 e0       	ldi	r25, 0x00	; 0
     1a4:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     1a6:	8f ef       	ldi	r24, 0xFF	; 255
     1a8:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
     1aa:	08 95       	ret

000001ac <_ZN14HardwareSerial17availableForWriteEv>:
{
#if (SERIAL_TX_BUFFER_SIZE>256)
  uint8_t oldSREG = SREG;
  cli();
#endif
  tx_buffer_index_t head = _tx_buffer_head;
     1ac:	fc 01       	movw	r30, r24
     1ae:	23 8d       	ldd	r18, Z+27	; 0x1b
  tx_buffer_index_t tail = _tx_buffer_tail;
     1b0:	34 8d       	ldd	r19, Z+28	; 0x1c
#if (SERIAL_TX_BUFFER_SIZE>256)
  SREG = oldSREG;
#endif
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
     1b2:	23 17       	cp	r18, r19
     1b4:	38 f0       	brcs	.+14     	; 0x1c4 <_ZN14HardwareSerial17availableForWriteEv+0x18>
     1b6:	8f e3       	ldi	r24, 0x3F	; 63
     1b8:	90 e0       	ldi	r25, 0x00	; 0
     1ba:	82 1b       	sub	r24, r18
     1bc:	91 09       	sbc	r25, r1
     1be:	83 0f       	add	r24, r19
     1c0:	91 1d       	adc	r25, r1
     1c2:	08 95       	ret
  return tail - head - 1;
     1c4:	83 2f       	mov	r24, r19
     1c6:	90 e0       	ldi	r25, 0x00	; 0
     1c8:	82 1b       	sub	r24, r18
     1ca:	91 09       	sbc	r25, r1
     1cc:	01 97       	sbiw	r24, 0x01	; 1
}
     1ce:	08 95       	ret

000001d0 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     1d0:	88 e5       	ldi	r24, 0x58	; 88
     1d2:	92 e0       	ldi	r25, 0x02	; 2
     1d4:	89 2b       	or	r24, r25
     1d6:	49 f0       	breq	.+18     	; 0x1ea <_Z14serialEventRunv+0x1a>
     1d8:	88 e1       	ldi	r24, 0x18	; 24
     1da:	94 e0       	ldi	r25, 0x04	; 4
     1dc:	89 2b       	or	r24, r25
     1de:	29 f0       	breq	.+10     	; 0x1ea <_Z14serialEventRunv+0x1a>
     1e0:	0e 94 58 02 	call	0x4b0	; 0x4b0 <_Z17Serial0_availablev>
     1e4:	81 11       	cpse	r24, r1
     1e6:	0e 94 18 04 	call	0x830	; 0x830 <_Z11serialEventv>
     1ea:	08 95       	ret

000001ec <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
     1ec:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
     1ee:	84 8d       	ldd	r24, Z+28	; 0x1c
     1f0:	df 01       	movw	r26, r30
     1f2:	a8 0f       	add	r26, r24
     1f4:	b1 1d       	adc	r27, r1
     1f6:	a3 5a       	subi	r26, 0xA3	; 163
     1f8:	bf 4f       	sbci	r27, 0xFF	; 255
     1fa:	8c 91       	ld	r24, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
     1fc:	24 8d       	ldd	r18, Z+28	; 0x1c
     1fe:	30 e0       	ldi	r19, 0x00	; 0
     200:	2f 5f       	subi	r18, 0xFF	; 255
     202:	3f 4f       	sbci	r19, 0xFF	; 255
     204:	2f 73       	andi	r18, 0x3F	; 63
     206:	30 78       	andi	r19, 0x80	; 128
     208:	33 23       	and	r19, r19
     20a:	34 f4       	brge	.+12     	; 0x218 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x2c>
     20c:	21 50       	subi	r18, 0x01	; 1
     20e:	31 09       	sbc	r19, r1
     210:	20 6c       	ori	r18, 0xC0	; 192
     212:	3f 6f       	ori	r19, 0xFF	; 255
     214:	2f 5f       	subi	r18, 0xFF	; 255
     216:	3f 4f       	sbci	r19, 0xFF	; 255
     218:	24 8f       	std	Z+28, r18	; 0x1c

  *_udr = c;
     21a:	a6 89       	ldd	r26, Z+22	; 0x16
     21c:	b7 89       	ldd	r27, Z+23	; 0x17
     21e:	8c 93       	st	X, r24

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
     220:	a0 89       	ldd	r26, Z+16	; 0x10
     222:	b1 89       	ldd	r27, Z+17	; 0x11
     224:	8c 91       	ld	r24, X
     226:	80 64       	ori	r24, 0x40	; 64
     228:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
     22a:	93 8d       	ldd	r25, Z+27	; 0x1b
     22c:	84 8d       	ldd	r24, Z+28	; 0x1c
     22e:	98 13       	cpse	r25, r24
     230:	06 c0       	rjmp	.+12     	; 0x23e <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x52>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
     232:	02 88       	ldd	r0, Z+18	; 0x12
     234:	f3 89       	ldd	r31, Z+19	; 0x13
     236:	e0 2d       	mov	r30, r0
     238:	80 81       	ld	r24, Z
     23a:	8f 7d       	andi	r24, 0xDF	; 223
     23c:	80 83       	st	Z, r24
     23e:	08 95       	ret

00000240 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
     246:	88 8d       	ldd	r24, Y+24	; 0x18
     248:	81 11       	cpse	r24, r1
     24a:	0f c0       	rjmp	.+30     	; 0x26a <_ZN14HardwareSerial5flushEv+0x2a>
     24c:	18 c0       	rjmp	.+48     	; 0x27e <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
     24e:	0f b6       	in	r0, 0x3f	; 63
     250:	07 fc       	sbrc	r0, 7
     252:	0d c0       	rjmp	.+26     	; 0x26e <_ZN14HardwareSerial5flushEv+0x2e>
     254:	90 81       	ld	r25, Z
     256:	95 ff       	sbrs	r25, 5
     258:	0a c0       	rjmp	.+20     	; 0x26e <_ZN14HardwareSerial5flushEv+0x2e>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
     25a:	a8 89       	ldd	r26, Y+16	; 0x10
     25c:	b9 89       	ldd	r27, Y+17	; 0x11
     25e:	8c 91       	ld	r24, X
     260:	85 ff       	sbrs	r24, 5
     262:	05 c0       	rjmp	.+10     	; 0x26e <_ZN14HardwareSerial5flushEv+0x2e>
	  _tx_udr_empty_irq();
     264:	ce 01       	movw	r24, r28
     266:	0e 94 f6 00 	call	0x1ec	; 0x1ec <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
     26a:	ea 89       	ldd	r30, Y+18	; 0x12
     26c:	fb 89       	ldd	r31, Y+19	; 0x13
     26e:	90 81       	ld	r25, Z
     270:	95 fd       	sbrc	r25, 5
     272:	ed cf       	rjmp	.-38     	; 0x24e <_ZN14HardwareSerial5flushEv+0xe>
     274:	a8 89       	ldd	r26, Y+16	; 0x10
     276:	b9 89       	ldd	r27, Y+17	; 0x11
     278:	8c 91       	ld	r24, X
     27a:	86 ff       	sbrs	r24, 6
     27c:	e8 cf       	rjmp	.-48     	; 0x24e <_ZN14HardwareSerial5flushEv+0xe>
	if (bit_is_set(*_ucsra, UDRE0))
	  _tx_udr_empty_irq();
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
     27e:	df 91       	pop	r29
     280:	cf 91       	pop	r28
     282:	08 95       	ret

00000284 <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
{
     284:	0f 93       	push	r16
     286:	1f 93       	push	r17
     288:	cf 93       	push	r28
     28a:	df 93       	push	r29
     28c:	fc 01       	movw	r30, r24
  _written = true;
     28e:	81 e0       	ldi	r24, 0x01	; 1
     290:	80 8f       	std	Z+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
     292:	93 8d       	ldd	r25, Z+27	; 0x1b
     294:	84 8d       	ldd	r24, Z+28	; 0x1c
     296:	98 13       	cpse	r25, r24
     298:	22 c0       	rjmp	.+68     	; 0x2de <_ZN14HardwareSerial5writeEh+0x5a>
     29a:	a0 89       	ldd	r26, Z+16	; 0x10
     29c:	b1 89       	ldd	r27, Z+17	; 0x11
     29e:	8c 91       	ld	r24, X
     2a0:	85 fd       	sbrc	r24, 5
     2a2:	2f c0       	rjmp	.+94     	; 0x302 <_ZN14HardwareSerial5writeEh+0x7e>
     2a4:	1c c0       	rjmp	.+56     	; 0x2de <_ZN14HardwareSerial5writeEh+0x5a>
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
    if (bit_is_clear(SREG, SREG_I)) {
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	07 fc       	sbrc	r0, 7
     2aa:	08 c0       	rjmp	.+16     	; 0x2bc <_ZN14HardwareSerial5writeEh+0x38>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
     2ac:	e8 89       	ldd	r30, Y+16	; 0x10
     2ae:	f9 89       	ldd	r31, Y+17	; 0x11
     2b0:	80 81       	ld	r24, Z
     2b2:	85 ff       	sbrs	r24, 5
     2b4:	03 c0       	rjmp	.+6      	; 0x2bc <_ZN14HardwareSerial5writeEh+0x38>
	_tx_udr_empty_irq();
     2b6:	ce 01       	movw	r24, r28
     2b8:	0e 94 f6 00 	call	0x1ec	; 0x1ec <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     2bc:	9c 8d       	ldd	r25, Y+28	; 0x1c
     2be:	09 17       	cp	r16, r25
     2c0:	91 f3       	breq	.-28     	; 0x2a6 <_ZN14HardwareSerial5writeEh+0x22>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
     2c2:	8b 8d       	ldd	r24, Y+27	; 0x1b
     2c4:	fe 01       	movw	r30, r28
     2c6:	e8 0f       	add	r30, r24
     2c8:	f1 1d       	adc	r31, r1
     2ca:	e3 5a       	subi	r30, 0xA3	; 163
     2cc:	ff 4f       	sbci	r31, 0xFF	; 255
     2ce:	10 83       	st	Z, r17
  _tx_buffer_head = i;
     2d0:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
     2d2:	ea 89       	ldd	r30, Y+18	; 0x12
     2d4:	fb 89       	ldd	r31, Y+19	; 0x13
     2d6:	80 81       	ld	r24, Z
     2d8:	80 62       	ori	r24, 0x20	; 32
     2da:	80 83       	st	Z, r24
  
  return 1;
     2dc:	1b c0       	rjmp	.+54     	; 0x314 <_ZN14HardwareSerial5writeEh+0x90>
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
     2de:	23 8d       	ldd	r18, Z+27	; 0x1b
     2e0:	30 e0       	ldi	r19, 0x00	; 0
     2e2:	2f 5f       	subi	r18, 0xFF	; 255
     2e4:	3f 4f       	sbci	r19, 0xFF	; 255
     2e6:	2f 73       	andi	r18, 0x3F	; 63
     2e8:	30 78       	andi	r19, 0x80	; 128
     2ea:	33 23       	and	r19, r19
     2ec:	34 f4       	brge	.+12     	; 0x2fa <_ZN14HardwareSerial5writeEh+0x76>
     2ee:	21 50       	subi	r18, 0x01	; 1
     2f0:	31 09       	sbc	r19, r1
     2f2:	20 6c       	ori	r18, 0xC0	; 192
     2f4:	3f 6f       	ori	r19, 0xFF	; 255
     2f6:	2f 5f       	subi	r18, 0xFF	; 255
     2f8:	3f 4f       	sbci	r19, 0xFF	; 255
     2fa:	16 2f       	mov	r17, r22
     2fc:	ef 01       	movw	r28, r30
     2fe:	02 2f       	mov	r16, r18
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     300:	dd cf       	rjmp	.-70     	; 0x2bc <_ZN14HardwareSerial5writeEh+0x38>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
     302:	a6 89       	ldd	r26, Z+22	; 0x16
     304:	b7 89       	ldd	r27, Z+23	; 0x17
     306:	6c 93       	st	X, r22
    sbi(*_ucsra, TXC0);
     308:	00 88       	ldd	r0, Z+16	; 0x10
     30a:	f1 89       	ldd	r31, Z+17	; 0x11
     30c:	e0 2d       	mov	r30, r0
     30e:	80 81       	ld	r24, Z
     310:	80 64       	ori	r24, 0x40	; 64
     312:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
     314:	81 e0       	ldi	r24, 0x01	; 1
     316:	90 e0       	ldi	r25, 0x00	; 0
     318:	df 91       	pop	r29
     31a:	cf 91       	pop	r28
     31c:	1f 91       	pop	r17
     31e:	0f 91       	pop	r16
     320:	08 95       	ret

00000322 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
     322:	bf 92       	push	r11
     324:	cf 92       	push	r12
     326:	df 92       	push	r13
     328:	ef 92       	push	r14
     32a:	ff 92       	push	r15
     32c:	0f 93       	push	r16
     32e:	1f 93       	push	r17
     330:	cf 93       	push	r28
     332:	df 93       	push	r29
     334:	ec 01       	movw	r28, r24
     336:	6a 01       	movw	r12, r20
     338:	7b 01       	movw	r14, r22
     33a:	b2 2e       	mov	r11, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
     33c:	e8 89       	ldd	r30, Y+16	; 0x10
     33e:	f9 89       	ldd	r31, Y+17	; 0x11
     340:	82 e0       	ldi	r24, 0x02	; 2
     342:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     344:	41 15       	cp	r20, r1
     346:	51 4e       	sbci	r21, 0xE1	; 225
     348:	61 05       	cpc	r22, r1
     34a:	71 05       	cpc	r23, r1
     34c:	b1 f0       	breq	.+44     	; 0x37a <_ZN14HardwareSerial5beginEmh+0x58>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
     34e:	60 e0       	ldi	r22, 0x00	; 0
     350:	79 e0       	ldi	r23, 0x09	; 9
     352:	8d e3       	ldi	r24, 0x3D	; 61
     354:	90 e0       	ldi	r25, 0x00	; 0
     356:	a7 01       	movw	r20, r14
     358:	96 01       	movw	r18, r12
     35a:	0e 94 2b 11 	call	0x2256	; 0x2256 <__udivmodsi4>
     35e:	89 01       	movw	r16, r18
     360:	9a 01       	movw	r18, r20
     362:	01 50       	subi	r16, 0x01	; 1
     364:	11 09       	sbc	r17, r1
     366:	21 09       	sbc	r18, r1
     368:	31 09       	sbc	r19, r1
     36a:	36 95       	lsr	r19
     36c:	27 95       	ror	r18
     36e:	17 95       	ror	r17
     370:	07 95       	ror	r16
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     372:	01 15       	cp	r16, r1
     374:	80 e1       	ldi	r24, 0x10	; 16
     376:	18 07       	cpc	r17, r24
     378:	a8 f0       	brcs	.+42     	; 0x3a4 <_ZN14HardwareSerial5beginEmh+0x82>
  {
    *_ucsra = 0;
     37a:	e8 89       	ldd	r30, Y+16	; 0x10
     37c:	f9 89       	ldd	r31, Y+17	; 0x11
     37e:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
     380:	60 e8       	ldi	r22, 0x80	; 128
     382:	74 e8       	ldi	r23, 0x84	; 132
     384:	8e e1       	ldi	r24, 0x1E	; 30
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	a7 01       	movw	r20, r14
     38a:	96 01       	movw	r18, r12
     38c:	0e 94 2b 11 	call	0x2256	; 0x2256 <__udivmodsi4>
     390:	da 01       	movw	r26, r20
     392:	c9 01       	movw	r24, r18
     394:	01 97       	sbiw	r24, 0x01	; 1
     396:	a1 09       	sbc	r26, r1
     398:	b1 09       	sbc	r27, r1
     39a:	b6 95       	lsr	r27
     39c:	a7 95       	ror	r26
     39e:	97 95       	ror	r25
     3a0:	87 95       	ror	r24
     3a2:	8c 01       	movw	r16, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
     3a4:	ec 85       	ldd	r30, Y+12	; 0x0c
     3a6:	fd 85       	ldd	r31, Y+13	; 0x0d
     3a8:	10 83       	st	Z, r17
  *_ubrrl = baud_setting;
     3aa:	ee 85       	ldd	r30, Y+14	; 0x0e
     3ac:	ff 85       	ldd	r31, Y+15	; 0x0f
     3ae:	00 83       	st	Z, r16

  _written = false;
     3b0:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
     3b2:	ec 89       	ldd	r30, Y+20	; 0x14
     3b4:	fd 89       	ldd	r31, Y+21	; 0x15
     3b6:	b0 82       	st	Z, r11
  
  sbi(*_ucsrb, RXEN0);
     3b8:	ea 89       	ldd	r30, Y+18	; 0x12
     3ba:	fb 89       	ldd	r31, Y+19	; 0x13
     3bc:	80 81       	ld	r24, Z
     3be:	80 61       	ori	r24, 0x10	; 16
     3c0:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
     3c2:	ea 89       	ldd	r30, Y+18	; 0x12
     3c4:	fb 89       	ldd	r31, Y+19	; 0x13
     3c6:	80 81       	ld	r24, Z
     3c8:	88 60       	ori	r24, 0x08	; 8
     3ca:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
     3cc:	ea 89       	ldd	r30, Y+18	; 0x12
     3ce:	fb 89       	ldd	r31, Y+19	; 0x13
     3d0:	80 81       	ld	r24, Z
     3d2:	80 68       	ori	r24, 0x80	; 128
     3d4:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
     3d6:	ea 89       	ldd	r30, Y+18	; 0x12
     3d8:	fb 89       	ldd	r31, Y+19	; 0x13
     3da:	80 81       	ld	r24, Z
     3dc:	8f 7d       	andi	r24, 0xDF	; 223
     3de:	80 83       	st	Z, r24
}
     3e0:	df 91       	pop	r29
     3e2:	cf 91       	pop	r28
     3e4:	1f 91       	pop	r17
     3e6:	0f 91       	pop	r16
     3e8:	ff 90       	pop	r15
     3ea:	ef 90       	pop	r14
     3ec:	df 90       	pop	r13
     3ee:	cf 90       	pop	r12
     3f0:	bf 90       	pop	r11
     3f2:	08 95       	ret

000003f4 <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
     3f4:	1f 92       	push	r1
     3f6:	0f 92       	push	r0
     3f8:	0f b6       	in	r0, 0x3f	; 63
     3fa:	0f 92       	push	r0
     3fc:	11 24       	eor	r1, r1
     3fe:	2f 93       	push	r18
     400:	8f 93       	push	r24
     402:	9f 93       	push	r25
     404:	af 93       	push	r26
     406:	bf 93       	push	r27
     408:	ef 93       	push	r30
     40a:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
     40c:	e0 91 72 01 	lds	r30, 0x0172	; 0x800172 <__data_end+0x10>
     410:	f0 91 73 01 	lds	r31, 0x0173	; 0x800173 <__data_end+0x11>
     414:	80 81       	ld	r24, Z
     416:	82 fd       	sbrc	r24, 2
     418:	14 c0       	rjmp	.+40     	; 0x442 <__FUSE_REGION_LENGTH__+0x42>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
     41a:	e2 e6       	ldi	r30, 0x62	; 98
     41c:	f1 e0       	ldi	r31, 0x01	; 1
     41e:	a6 89       	ldd	r26, Z+22	; 0x16
     420:	b7 89       	ldd	r27, Z+23	; 0x17
     422:	2c 91       	ld	r18, X
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
     424:	81 8d       	ldd	r24, Z+25	; 0x19
     426:	8f 5f       	subi	r24, 0xFF	; 255
     428:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
     42a:	92 8d       	ldd	r25, Z+26	; 0x1a
     42c:	89 17       	cp	r24, r25
     42e:	71 f0       	breq	.+28     	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
      _rx_buffer[_rx_buffer_head] = c;
     430:	df 01       	movw	r26, r30
     432:	e1 8d       	ldd	r30, Z+25	; 0x19
     434:	f0 e0       	ldi	r31, 0x00	; 0
     436:	ee 59       	subi	r30, 0x9E	; 158
     438:	fe 4f       	sbci	r31, 0xFE	; 254
     43a:	25 8f       	std	Z+29, r18	; 0x1d
      _rx_buffer_head = i;
     43c:	59 96       	adiw	r26, 0x19	; 25
     43e:	8c 93       	st	X, r24
     440:	05 c0       	rjmp	.+10     	; 0x44c <__FUSE_REGION_LENGTH__+0x4c>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
     442:	e0 91 78 01 	lds	r30, 0x0178	; 0x800178 <__data_end+0x16>
     446:	f0 91 79 01 	lds	r31, 0x0179	; 0x800179 <__data_end+0x17>
     44a:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
     44c:	ff 91       	pop	r31
     44e:	ef 91       	pop	r30
     450:	bf 91       	pop	r27
     452:	af 91       	pop	r26
     454:	9f 91       	pop	r25
     456:	8f 91       	pop	r24
     458:	2f 91       	pop	r18
     45a:	0f 90       	pop	r0
     45c:	0f be       	out	0x3f, r0	; 63
     45e:	0f 90       	pop	r0
     460:	1f 90       	pop	r1
     462:	18 95       	reti

00000464 <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
     464:	1f 92       	push	r1
     466:	0f 92       	push	r0
     468:	0f b6       	in	r0, 0x3f	; 63
     46a:	0f 92       	push	r0
     46c:	11 24       	eor	r1, r1
     46e:	2f 93       	push	r18
     470:	3f 93       	push	r19
     472:	4f 93       	push	r20
     474:	5f 93       	push	r21
     476:	6f 93       	push	r22
     478:	7f 93       	push	r23
     47a:	8f 93       	push	r24
     47c:	9f 93       	push	r25
     47e:	af 93       	push	r26
     480:	bf 93       	push	r27
     482:	ef 93       	push	r30
     484:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
     486:	82 e6       	ldi	r24, 0x62	; 98
     488:	91 e0       	ldi	r25, 0x01	; 1
     48a:	0e 94 f6 00 	call	0x1ec	; 0x1ec <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
     48e:	ff 91       	pop	r31
     490:	ef 91       	pop	r30
     492:	bf 91       	pop	r27
     494:	af 91       	pop	r26
     496:	9f 91       	pop	r25
     498:	8f 91       	pop	r24
     49a:	7f 91       	pop	r23
     49c:	6f 91       	pop	r22
     49e:	5f 91       	pop	r21
     4a0:	4f 91       	pop	r20
     4a2:	3f 91       	pop	r19
     4a4:	2f 91       	pop	r18
     4a6:	0f 90       	pop	r0
     4a8:	0f be       	out	0x3f, r0	; 63
     4aa:	0f 90       	pop	r0
     4ac:	1f 90       	pop	r1
     4ae:	18 95       	reti

000004b0 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
     4b0:	82 e6       	ldi	r24, 0x62	; 98
     4b2:	91 e0       	ldi	r25, 0x01	; 1
     4b4:	0e 94 a8 00 	call	0x150	; 0x150 <_ZN14HardwareSerial9availableEv>
     4b8:	21 e0       	ldi	r18, 0x01	; 1
     4ba:	89 2b       	or	r24, r25
     4bc:	09 f4       	brne	.+2      	; 0x4c0 <_Z17Serial0_availablev+0x10>
     4be:	20 e0       	ldi	r18, 0x00	; 0
}
     4c0:	82 2f       	mov	r24, r18
     4c2:	08 95       	ret

000004c4 <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     4c4:	e2 e6       	ldi	r30, 0x62	; 98
     4c6:	f1 e0       	ldi	r31, 0x01	; 1
     4c8:	13 82       	std	Z+3, r1	; 0x03
     4ca:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
     4cc:	88 ee       	ldi	r24, 0xE8	; 232
     4ce:	93 e0       	ldi	r25, 0x03	; 3
     4d0:	a0 e0       	ldi	r26, 0x00	; 0
     4d2:	b0 e0       	ldi	r27, 0x00	; 0
     4d4:	84 83       	std	Z+4, r24	; 0x04
     4d6:	95 83       	std	Z+5, r25	; 0x05
     4d8:	a6 83       	std	Z+6, r26	; 0x06
     4da:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
     4dc:	88 e2       	ldi	r24, 0x28	; 40
     4de:	91 e0       	ldi	r25, 0x01	; 1
     4e0:	91 83       	std	Z+1, r25	; 0x01
     4e2:	80 83       	st	Z, r24
     4e4:	85 ec       	ldi	r24, 0xC5	; 197
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	95 87       	std	Z+13, r25	; 0x0d
     4ea:	84 87       	std	Z+12, r24	; 0x0c
     4ec:	84 ec       	ldi	r24, 0xC4	; 196
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	97 87       	std	Z+15, r25	; 0x0f
     4f2:	86 87       	std	Z+14, r24	; 0x0e
     4f4:	80 ec       	ldi	r24, 0xC0	; 192
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	91 8b       	std	Z+17, r25	; 0x11
     4fa:	80 8b       	std	Z+16, r24	; 0x10
     4fc:	81 ec       	ldi	r24, 0xC1	; 193
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	93 8b       	std	Z+19, r25	; 0x13
     502:	82 8b       	std	Z+18, r24	; 0x12
     504:	82 ec       	ldi	r24, 0xC2	; 194
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	95 8b       	std	Z+21, r25	; 0x15
     50a:	84 8b       	std	Z+20, r24	; 0x14
     50c:	86 ec       	ldi	r24, 0xC6	; 198
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	97 8b       	std	Z+23, r25	; 0x17
     512:	86 8b       	std	Z+22, r24	; 0x16
     514:	11 8e       	std	Z+25, r1	; 0x19
     516:	12 8e       	std	Z+26, r1	; 0x1a
     518:	13 8e       	std	Z+27, r1	; 0x1b
     51a:	14 8e       	std	Z+28, r1	; 0x1c
     51c:	08 95       	ret

0000051e <_ZNK9IPAddress7printToER5Print>:
}

bool IPAddress::operator==(const uint8_t* addr) const
{
    return memcmp(addr, _address.bytes, sizeof(_address.bytes)) == 0;
}
     51e:	8f 92       	push	r8
     520:	9f 92       	push	r9
     522:	af 92       	push	r10
     524:	bf 92       	push	r11
     526:	cf 92       	push	r12
     528:	df 92       	push	r13
     52a:	ef 92       	push	r14
     52c:	ff 92       	push	r15
     52e:	0f 93       	push	r16
     530:	1f 93       	push	r17
     532:	cf 93       	push	r28
     534:	df 93       	push	r29
     536:	5c 01       	movw	r10, r24
     538:	7b 01       	movw	r14, r22
     53a:	4c 01       	movw	r8, r24
     53c:	82 e0       	ldi	r24, 0x02	; 2
     53e:	88 0e       	add	r8, r24
     540:	91 1c       	adc	r9, r1
     542:	65 01       	movw	r12, r10
     544:	e5 e0       	ldi	r30, 0x05	; 5
     546:	ce 0e       	add	r12, r30
     548:	d1 1c       	adc	r13, r1
     54a:	00 e0       	ldi	r16, 0x00	; 0
     54c:	10 e0       	ldi	r17, 0x00	; 0
     54e:	f4 01       	movw	r30, r8
     550:	61 91       	ld	r22, Z+
     552:	4f 01       	movw	r8, r30
     554:	4a e0       	ldi	r20, 0x0A	; 10
     556:	50 e0       	ldi	r21, 0x00	; 0
     558:	c7 01       	movw	r24, r14
     55a:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <_ZN5Print5printEhi>
     55e:	ec 01       	movw	r28, r24
     560:	6e e2       	ldi	r22, 0x2E	; 46
     562:	c7 01       	movw	r24, r14
     564:	0e 94 24 09 	call	0x1248	; 0x1248 <_ZN5Print5printEc>
     568:	8c 0f       	add	r24, r28
     56a:	9d 1f       	adc	r25, r29
     56c:	08 0f       	add	r16, r24
     56e:	19 1f       	adc	r17, r25
     570:	8c 14       	cp	r8, r12
     572:	9d 04       	cpc	r9, r13
     574:	61 f7       	brne	.-40     	; 0x54e <_ZNK9IPAddress7printToER5Print+0x30>
     576:	4a e0       	ldi	r20, 0x0A	; 10
     578:	50 e0       	ldi	r21, 0x00	; 0
     57a:	f5 01       	movw	r30, r10
     57c:	65 81       	ldd	r22, Z+5	; 0x05
     57e:	c7 01       	movw	r24, r14
     580:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <_ZN5Print5printEhi>
     584:	80 0f       	add	r24, r16
     586:	91 1f       	adc	r25, r17
     588:	df 91       	pop	r29
     58a:	cf 91       	pop	r28
     58c:	1f 91       	pop	r17
     58e:	0f 91       	pop	r16
     590:	ff 90       	pop	r15
     592:	ef 90       	pop	r14
     594:	df 90       	pop	r13
     596:	cf 90       	pop	r12
     598:	bf 90       	pop	r11
     59a:	af 90       	pop	r10
     59c:	9f 90       	pop	r9
     59e:	8f 90       	pop	r8
     5a0:	08 95       	ret

000005a2 <_GLOBAL__sub_I__ZN9IPAddressC2Ev>:
IPAddress::IPAddress()
{
    _address.dword = 0;
}

IPAddress::IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet)
     5a2:	ef ef       	ldi	r30, 0xFF	; 255
     5a4:	f1 e0       	ldi	r31, 0x01	; 1
     5a6:	8a e3       	ldi	r24, 0x3A	; 58
     5a8:	91 e0       	ldi	r25, 0x01	; 1
     5aa:	91 83       	std	Z+1, r25	; 0x01
     5ac:	80 83       	st	Z, r24
{
    _address.bytes[0] = first_octet;
     5ae:	12 82       	std	Z+2, r1	; 0x02
    _address.bytes[1] = second_octet;
     5b0:	13 82       	std	Z+3, r1	; 0x03
    _address.bytes[2] = third_octet;
     5b2:	14 82       	std	Z+4, r1	; 0x04
    _address.bytes[3] = fourth_octet;
     5b4:	15 82       	std	Z+5, r1	; 0x05
     5b6:	08 95       	ret

000005b8 <_Z8increasev>:
// May be redefined by variant files.
void initVariant() __attribute__((weak));
void initVariant() { }

void setupUSB() __attribute__((weak));
void setupUSB() { }
     5b8:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <encode_num>
     5bc:	90 91 06 02 	lds	r25, 0x0206	; 0x800206 <encode_num+0x1>
     5c0:	01 96       	adiw	r24, 0x01	; 1
     5c2:	90 93 06 02 	sts	0x0206, r25	; 0x800206 <encode_num+0x1>
     5c6:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <encode_num>
     5ca:	08 95       	ret

000005cc <_Z13report_encodev>:
     5cc:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <encode_num>
     5d0:	90 91 06 02 	lds	r25, 0x0206	; 0x800206 <encode_num+0x1>
     5d4:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <MAX_encode_num+0x1>
     5d8:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <MAX_encode_num>
     5dc:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <encode_num+0x1>
     5e0:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <encode_num>
     5e4:	6c e3       	ldi	r22, 0x3C	; 60
     5e6:	71 e0       	ldi	r23, 0x01	; 1
     5e8:	82 e6       	ldi	r24, 0x62	; 98
     5ea:	91 e0       	ldi	r25, 0x01	; 1
     5ec:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
     5f0:	40 91 6b 02 	lds	r20, 0x026B	; 0x80026b <Setpoint>
     5f4:	50 91 6c 02 	lds	r21, 0x026C	; 0x80026c <Setpoint+0x1>
     5f8:	60 91 6d 02 	lds	r22, 0x026D	; 0x80026d <Setpoint+0x2>
     5fc:	70 91 6e 02 	lds	r23, 0x026E	; 0x80026e <Setpoint+0x3>
     600:	22 e0       	ldi	r18, 0x02	; 2
     602:	30 e0       	ldi	r19, 0x00	; 0
     604:	82 e6       	ldi	r24, 0x62	; 98
     606:	91 e0       	ldi	r25, 0x01	; 1
     608:	0e 94 fb 0a 	call	0x15f6	; 0x15f6 <_ZN5Print5printEdi>
     60c:	6f e3       	ldi	r22, 0x3F	; 63
     60e:	71 e0       	ldi	r23, 0x01	; 1
     610:	82 e6       	ldi	r24, 0x62	; 98
     612:	91 e0       	ldi	r25, 0x01	; 1
     614:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
     618:	60 91 07 02 	lds	r22, 0x0207	; 0x800207 <MAX_encode_num>
     61c:	70 91 08 02 	lds	r23, 0x0208	; 0x800208 <MAX_encode_num+0x1>
     620:	4a e0       	ldi	r20, 0x0A	; 10
     622:	50 e0       	ldi	r21, 0x00	; 0
     624:	82 e6       	ldi	r24, 0x62	; 98
     626:	91 e0       	ldi	r25, 0x01	; 1
     628:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <_ZN5Print5printEii>
     62c:	62 e4       	ldi	r22, 0x42	; 66
     62e:	71 e0       	ldi	r23, 0x01	; 1
     630:	82 e6       	ldi	r24, 0x62	; 98
     632:	91 e0       	ldi	r25, 0x01	; 1
     634:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
     638:	40 91 0e 01 	lds	r20, 0x010E	; 0x80010e <consKp>
     63c:	50 91 0f 01 	lds	r21, 0x010F	; 0x80010f <consKp+0x1>
     640:	60 91 10 01 	lds	r22, 0x0110	; 0x800110 <consKp+0x2>
     644:	70 91 11 01 	lds	r23, 0x0111	; 0x800111 <consKp+0x3>
     648:	22 e0       	ldi	r18, 0x02	; 2
     64a:	30 e0       	ldi	r19, 0x00	; 0
     64c:	82 e6       	ldi	r24, 0x62	; 98
     64e:	91 e0       	ldi	r25, 0x01	; 1
     650:	0e 94 fb 0a 	call	0x15f6	; 0x15f6 <_ZN5Print5printEdi>
     654:	66 e4       	ldi	r22, 0x46	; 70
     656:	71 e0       	ldi	r23, 0x01	; 1
     658:	82 e6       	ldi	r24, 0x62	; 98
     65a:	91 e0       	ldi	r25, 0x01	; 1
     65c:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
     660:	40 91 0a 01 	lds	r20, 0x010A	; 0x80010a <consKi>
     664:	50 91 0b 01 	lds	r21, 0x010B	; 0x80010b <consKi+0x1>
     668:	60 91 0c 01 	lds	r22, 0x010C	; 0x80010c <consKi+0x2>
     66c:	70 91 0d 01 	lds	r23, 0x010D	; 0x80010d <consKi+0x3>
     670:	22 e0       	ldi	r18, 0x02	; 2
     672:	30 e0       	ldi	r19, 0x00	; 0
     674:	82 e6       	ldi	r24, 0x62	; 98
     676:	91 e0       	ldi	r25, 0x01	; 1
     678:	0e 94 fb 0a 	call	0x15f6	; 0x15f6 <_ZN5Print5printEdi>
     67c:	6a e4       	ldi	r22, 0x4A	; 74
     67e:	71 e0       	ldi	r23, 0x01	; 1
     680:	82 e6       	ldi	r24, 0x62	; 98
     682:	91 e0       	ldi	r25, 0x01	; 1
     684:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
     688:	40 91 06 01 	lds	r20, 0x0106	; 0x800106 <consKd>
     68c:	50 91 07 01 	lds	r21, 0x0107	; 0x800107 <consKd+0x1>
     690:	60 91 08 01 	lds	r22, 0x0108	; 0x800108 <consKd+0x2>
     694:	70 91 09 01 	lds	r23, 0x0109	; 0x800109 <consKd+0x3>
     698:	22 e0       	ldi	r18, 0x02	; 2
     69a:	30 e0       	ldi	r19, 0x00	; 0
     69c:	82 e6       	ldi	r24, 0x62	; 98
     69e:	91 e0       	ldi	r25, 0x01	; 1
     6a0:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <_ZN5Print7printlnEdi>
     6a4:	08 95       	ret

000006a6 <initVariant>:
     6a6:	08 95       	ret

000006a8 <setup>:
#define VRY A4
#define interruptPin 2
#define motor_A 5
#define motor_B 6

void setup() {
     6a8:	cf 93       	push	r28
     6aa:	df 93       	push	r29
     6ac:	00 d0       	rcall	.+0      	; 0x6ae <setup+0x6>
     6ae:	00 d0       	rcall	.+0      	; 0x6b0 <setup+0x8>
     6b0:	00 d0       	rcall	.+0      	; 0x6b2 <setup+0xa>
     6b2:	cd b7       	in	r28, 0x3d	; 61
     6b4:	de b7       	in	r29, 0x3e	; 62
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
     6b6:	26 e0       	ldi	r18, 0x06	; 6
     6b8:	40 e8       	ldi	r20, 0x80	; 128
     6ba:	55 e2       	ldi	r21, 0x25	; 37
     6bc:	60 e0       	ldi	r22, 0x00	; 0
     6be:	70 e0       	ldi	r23, 0x00	; 0
     6c0:	82 e6       	ldi	r24, 0x62	; 98
     6c2:	91 e0       	ldi	r25, 0x01	; 1
     6c4:	0e 94 91 01 	call	0x322	; 0x322 <_ZN14HardwareSerial5beginEmh>
	// put your setup code here, to run once:
	Serial.begin(9600);
	//设置中断
	pinMode(interruptPin,INPUT_PULLUP);
     6c8:	62 e0       	ldi	r22, 0x02	; 2
     6ca:	82 e0       	ldi	r24, 0x02	; 2
     6cc:	0e 94 e5 0e 	call	0x1dca	; 0x1dca <pinMode>
	attachInterrupt(digitalPinToInterrupt(interruptPin), increase, FALLING);
     6d0:	42 e0       	ldi	r20, 0x02	; 2
     6d2:	50 e0       	ldi	r21, 0x00	; 0
     6d4:	6c ed       	ldi	r22, 0xDC	; 220
     6d6:	72 e0       	ldi	r23, 0x02	; 2
     6d8:	80 e0       	ldi	r24, 0x00	; 0
     6da:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <attachInterrupt>
	//设置定时器
	tc1.setMode("CTC",50);
     6de:	6e e4       	ldi	r22, 0x4E	; 78
     6e0:	71 e0       	ldi	r23, 0x01	; 1
     6e2:	ce 01       	movw	r24, r28
     6e4:	01 96       	adiw	r24, 0x01	; 1
     6e6:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
     6ea:	42 e3       	ldi	r20, 0x32	; 50
     6ec:	50 e0       	ldi	r21, 0x00	; 0
     6ee:	be 01       	movw	r22, r28
     6f0:	6f 5f       	subi	r22, 0xFF	; 255
     6f2:	7f 4f       	sbci	r23, 0xFF	; 255
     6f4:	89 e0       	ldi	r24, 0x09	; 9
     6f6:	92 e0       	ldi	r25, 0x02	; 2
     6f8:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <_ZN6Timer17setModeE6Stringi>
     6fc:	ce 01       	movw	r24, r28
     6fe:	01 96       	adiw	r24, 0x01	; 1
     700:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
	tc1.attachInterrupt(report_encode);
     704:	66 ee       	ldi	r22, 0xE6	; 230
     706:	72 e0       	ldi	r23, 0x02	; 2
     708:	89 e0       	ldi	r24, 0x09	; 9
     70a:	92 e0       	ldi	r25, 0x02	; 2
     70c:	0e 94 6d 0c 	call	0x18da	; 0x18da <_ZN6Timer115attachInterruptEPFvvE>
	//驱动电机
	pinMode(motor_A,OUTPUT);
     710:	61 e0       	ldi	r22, 0x01	; 1
     712:	85 e0       	ldi	r24, 0x05	; 5
     714:	0e 94 e5 0e 	call	0x1dca	; 0x1dca <pinMode>
	analogWrite(motor_A,127);
     718:	6f e7       	ldi	r22, 0x7F	; 127
     71a:	70 e0       	ldi	r23, 0x00	; 0
     71c:	85 e0       	ldi	r24, 0x05	; 5
     71e:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <analogWrite>
	pinMode(motor_B,OUTPUT);
     722:	61 e0       	ldi	r22, 0x01	; 1
     724:	86 e0       	ldi	r24, 0x06	; 6
     726:	0e 94 e5 0e 	call	0x1dca	; 0x1dca <pinMode>
	digitalWrite(motor_B,LOW);
     72a:	60 e0       	ldi	r22, 0x00	; 0
     72c:	86 e0       	ldi	r24, 0x06	; 6
     72e:	0e 94 24 0f 	call	0x1e48	; 0x1e48 <digitalWrite>
	 //turn the PID on
	 myPID.SetMode(AUTOMATIC);
     732:	61 e0       	ldi	r22, 0x01	; 1
     734:	70 e0       	ldi	r23, 0x00	; 0
     736:	85 e1       	ldi	r24, 0x15	; 21
     738:	92 e0       	ldi	r25, 0x02	; 2
     73a:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <_ZN3PID7SetModeEi>
}
     73e:	26 96       	adiw	r28, 0x06	; 6
     740:	0f b6       	in	r0, 0x3f	; 63
     742:	f8 94       	cli
     744:	de bf       	out	0x3e, r29	; 62
     746:	0f be       	out	0x3f, r0	; 63
     748:	cd bf       	out	0x3d, r28	; 61
     74a:	df 91       	pop	r29
     74c:	cf 91       	pop	r28
     74e:	08 95       	ret

00000750 <loop>:

void loop() {
     750:	cf 92       	push	r12
     752:	df 92       	push	r13
     754:	ef 92       	push	r14
     756:	ff 92       	push	r15
     758:	0f 93       	push	r16
     75a:	1f 93       	push	r17
	// put your main code here, to run repeatedly:
	Input = MAX_encode_num;
     75c:	60 91 07 02 	lds	r22, 0x0207	; 0x800207 <MAX_encode_num>
     760:	70 91 08 02 	lds	r23, 0x0208	; 0x800208 <MAX_encode_num+0x1>
     764:	07 2e       	mov	r0, r23
     766:	00 0c       	add	r0, r0
     768:	88 0b       	sbc	r24, r24
     76a:	99 0b       	sbc	r25, r25
     76c:	0e 94 a4 12 	call	0x2548	; 0x2548 <__floatsisf>
     770:	60 93 67 02 	sts	0x0267, r22	; 0x800267 <Input>
     774:	70 93 68 02 	sts	0x0268, r23	; 0x800268 <Input+0x1>
     778:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <Input+0x2>
     77c:	90 93 6a 02 	sts	0x026A, r25	; 0x80026a <Input+0x3>
	Setpoint = analogRead(VRX)/20;
     780:	83 e1       	ldi	r24, 0x13	; 19
     782:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <analogRead>
     786:	64 e1       	ldi	r22, 0x14	; 20
     788:	70 e0       	ldi	r23, 0x00	; 0
     78a:	0e 94 17 11 	call	0x222e	; 0x222e <__divmodhi4>
     78e:	07 2e       	mov	r0, r23
     790:	00 0c       	add	r0, r0
     792:	88 0b       	sbc	r24, r24
     794:	99 0b       	sbc	r25, r25
     796:	0e 94 a4 12 	call	0x2548	; 0x2548 <__floatsisf>
     79a:	60 93 6b 02 	sts	0x026B, r22	; 0x80026b <Setpoint>
     79e:	70 93 6c 02 	sts	0x026C, r23	; 0x80026c <Setpoint+0x1>
     7a2:	80 93 6d 02 	sts	0x026D, r24	; 0x80026d <Setpoint+0x2>
     7a6:	90 93 6e 02 	sts	0x026E, r25	; 0x80026e <Setpoint+0x3>
	double gap = abs(Setpoint-Input);
	//Serial.println(tc1.MAX_time);
	
	myPID.SetTunings(consKp, consKi, consKd);
     7aa:	c0 90 06 01 	lds	r12, 0x0106	; 0x800106 <consKd>
     7ae:	d0 90 07 01 	lds	r13, 0x0107	; 0x800107 <consKd+0x1>
     7b2:	e0 90 08 01 	lds	r14, 0x0108	; 0x800108 <consKd+0x2>
     7b6:	f0 90 09 01 	lds	r15, 0x0109	; 0x800109 <consKd+0x3>
     7ba:	00 91 0a 01 	lds	r16, 0x010A	; 0x80010a <consKi>
     7be:	10 91 0b 01 	lds	r17, 0x010B	; 0x80010b <consKi+0x1>
     7c2:	20 91 0c 01 	lds	r18, 0x010C	; 0x80010c <consKi+0x2>
     7c6:	30 91 0d 01 	lds	r19, 0x010D	; 0x80010d <consKi+0x3>
     7ca:	40 91 0e 01 	lds	r20, 0x010E	; 0x80010e <consKp>
     7ce:	50 91 0f 01 	lds	r21, 0x010F	; 0x80010f <consKp+0x1>
     7d2:	60 91 10 01 	lds	r22, 0x0110	; 0x800110 <consKp+0x2>
     7d6:	70 91 11 01 	lds	r23, 0x0111	; 0x800111 <consKp+0x3>
     7da:	85 e1       	ldi	r24, 0x15	; 21
     7dc:	92 e0       	ldi	r25, 0x02	; 2
     7de:	0e 94 87 07 	call	0xf0e	; 0xf0e <_ZN3PID10SetTuningsEddd>
	
	myPID.Compute();
     7e2:	85 e1       	ldi	r24, 0x15	; 21
     7e4:	92 e0       	ldi	r25, 0x02	; 2
     7e6:	0e 94 34 05 	call	0xa68	; 0xa68 <_ZN3PID7ComputeEv>
	
	analogWrite(motor_A, Output);
     7ea:	60 91 63 02 	lds	r22, 0x0263	; 0x800263 <Output>
     7ee:	70 91 64 02 	lds	r23, 0x0264	; 0x800264 <Output+0x1>
     7f2:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <Output+0x2>
     7f6:	90 91 66 02 	lds	r25, 0x0266	; 0x800266 <Output+0x3>
     7fa:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <__fixsfsi>
     7fe:	85 e0       	ldi	r24, 0x05	; 5
     800:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <analogWrite>
}
     804:	1f 91       	pop	r17
     806:	0f 91       	pop	r16
     808:	ff 90       	pop	r15
     80a:	ef 90       	pop	r14
     80c:	df 90       	pop	r13
     80e:	cf 90       	pop	r12
     810:	08 95       	ret

00000812 <main>:
void setupUSB() { }


int main(void)
{
	init();
     812:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <init>

	initVariant();
     816:	0e 94 53 03 	call	0x6a6	; 0x6a6 <initVariant>
	
#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
     81a:	0e 94 54 03 	call	0x6a8	; 0x6a8 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
     81e:	c8 ee       	ldi	r28, 0xE8	; 232
     820:	d0 e0       	ldi	r29, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
     822:	0e 94 a8 03 	call	0x750	; 0x750 <loop>
		if (serialEventRun) serialEventRun();
     826:	20 97       	sbiw	r28, 0x00	; 0
     828:	e1 f3       	breq	.-8      	; 0x822 <main+0x10>
     82a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <_Z14serialEventRunv>
     82e:	f9 cf       	rjmp	.-14     	; 0x822 <main+0x10>

00000830 <_Z11serialEventv>:

void increase()
{
	encode_num++;
}
void serialEvent(){
     830:	cf 92       	push	r12
     832:	df 92       	push	r13
     834:	ef 92       	push	r14
     836:	ff 92       	push	r15
     838:	0f 93       	push	r16
     83a:	1f 93       	push	r17
     83c:	cf 93       	push	r28
     83e:	df 93       	push	r29
     840:	cd b7       	in	r28, 0x3d	; 61
     842:	de b7       	in	r29, 0x3e	; 62
     844:	aa 97       	sbiw	r28, 0x2a	; 42
     846:	0f b6       	in	r0, 0x3f	; 63
     848:	f8 94       	cli
     84a:	de bf       	out	0x3e, r29	; 62
     84c:	0f be       	out	0x3f, r0	; 63
     84e:	cd bf       	out	0x3d, r28	; 61
	String str = Serial.readStringUntil('\n');
     850:	4a e0       	ldi	r20, 0x0A	; 10
     852:	62 e6       	ldi	r22, 0x62	; 98
     854:	71 e0       	ldi	r23, 0x01	; 1
     856:	ce 01       	movw	r24, r28
     858:	85 96       	adiw	r24, 0x25	; 37
     85a:	0e 94 40 0b 	call	0x1680	; 0x1680 <_ZN6Stream15readStringUntilEc>
	str.toLowerCase();
     85e:	ce 01       	movw	r24, r28
     860:	85 96       	adiw	r24, 0x25	; 37
     862:	0e 94 e3 10 	call	0x21c6	; 0x21c6 <_ZN6String11toLowerCaseEv>
	
	//int pos = str.indexOf('\n');
	//String str1 = str.substring(0,pos);
	
	int pos_kp = str.indexOf("kp:");
     866:	62 e4       	ldi	r22, 0x42	; 66
     868:	71 e0       	ldi	r23, 0x01	; 1
     86a:	ce 01       	movw	r24, r28
     86c:	0d 96       	adiw	r24, 0x0d	; 13
     86e:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
     872:	be 01       	movw	r22, r28
     874:	63 5f       	subi	r22, 0xF3	; 243
     876:	7f 4f       	sbci	r23, 0xFF	; 255
     878:	ce 01       	movw	r24, r28
     87a:	85 96       	adiw	r24, 0x25	; 37
     87c:	0e 94 98 10 	call	0x2130	; 0x2130 <_ZNK6String7indexOfERKS_>
     880:	6c 01       	movw	r12, r24
     882:	ce 01       	movw	r24, r28
     884:	0d 96       	adiw	r24, 0x0d	; 13
     886:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
	int pos_ki = str.indexOf("ki:");
     88a:	66 e4       	ldi	r22, 0x46	; 70
     88c:	71 e0       	ldi	r23, 0x01	; 1
     88e:	ce 01       	movw	r24, r28
     890:	07 96       	adiw	r24, 0x07	; 7
     892:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
     896:	be 01       	movw	r22, r28
     898:	69 5f       	subi	r22, 0xF9	; 249
     89a:	7f 4f       	sbci	r23, 0xFF	; 255
     89c:	ce 01       	movw	r24, r28
     89e:	85 96       	adiw	r24, 0x25	; 37
     8a0:	0e 94 98 10 	call	0x2130	; 0x2130 <_ZNK6String7indexOfERKS_>
     8a4:	7c 01       	movw	r14, r24
     8a6:	ce 01       	movw	r24, r28
     8a8:	07 96       	adiw	r24, 0x07	; 7
     8aa:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
	int pos_kd = str.indexOf("kd:");
     8ae:	6a e4       	ldi	r22, 0x4A	; 74
     8b0:	71 e0       	ldi	r23, 0x01	; 1
     8b2:	ce 01       	movw	r24, r28
     8b4:	01 96       	adiw	r24, 0x01	; 1
     8b6:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
     8ba:	be 01       	movw	r22, r28
     8bc:	6f 5f       	subi	r22, 0xFF	; 255
     8be:	7f 4f       	sbci	r23, 0xFF	; 255
     8c0:	ce 01       	movw	r24, r28
     8c2:	85 96       	adiw	r24, 0x25	; 37
     8c4:	0e 94 98 10 	call	0x2130	; 0x2130 <_ZNK6String7indexOfERKS_>
     8c8:	8c 01       	movw	r16, r24
     8ca:	ce 01       	movw	r24, r28
     8cc:	01 96       	adiw	r24, 0x01	; 1
     8ce:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
	
	String str_kp = str.substring(pos_kp+3,pos_ki);
     8d2:	a6 01       	movw	r20, r12
     8d4:	4d 5f       	subi	r20, 0xFD	; 253
     8d6:	5f 4f       	sbci	r21, 0xFF	; 255
     8d8:	97 01       	movw	r18, r14
     8da:	be 01       	movw	r22, r28
     8dc:	6b 5d       	subi	r22, 0xDB	; 219
     8de:	7f 4f       	sbci	r23, 0xFF	; 255
     8e0:	ce 01       	movw	r24, r28
     8e2:	4f 96       	adiw	r24, 0x1f	; 31
     8e4:	0e 94 9d 10 	call	0x213a	; 0x213a <_ZNK6String9substringEjj>
	String str_ki = str.substring(pos_ki+3,pos_kd);
     8e8:	a7 01       	movw	r20, r14
     8ea:	4d 5f       	subi	r20, 0xFD	; 253
     8ec:	5f 4f       	sbci	r21, 0xFF	; 255
     8ee:	98 01       	movw	r18, r16
     8f0:	be 01       	movw	r22, r28
     8f2:	6b 5d       	subi	r22, 0xDB	; 219
     8f4:	7f 4f       	sbci	r23, 0xFF	; 255
     8f6:	ce 01       	movw	r24, r28
     8f8:	49 96       	adiw	r24, 0x19	; 25
     8fa:	0e 94 9d 10 	call	0x213a	; 0x213a <_ZNK6String9substringEjj>
	int indexOf( const String &str, unsigned int fromIndex ) const;
	int lastIndexOf( char ch ) const;
	int lastIndexOf( char ch, unsigned int fromIndex ) const;
	int lastIndexOf( const String &str ) const;
	int lastIndexOf( const String &str, unsigned int fromIndex ) const;
	String substring( unsigned int beginIndex ) const { return substring(beginIndex, len); };
     8fe:	29 a5       	ldd	r18, Y+41	; 0x29
     900:	3a a5       	ldd	r19, Y+42	; 0x2a
	String str_kd = str.substring(pos_kd+3);
     902:	a8 01       	movw	r20, r16
     904:	4d 5f       	subi	r20, 0xFD	; 253
     906:	5f 4f       	sbci	r21, 0xFF	; 255
     908:	be 01       	movw	r22, r28
     90a:	6b 5d       	subi	r22, 0xDB	; 219
     90c:	7f 4f       	sbci	r23, 0xFF	; 255
     90e:	ce 01       	movw	r24, r28
     910:	43 96       	adiw	r24, 0x13	; 19
     912:	0e 94 9d 10 	call	0x213a	; 0x213a <_ZNK6String9substringEjj>
	
	consKp = str_kp.toDouble();
     916:	ce 01       	movw	r24, r28
     918:	4f 96       	adiw	r24, 0x1f	; 31
     91a:	0e 94 0b 11 	call	0x2216	; 0x2216 <_ZNK6String8toDoubleEv>
     91e:	60 93 0e 01 	sts	0x010E, r22	; 0x80010e <consKp>
     922:	70 93 0f 01 	sts	0x010F, r23	; 0x80010f <consKp+0x1>
     926:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <consKp+0x2>
     92a:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <consKp+0x3>
	consKi = str_ki.toDouble();
     92e:	ce 01       	movw	r24, r28
     930:	49 96       	adiw	r24, 0x19	; 25
     932:	0e 94 0b 11 	call	0x2216	; 0x2216 <_ZNK6String8toDoubleEv>
     936:	60 93 0a 01 	sts	0x010A, r22	; 0x80010a <consKi>
     93a:	70 93 0b 01 	sts	0x010B, r23	; 0x80010b <consKi+0x1>
     93e:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <consKi+0x2>
     942:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <consKi+0x3>
	consKd = str_kd.toDouble();
     946:	ce 01       	movw	r24, r28
     948:	43 96       	adiw	r24, 0x13	; 19
     94a:	0e 94 0b 11 	call	0x2216	; 0x2216 <_ZNK6String8toDoubleEv>
     94e:	60 93 06 01 	sts	0x0106, r22	; 0x800106 <consKd>
     952:	70 93 07 01 	sts	0x0107, r23	; 0x800107 <consKd+0x1>
     956:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <consKd+0x2>
     95a:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <consKd+0x3>
	int pos_ki = str.indexOf("ki:");
	int pos_kd = str.indexOf("kd:");
	
	String str_kp = str.substring(pos_kp+3,pos_ki);
	String str_ki = str.substring(pos_ki+3,pos_kd);
	String str_kd = str.substring(pos_kd+3);
     95e:	ce 01       	movw	r24, r28
     960:	43 96       	adiw	r24, 0x13	; 19
     962:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
	int pos_kp = str.indexOf("kp:");
	int pos_ki = str.indexOf("ki:");
	int pos_kd = str.indexOf("kd:");
	
	String str_kp = str.substring(pos_kp+3,pos_ki);
	String str_ki = str.substring(pos_ki+3,pos_kd);
     966:	ce 01       	movw	r24, r28
     968:	49 96       	adiw	r24, 0x19	; 25
     96a:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
	
	int pos_kp = str.indexOf("kp:");
	int pos_ki = str.indexOf("ki:");
	int pos_kd = str.indexOf("kd:");
	
	String str_kp = str.substring(pos_kp+3,pos_ki);
     96e:	ce 01       	movw	r24, r28
     970:	4f 96       	adiw	r24, 0x1f	; 31
     972:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
	String str_ki = str.substring(pos_ki+3,pos_kd);
	String str_kd = str.substring(pos_kd+3);
	
	consKp = str_kp.toDouble();
	consKi = str_ki.toDouble();
	consKd = str_kd.toDouble();
     976:	ce 01       	movw	r24, r28
     978:	85 96       	adiw	r24, 0x25	; 37
     97a:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
	
     97e:	aa 96       	adiw	r28, 0x2a	; 42
     980:	0f b6       	in	r0, 0x3f	; 63
     982:	f8 94       	cli
     984:	de bf       	out	0x3e, r29	; 62
     986:	0f be       	out	0x3f, r0	; 63
     988:	cd bf       	out	0x3d, r28	; 61
     98a:	df 91       	pop	r29
     98c:	cf 91       	pop	r28
     98e:	1f 91       	pop	r17
     990:	0f 91       	pop	r16
     992:	ff 90       	pop	r15
     994:	ef 90       	pop	r14
     996:	df 90       	pop	r13
     998:	cf 90       	pop	r12
     99a:	08 95       	ret

0000099c <_GLOBAL__sub_I_Setpoint>:
     99c:	af 92       	push	r10
     99e:	bf 92       	push	r11
     9a0:	cf 92       	push	r12
     9a2:	df 92       	push	r13
     9a4:	ef 92       	push	r14
     9a6:	ff 92       	push	r15
     9a8:	0f 93       	push	r16
     9aa:	1f 93       	push	r17

//Define the aggressive and conservative Tuning Parameters
double aggKp=2, aggKi=0, aggKd=0;
double consKp=1, consKi=0.05, consKd=0.25;

String kp="",ki="",kd="";
     9ac:	64 e5       	ldi	r22, 0x54	; 84
     9ae:	71 e0       	ldi	r23, 0x01	; 1
     9b0:	8d e5       	ldi	r24, 0x5D	; 93
     9b2:	92 e0       	ldi	r25, 0x02	; 2
     9b4:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
     9b8:	64 e5       	ldi	r22, 0x54	; 84
     9ba:	71 e0       	ldi	r23, 0x01	; 1
     9bc:	87 e5       	ldi	r24, 0x57	; 87
     9be:	92 e0       	ldi	r25, 0x02	; 2
     9c0:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
     9c4:	64 e5       	ldi	r22, 0x54	; 84
     9c6:	71 e0       	ldi	r23, 0x01	; 1
     9c8:	81 e5       	ldi	r24, 0x51	; 81
     9ca:	92 e0       	ldi	r25, 0x02	; 2
     9cc:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>

//Specify the links and initial tuning parameters
PID myPID(&Input, &Output, &Setpoint, consKp, consKi, consKd, DIRECT);
     9d0:	a0 90 0a 01 	lds	r10, 0x010A	; 0x80010a <consKi>
     9d4:	b0 90 0b 01 	lds	r11, 0x010B	; 0x80010b <consKi+0x1>
     9d8:	c0 90 0c 01 	lds	r12, 0x010C	; 0x80010c <consKi+0x2>
     9dc:	d0 90 0d 01 	lds	r13, 0x010D	; 0x80010d <consKi+0x3>
     9e0:	e0 90 0e 01 	lds	r14, 0x010E	; 0x80010e <consKp>
     9e4:	f0 90 0f 01 	lds	r15, 0x010F	; 0x80010f <consKp+0x1>
     9e8:	00 91 10 01 	lds	r16, 0x0110	; 0x800110 <consKp+0x2>
     9ec:	10 91 11 01 	lds	r17, 0x0111	; 0x800111 <consKp+0x3>
     9f0:	1f 92       	push	r1
     9f2:	1f 92       	push	r1
     9f4:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <consKd+0x3>
     9f8:	8f 93       	push	r24
     9fa:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <consKd+0x2>
     9fe:	8f 93       	push	r24
     a00:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <consKd+0x1>
     a04:	8f 93       	push	r24
     a06:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <consKd>
     a0a:	8f 93       	push	r24
     a0c:	2b e6       	ldi	r18, 0x6B	; 107
     a0e:	32 e0       	ldi	r19, 0x02	; 2
     a10:	43 e6       	ldi	r20, 0x63	; 99
     a12:	52 e0       	ldi	r21, 0x02	; 2
     a14:	67 e6       	ldi	r22, 0x67	; 103
     a16:	72 e0       	ldi	r23, 0x02	; 2
     a18:	85 e1       	ldi	r24, 0x15	; 21
     a1a:	92 e0       	ldi	r25, 0x02	; 2
     a1c:	0e 94 ad 08 	call	0x115a	; 0x115a <_ZN3PIDC1EPdS0_S0_dddi>

//定时器
Timer1 tc1;
     a20:	89 e0       	ldi	r24, 0x09	; 9
     a22:	92 e0       	ldi	r25, 0x02	; 2
     a24:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <_ZN6Timer1C1Ev>
     a28:	0f 90       	pop	r0
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	0f 90       	pop	r0
     a30:	0f 90       	pop	r0
     a32:	0f 90       	pop	r0
	
	consKp = str_kp.toDouble();
	consKi = str_ki.toDouble();
	consKd = str_kd.toDouble();
	
     a34:	1f 91       	pop	r17
     a36:	0f 91       	pop	r16
     a38:	ff 90       	pop	r15
     a3a:	ef 90       	pop	r14
     a3c:	df 90       	pop	r13
     a3e:	cf 90       	pop	r12
     a40:	bf 90       	pop	r11
     a42:	af 90       	pop	r10
     a44:	08 95       	ret

00000a46 <_GLOBAL__sub_D_Setpoint>:

//Specify the links and initial tuning parameters
PID myPID(&Input, &Output, &Setpoint, consKp, consKi, consKd, DIRECT);

//定时器
Timer1 tc1;
     a46:	89 e0       	ldi	r24, 0x09	; 9
     a48:	92 e0       	ldi	r25, 0x02	; 2
     a4a:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <_ZN6Timer1D1Ev>

//Define the aggressive and conservative Tuning Parameters
double aggKp=2, aggKi=0, aggKd=0;
double consKp=1, consKi=0.05, consKd=0.25;

String kp="",ki="",kd="";
     a4e:	81 e5       	ldi	r24, 0x51	; 81
     a50:	92 e0       	ldi	r25, 0x02	; 2
     a52:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
     a56:	87 e5       	ldi	r24, 0x57	; 87
     a58:	92 e0       	ldi	r25, 0x02	; 2
     a5a:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
     a5e:	8d e5       	ldi	r24, 0x5D	; 93
     a60:	92 e0       	ldi	r25, 0x02	; 2
     a62:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
     a66:	08 95       	ret

00000a68 <_ZN3PID7ComputeEv>:
	   else if(*myOutput < outMin) *myOutput = outMin;

	   if(outputSum > outMax) outputSum= outMax;
	   else if(outputSum < outMin) outputSum= outMin;
   }
}
     a68:	2f 92       	push	r2
     a6a:	3f 92       	push	r3
     a6c:	4f 92       	push	r4
     a6e:	5f 92       	push	r5
     a70:	6f 92       	push	r6
     a72:	7f 92       	push	r7
     a74:	8f 92       	push	r8
     a76:	9f 92       	push	r9
     a78:	af 92       	push	r10
     a7a:	bf 92       	push	r11
     a7c:	cf 92       	push	r12
     a7e:	df 92       	push	r13
     a80:	ef 92       	push	r14
     a82:	ff 92       	push	r15
     a84:	0f 93       	push	r16
     a86:	1f 93       	push	r17
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
     a8c:	cd b7       	in	r28, 0x3d	; 61
     a8e:	de b7       	in	r29, 0x3e	; 62
     a90:	62 97       	sbiw	r28, 0x12	; 18
     a92:	0f b6       	in	r0, 0x3f	; 63
     a94:	f8 94       	cli
     a96:	de bf       	out	0x3e, r29	; 62
     a98:	0f be       	out	0x3f, r0	; 63
     a9a:	cd bf       	out	0x3d, r28	; 61
     a9c:	dc 01       	movw	r26, r24
     a9e:	da 96       	adiw	r26, 0x3a	; 58
     aa0:	fc 90       	ld	r15, X
     aa2:	ff 20       	and	r15, r15
     aa4:	09 f4       	brne	.+2      	; 0xaa8 <_ZN3PID7ComputeEv+0x40>
     aa6:	42 c1       	rjmp	.+644    	; 0xd2c <_ZN3PID7ComputeEv+0x2c4>
     aa8:	9a 8b       	std	Y+18, r25	; 0x12
     aaa:	89 8b       	std	Y+17, r24	; 0x11
     aac:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <millis>
     ab0:	4b 01       	movw	r8, r22
     ab2:	5c 01       	movw	r10, r24
     ab4:	e9 89       	ldd	r30, Y+17	; 0x11
     ab6:	fa 89       	ldd	r31, Y+18	; 0x12
     ab8:	82 a1       	ldd	r24, Z+34	; 0x22
     aba:	93 a1       	ldd	r25, Z+35	; 0x23
     abc:	a4 a1       	ldd	r26, Z+36	; 0x24
     abe:	b5 a1       	ldd	r27, Z+37	; 0x25
     ac0:	b5 01       	movw	r22, r10
     ac2:	a4 01       	movw	r20, r8
     ac4:	48 1b       	sub	r20, r24
     ac6:	59 0b       	sbc	r21, r25
     ac8:	6a 0b       	sbc	r22, r26
     aca:	7b 0b       	sbc	r23, r27
     acc:	86 a5       	ldd	r24, Z+46	; 0x2e
     ace:	97 a5       	ldd	r25, Z+47	; 0x2f
     ad0:	a0 a9       	ldd	r26, Z+48	; 0x30
     ad2:	b1 a9       	ldd	r27, Z+49	; 0x31
     ad4:	48 17       	cp	r20, r24
     ad6:	59 07       	cpc	r21, r25
     ad8:	6a 07       	cpc	r22, r26
     ada:	7b 07       	cpc	r23, r27
     adc:	08 f4       	brcc	.+2      	; 0xae0 <_ZN3PID7ComputeEv+0x78>
     ade:	25 c1       	rjmp	.+586    	; 0xd2a <_ZN3PID7ComputeEv+0x2c2>
     ae0:	04 8c       	ldd	r0, Z+28	; 0x1c
     ae2:	f5 8d       	ldd	r31, Z+29	; 0x1d
     ae4:	e0 2d       	mov	r30, r0
     ae6:	40 80       	ld	r4, Z
     ae8:	51 80       	ldd	r5, Z+1	; 0x01
     aea:	62 80       	ldd	r6, Z+2	; 0x02
     aec:	73 80       	ldd	r7, Z+3	; 0x03
     aee:	a9 89       	ldd	r26, Y+17	; 0x11
     af0:	ba 89       	ldd	r27, Y+18	; 0x12
     af2:	90 96       	adiw	r26, 0x20	; 32
     af4:	ed 91       	ld	r30, X+
     af6:	fc 91       	ld	r31, X
     af8:	91 97       	sbiw	r26, 0x21	; 33
     afa:	a3 01       	movw	r20, r6
     afc:	92 01       	movw	r18, r4
     afe:	60 81       	ld	r22, Z
     b00:	71 81       	ldd	r23, Z+1	; 0x01
     b02:	82 81       	ldd	r24, Z+2	; 0x02
     b04:	93 81       	ldd	r25, Z+3	; 0x03
     b06:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
     b0a:	69 83       	std	Y+1, r22	; 0x01
     b0c:	7a 83       	std	Y+2, r23	; 0x02
     b0e:	8b 83       	std	Y+3, r24	; 0x03
     b10:	9c 83       	std	Y+4, r25	; 0x04
     b12:	e9 89       	ldd	r30, Y+17	; 0x11
     b14:	fa 89       	ldd	r31, Y+18	; 0x12
     b16:	22 a5       	ldd	r18, Z+42	; 0x2a
     b18:	33 a5       	ldd	r19, Z+43	; 0x2b
     b1a:	44 a5       	ldd	r20, Z+44	; 0x2c
     b1c:	55 a5       	ldd	r21, Z+45	; 0x2d
     b1e:	c3 01       	movw	r24, r6
     b20:	b2 01       	movw	r22, r4
     b22:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
     b26:	69 87       	std	Y+9, r22	; 0x09
     b28:	7a 87       	std	Y+10, r23	; 0x0a
     b2a:	8b 87       	std	Y+11, r24	; 0x0b
     b2c:	9c 87       	std	Y+12, r25	; 0x0c
     b2e:	a9 89       	ldd	r26, Y+17	; 0x11
     b30:	ba 89       	ldd	r27, Y+18	; 0x12
     b32:	50 96       	adiw	r26, 0x10	; 16
     b34:	2d 91       	ld	r18, X+
     b36:	3d 91       	ld	r19, X+
     b38:	4d 91       	ld	r20, X+
     b3a:	5c 91       	ld	r21, X
     b3c:	53 97       	sbiw	r26, 0x13	; 19
     b3e:	69 81       	ldd	r22, Y+1	; 0x01
     b40:	7a 81       	ldd	r23, Y+2	; 0x02
     b42:	8b 81       	ldd	r24, Y+3	; 0x03
     b44:	9c 81       	ldd	r25, Y+4	; 0x04
     b46:	0e 94 59 13 	call	0x26b2	; 0x26b2 <__mulsf3>
     b4a:	e9 89       	ldd	r30, Y+17	; 0x11
     b4c:	fa 89       	ldd	r31, Y+18	; 0x12
     b4e:	26 a1       	ldd	r18, Z+38	; 0x26
     b50:	37 a1       	ldd	r19, Z+39	; 0x27
     b52:	40 a5       	ldd	r20, Z+40	; 0x28
     b54:	51 a5       	ldd	r21, Z+41	; 0x29
     b56:	0e 94 89 11 	call	0x2312	; 0x2312 <__addsf3>
     b5a:	6d 83       	std	Y+5, r22	; 0x05
     b5c:	7e 83       	std	Y+6, r23	; 0x06
     b5e:	8f 83       	std	Y+7, r24	; 0x07
     b60:	98 87       	std	Y+8, r25	; 0x08
     b62:	a9 89       	ldd	r26, Y+17	; 0x11
     b64:	ba 89       	ldd	r27, Y+18	; 0x12
     b66:	96 96       	adiw	r26, 0x26	; 38
     b68:	6d 93       	st	X+, r22
     b6a:	7d 93       	st	X+, r23
     b6c:	8d 93       	st	X+, r24
     b6e:	9c 93       	st	X, r25
     b70:	99 97       	sbiw	r26, 0x29	; 41
     b72:	db 96       	adiw	r26, 0x3b	; 59
     b74:	1c 91       	ld	r17, X
     b76:	db 97       	sbiw	r26, 0x3b	; 59
     b78:	11 11       	cpse	r17, r1
     b7a:	1a c0       	rjmp	.+52     	; 0xbb0 <_ZN3PID7ComputeEv+0x148>
     b7c:	1c 96       	adiw	r26, 0x0c	; 12
     b7e:	2d 91       	ld	r18, X+
     b80:	3d 91       	ld	r19, X+
     b82:	4d 91       	ld	r20, X+
     b84:	5c 91       	ld	r21, X
     b86:	1f 97       	sbiw	r26, 0x0f	; 15
     b88:	69 85       	ldd	r22, Y+9	; 0x09
     b8a:	7a 85       	ldd	r23, Y+10	; 0x0a
     b8c:	8b 85       	ldd	r24, Y+11	; 0x0b
     b8e:	9c 85       	ldd	r25, Y+12	; 0x0c
     b90:	0e 94 59 13 	call	0x26b2	; 0x26b2 <__mulsf3>
     b94:	9b 01       	movw	r18, r22
     b96:	ac 01       	movw	r20, r24
     b98:	6d 81       	ldd	r22, Y+5	; 0x05
     b9a:	7e 81       	ldd	r23, Y+6	; 0x06
     b9c:	8f 81       	ldd	r24, Y+7	; 0x07
     b9e:	98 85       	ldd	r25, Y+8	; 0x08
     ba0:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
     ba4:	e9 89       	ldd	r30, Y+17	; 0x11
     ba6:	fa 89       	ldd	r31, Y+18	; 0x12
     ba8:	66 a3       	std	Z+38, r22	; 0x26
     baa:	77 a3       	std	Z+39, r23	; 0x27
     bac:	80 a7       	std	Z+40, r24	; 0x28
     bae:	91 a7       	std	Z+41, r25	; 0x29
     bb0:	a9 89       	ldd	r26, Y+17	; 0x11
     bb2:	ba 89       	ldd	r27, Y+18	; 0x12
     bb4:	96 96       	adiw	r26, 0x26	; 38
     bb6:	8d 91       	ld	r24, X+
     bb8:	9d 91       	ld	r25, X+
     bba:	0d 90       	ld	r0, X+
     bbc:	bc 91       	ld	r27, X
     bbe:	a0 2d       	mov	r26, r0
     bc0:	8d 83       	std	Y+5, r24	; 0x05
     bc2:	9e 83       	std	Y+6, r25	; 0x06
     bc4:	af 83       	std	Y+7, r26	; 0x07
     bc6:	b8 87       	std	Y+8, r27	; 0x08
     bc8:	e9 89       	ldd	r30, Y+17	; 0x11
     bca:	fa 89       	ldd	r31, Y+18	; 0x12
     bcc:	e6 a8       	ldd	r14, Z+54	; 0x36
     bce:	37 a8       	ldd	r3, Z+55	; 0x37
     bd0:	20 ac       	ldd	r2, Z+56	; 0x38
     bd2:	d1 ac       	ldd	r13, Z+57	; 0x39
     bd4:	2e 2d       	mov	r18, r14
     bd6:	33 2d       	mov	r19, r3
     bd8:	42 2d       	mov	r20, r2
     bda:	5d 2d       	mov	r21, r13
     bdc:	bc 01       	movw	r22, r24
     bde:	cd 01       	movw	r24, r26
     be0:	0e 94 54 13 	call	0x26a8	; 0x26a8 <__gesf2>
     be4:	18 16       	cp	r1, r24
     be6:	5c f4       	brge	.+22     	; 0xbfe <_ZN3PID7ComputeEv+0x196>
     be8:	8e 2d       	mov	r24, r14
     bea:	93 2d       	mov	r25, r3
     bec:	a2 2d       	mov	r26, r2
     bee:	bd 2d       	mov	r27, r13
     bf0:	e9 89       	ldd	r30, Y+17	; 0x11
     bf2:	fa 89       	ldd	r31, Y+18	; 0x12
     bf4:	86 a3       	std	Z+38, r24	; 0x26
     bf6:	97 a3       	std	Z+39, r25	; 0x27
     bf8:	a0 a7       	std	Z+40, r26	; 0x28
     bfa:	b1 a7       	std	Z+41, r27	; 0x29
     bfc:	20 c0       	rjmp	.+64     	; 0xc3e <_ZN3PID7ComputeEv+0x1d6>
     bfe:	a9 89       	ldd	r26, Y+17	; 0x11
     c00:	ba 89       	ldd	r27, Y+18	; 0x12
     c02:	d2 96       	adiw	r26, 0x32	; 50
     c04:	8d 91       	ld	r24, X+
     c06:	9d 91       	ld	r25, X+
     c08:	0d 90       	ld	r0, X+
     c0a:	bc 91       	ld	r27, X
     c0c:	a0 2d       	mov	r26, r0
     c0e:	8d 87       	std	Y+13, r24	; 0x0d
     c10:	9e 87       	std	Y+14, r25	; 0x0e
     c12:	af 87       	std	Y+15, r26	; 0x0f
     c14:	b8 8b       	std	Y+16, r27	; 0x10
     c16:	9c 01       	movw	r18, r24
     c18:	ad 01       	movw	r20, r26
     c1a:	6d 81       	ldd	r22, Y+5	; 0x05
     c1c:	7e 81       	ldd	r23, Y+6	; 0x06
     c1e:	8f 81       	ldd	r24, Y+7	; 0x07
     c20:	98 85       	ldd	r25, Y+8	; 0x08
     c22:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
     c26:	88 23       	and	r24, r24
     c28:	54 f4       	brge	.+20     	; 0xc3e <_ZN3PID7ComputeEv+0x1d6>
     c2a:	8d 85       	ldd	r24, Y+13	; 0x0d
     c2c:	9e 85       	ldd	r25, Y+14	; 0x0e
     c2e:	af 85       	ldd	r26, Y+15	; 0x0f
     c30:	b8 89       	ldd	r27, Y+16	; 0x10
     c32:	e9 89       	ldd	r30, Y+17	; 0x11
     c34:	fa 89       	ldd	r31, Y+18	; 0x12
     c36:	86 a3       	std	Z+38, r24	; 0x26
     c38:	97 a3       	std	Z+39, r25	; 0x27
     c3a:	a0 a7       	std	Z+40, r26	; 0x28
     c3c:	b1 a7       	std	Z+41, r27	; 0x29
     c3e:	11 23       	and	r17, r17
     c40:	99 f0       	breq	.+38     	; 0xc68 <_ZN3PID7ComputeEv+0x200>
     c42:	a9 89       	ldd	r26, Y+17	; 0x11
     c44:	ba 89       	ldd	r27, Y+18	; 0x12
     c46:	1c 96       	adiw	r26, 0x0c	; 12
     c48:	2d 91       	ld	r18, X+
     c4a:	3d 91       	ld	r19, X+
     c4c:	4d 91       	ld	r20, X+
     c4e:	5c 91       	ld	r21, X
     c50:	1f 97       	sbiw	r26, 0x0f	; 15
     c52:	69 81       	ldd	r22, Y+1	; 0x01
     c54:	7a 81       	ldd	r23, Y+2	; 0x02
     c56:	8b 81       	ldd	r24, Y+3	; 0x03
     c58:	9c 81       	ldd	r25, Y+4	; 0x04
     c5a:	0e 94 59 13 	call	0x26b2	; 0x26b2 <__mulsf3>
     c5e:	69 83       	std	Y+1, r22	; 0x01
     c60:	7a 83       	std	Y+2, r23	; 0x02
     c62:	8b 83       	std	Y+3, r24	; 0x03
     c64:	9c 83       	std	Y+4, r25	; 0x04
     c66:	04 c0       	rjmp	.+8      	; 0xc70 <_ZN3PID7ComputeEv+0x208>
     c68:	19 82       	std	Y+1, r1	; 0x01
     c6a:	1a 82       	std	Y+2, r1	; 0x02
     c6c:	1b 82       	std	Y+3, r1	; 0x03
     c6e:	1c 82       	std	Y+4, r1	; 0x04
     c70:	e9 89       	ldd	r30, Y+17	; 0x11
     c72:	fa 89       	ldd	r31, Y+18	; 0x12
     c74:	24 89       	ldd	r18, Z+20	; 0x14
     c76:	35 89       	ldd	r19, Z+21	; 0x15
     c78:	46 89       	ldd	r20, Z+22	; 0x16
     c7a:	57 89       	ldd	r21, Z+23	; 0x17
     c7c:	69 85       	ldd	r22, Y+9	; 0x09
     c7e:	7a 85       	ldd	r23, Y+10	; 0x0a
     c80:	8b 85       	ldd	r24, Y+11	; 0x0b
     c82:	9c 85       	ldd	r25, Y+12	; 0x0c
     c84:	0e 94 59 13 	call	0x26b2	; 0x26b2 <__mulsf3>
     c88:	9b 01       	movw	r18, r22
     c8a:	ac 01       	movw	r20, r24
     c8c:	a9 89       	ldd	r26, Y+17	; 0x11
     c8e:	ba 89       	ldd	r27, Y+18	; 0x12
     c90:	96 96       	adiw	r26, 0x26	; 38
     c92:	6d 91       	ld	r22, X+
     c94:	7d 91       	ld	r23, X+
     c96:	8d 91       	ld	r24, X+
     c98:	9c 91       	ld	r25, X
     c9a:	99 97       	sbiw	r26, 0x29	; 41
     c9c:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
     ca0:	29 81       	ldd	r18, Y+1	; 0x01
     ca2:	3a 81       	ldd	r19, Y+2	; 0x02
     ca4:	4b 81       	ldd	r20, Y+3	; 0x03
     ca6:	5c 81       	ldd	r21, Y+4	; 0x04
     ca8:	0e 94 89 11 	call	0x2312	; 0x2312 <__addsf3>
     cac:	16 2f       	mov	r17, r22
     cae:	79 83       	std	Y+1, r23	; 0x01
     cb0:	c8 2e       	mov	r12, r24
     cb2:	09 2f       	mov	r16, r25
     cb4:	26 2f       	mov	r18, r22
     cb6:	37 2f       	mov	r19, r23
     cb8:	48 2f       	mov	r20, r24
     cba:	59 2f       	mov	r21, r25
     cbc:	6e 2d       	mov	r22, r14
     cbe:	73 2d       	mov	r23, r3
     cc0:	82 2d       	mov	r24, r2
     cc2:	9d 2d       	mov	r25, r13
     cc4:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
     cc8:	88 23       	and	r24, r24
     cca:	b4 f0       	brlt	.+44     	; 0xcf8 <_ZN3PID7ComputeEv+0x290>
     ccc:	e9 89       	ldd	r30, Y+17	; 0x11
     cce:	fa 89       	ldd	r31, Y+18	; 0x12
     cd0:	e2 a8       	ldd	r14, Z+50	; 0x32
     cd2:	33 a8       	ldd	r3, Z+51	; 0x33
     cd4:	24 a8       	ldd	r2, Z+52	; 0x34
     cd6:	d5 a8       	ldd	r13, Z+53	; 0x35
     cd8:	2e 2d       	mov	r18, r14
     cda:	33 2d       	mov	r19, r3
     cdc:	42 2d       	mov	r20, r2
     cde:	5d 2d       	mov	r21, r13
     ce0:	61 2f       	mov	r22, r17
     ce2:	79 81       	ldd	r23, Y+1	; 0x01
     ce4:	8c 2d       	mov	r24, r12
     ce6:	90 2f       	mov	r25, r16
     ce8:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
     cec:	88 23       	and	r24, r24
     cee:	24 f0       	brlt	.+8      	; 0xcf8 <_ZN3PID7ComputeEv+0x290>
     cf0:	e1 2e       	mov	r14, r17
     cf2:	39 80       	ldd	r3, Y+1	; 0x01
     cf4:	2c 2c       	mov	r2, r12
     cf6:	d0 2e       	mov	r13, r16
     cf8:	a9 89       	ldd	r26, Y+17	; 0x11
     cfa:	ba 89       	ldd	r27, Y+18	; 0x12
     cfc:	5e 96       	adiw	r26, 0x1e	; 30
     cfe:	ed 91       	ld	r30, X+
     d00:	fc 91       	ld	r31, X
     d02:	5f 97       	sbiw	r26, 0x1f	; 31
     d04:	8e 2d       	mov	r24, r14
     d06:	93 2d       	mov	r25, r3
     d08:	a2 2d       	mov	r26, r2
     d0a:	bd 2d       	mov	r27, r13
     d0c:	80 83       	st	Z, r24
     d0e:	91 83       	std	Z+1, r25	; 0x01
     d10:	a2 83       	std	Z+2, r26	; 0x02
     d12:	b3 83       	std	Z+3, r27	; 0x03
     d14:	e9 89       	ldd	r30, Y+17	; 0x11
     d16:	fa 89       	ldd	r31, Y+18	; 0x12
     d18:	42 a6       	std	Z+42, r4	; 0x2a
     d1a:	53 a6       	std	Z+43, r5	; 0x2b
     d1c:	64 a6       	std	Z+44, r6	; 0x2c
     d1e:	75 a6       	std	Z+45, r7	; 0x2d
     d20:	82 a2       	std	Z+34, r8	; 0x22
     d22:	93 a2       	std	Z+35, r9	; 0x23
     d24:	a4 a2       	std	Z+36, r10	; 0x24
     d26:	b5 a2       	std	Z+37, r11	; 0x25
     d28:	01 c0       	rjmp	.+2      	; 0xd2c <_ZN3PID7ComputeEv+0x2c4>
     d2a:	f1 2c       	mov	r15, r1
     d2c:	8f 2d       	mov	r24, r15
     d2e:	62 96       	adiw	r28, 0x12	; 18
     d30:	0f b6       	in	r0, 0x3f	; 63
     d32:	f8 94       	cli
     d34:	de bf       	out	0x3e, r29	; 62
     d36:	0f be       	out	0x3f, r0	; 63
     d38:	cd bf       	out	0x3d, r28	; 61
     d3a:	df 91       	pop	r29
     d3c:	cf 91       	pop	r28
     d3e:	1f 91       	pop	r17
     d40:	0f 91       	pop	r16
     d42:	ff 90       	pop	r15
     d44:	ef 90       	pop	r14
     d46:	df 90       	pop	r13
     d48:	cf 90       	pop	r12
     d4a:	bf 90       	pop	r11
     d4c:	af 90       	pop	r10
     d4e:	9f 90       	pop	r9
     d50:	8f 90       	pop	r8
     d52:	7f 90       	pop	r7
     d54:	6f 90       	pop	r6
     d56:	5f 90       	pop	r5
     d58:	4f 90       	pop	r4
     d5a:	3f 90       	pop	r3
     d5c:	2f 90       	pop	r2
     d5e:	08 95       	ret

00000d60 <_ZN3PID10SetTuningsEdddi>:
     d60:	2f 92       	push	r2
     d62:	3f 92       	push	r3
     d64:	4f 92       	push	r4
     d66:	5f 92       	push	r5
     d68:	6f 92       	push	r6
     d6a:	7f 92       	push	r7
     d6c:	8f 92       	push	r8
     d6e:	9f 92       	push	r9
     d70:	af 92       	push	r10
     d72:	bf 92       	push	r11
     d74:	cf 92       	push	r12
     d76:	df 92       	push	r13
     d78:	ef 92       	push	r14
     d7a:	ff 92       	push	r15
     d7c:	0f 93       	push	r16
     d7e:	1f 93       	push	r17
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	cd b7       	in	r28, 0x3d	; 61
     d86:	de b7       	in	r29, 0x3e	; 62
     d88:	28 97       	sbiw	r28, 0x08	; 8
     d8a:	0f b6       	in	r0, 0x3f	; 63
     d8c:	f8 94       	cli
     d8e:	de bf       	out	0x3e, r29	; 62
     d90:	0f be       	out	0x3f, r0	; 63
     d92:	cd bf       	out	0x3d, r28	; 61
     d94:	1c 01       	movw	r2, r24
     d96:	2a 01       	movw	r4, r20
     d98:	3b 01       	movw	r6, r22
     d9a:	09 83       	std	Y+1, r16	; 0x01
     d9c:	1a 83       	std	Y+2, r17	; 0x02
     d9e:	2b 83       	std	Y+3, r18	; 0x03
     da0:	3c 83       	std	Y+4, r19	; 0x04
     da2:	20 e0       	ldi	r18, 0x00	; 0
     da4:	30 e0       	ldi	r19, 0x00	; 0
     da6:	a9 01       	movw	r20, r18
     da8:	c3 01       	movw	r24, r6
     daa:	b2 01       	movw	r22, r4
     dac:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
     db0:	88 23       	and	r24, r24
     db2:	0c f4       	brge	.+2      	; 0xdb6 <_ZN3PID10SetTuningsEdddi+0x56>
     db4:	93 c0       	rjmp	.+294    	; 0xedc <_ZN3PID10SetTuningsEdddi+0x17c>
     db6:	20 e0       	ldi	r18, 0x00	; 0
     db8:	30 e0       	ldi	r19, 0x00	; 0
     dba:	a9 01       	movw	r20, r18
     dbc:	69 81       	ldd	r22, Y+1	; 0x01
     dbe:	7a 81       	ldd	r23, Y+2	; 0x02
     dc0:	8b 81       	ldd	r24, Y+3	; 0x03
     dc2:	9c 81       	ldd	r25, Y+4	; 0x04
     dc4:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
     dc8:	88 23       	and	r24, r24
     dca:	0c f4       	brge	.+2      	; 0xdce <_ZN3PID10SetTuningsEdddi+0x6e>
     dcc:	87 c0       	rjmp	.+270    	; 0xedc <_ZN3PID10SetTuningsEdddi+0x17c>
     dce:	20 e0       	ldi	r18, 0x00	; 0
     dd0:	30 e0       	ldi	r19, 0x00	; 0
     dd2:	a9 01       	movw	r20, r18
     dd4:	c7 01       	movw	r24, r14
     dd6:	b6 01       	movw	r22, r12
     dd8:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
     ddc:	88 23       	and	r24, r24
     dde:	0c f4       	brge	.+2      	; 0xde2 <_ZN3PID10SetTuningsEdddi+0x82>
     de0:	7d c0       	rjmp	.+250    	; 0xedc <_ZN3PID10SetTuningsEdddi+0x17c>
     de2:	d1 01       	movw	r26, r2
     de4:	5b 96       	adiw	r26, 0x1b	; 27
     de6:	bc 92       	st	X, r11
     de8:	ae 92       	st	-X, r10
     dea:	5a 97       	sbiw	r26, 0x1a	; 26
     dec:	81 e0       	ldi	r24, 0x01	; 1
     dee:	aa 94       	dec	r10
     df0:	ab 28       	or	r10, r11
     df2:	09 f0       	breq	.+2      	; 0xdf6 <_ZN3PID10SetTuningsEdddi+0x96>
     df4:	80 e0       	ldi	r24, 0x00	; 0
     df6:	f1 01       	movw	r30, r2
     df8:	83 af       	std	Z+59, r24	; 0x3b
     dfa:	40 82       	st	Z, r4
     dfc:	51 82       	std	Z+1, r5	; 0x01
     dfe:	62 82       	std	Z+2, r6	; 0x02
     e00:	73 82       	std	Z+3, r7	; 0x03
     e02:	89 81       	ldd	r24, Y+1	; 0x01
     e04:	9a 81       	ldd	r25, Y+2	; 0x02
     e06:	ab 81       	ldd	r26, Y+3	; 0x03
     e08:	bc 81       	ldd	r27, Y+4	; 0x04
     e0a:	84 83       	std	Z+4, r24	; 0x04
     e0c:	95 83       	std	Z+5, r25	; 0x05
     e0e:	a6 83       	std	Z+6, r26	; 0x06
     e10:	b7 83       	std	Z+7, r27	; 0x07
     e12:	c0 86       	std	Z+8, r12	; 0x08
     e14:	d1 86       	std	Z+9, r13	; 0x09
     e16:	e2 86       	std	Z+10, r14	; 0x0a
     e18:	f3 86       	std	Z+11, r15	; 0x0b
     e1a:	66 a5       	ldd	r22, Z+46	; 0x2e
     e1c:	77 a5       	ldd	r23, Z+47	; 0x2f
     e1e:	80 a9       	ldd	r24, Z+48	; 0x30
     e20:	91 a9       	ldd	r25, Z+49	; 0x31
     e22:	0e 94 a2 12 	call	0x2544	; 0x2544 <__floatunsisf>
     e26:	20 e0       	ldi	r18, 0x00	; 0
     e28:	30 e0       	ldi	r19, 0x00	; 0
     e2a:	4a e7       	ldi	r20, 0x7A	; 122
     e2c:	54 e4       	ldi	r21, 0x44	; 68
     e2e:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__divsf3>
     e32:	6d 83       	std	Y+5, r22	; 0x05
     e34:	7e 83       	std	Y+6, r23	; 0x06
     e36:	8f 83       	std	Y+7, r24	; 0x07
     e38:	98 87       	std	Y+8, r25	; 0x08
     e3a:	f1 01       	movw	r30, r2
     e3c:	44 86       	std	Z+12, r4	; 0x0c
     e3e:	55 86       	std	Z+13, r5	; 0x0d
     e40:	66 86       	std	Z+14, r6	; 0x0e
     e42:	77 86       	std	Z+15, r7	; 0x0f
     e44:	9b 01       	movw	r18, r22
     e46:	ac 01       	movw	r20, r24
     e48:	69 81       	ldd	r22, Y+1	; 0x01
     e4a:	7a 81       	ldd	r23, Y+2	; 0x02
     e4c:	8b 81       	ldd	r24, Y+3	; 0x03
     e4e:	9c 81       	ldd	r25, Y+4	; 0x04
     e50:	0e 94 59 13 	call	0x26b2	; 0x26b2 <__mulsf3>
     e54:	4b 01       	movw	r8, r22
     e56:	5c 01       	movw	r10, r24
     e58:	d1 01       	movw	r26, r2
     e5a:	50 96       	adiw	r26, 0x10	; 16
     e5c:	6d 93       	st	X+, r22
     e5e:	7d 93       	st	X+, r23
     e60:	8d 93       	st	X+, r24
     e62:	9c 93       	st	X, r25
     e64:	53 97       	sbiw	r26, 0x13	; 19
     e66:	2d 81       	ldd	r18, Y+5	; 0x05
     e68:	3e 81       	ldd	r19, Y+6	; 0x06
     e6a:	4f 81       	ldd	r20, Y+7	; 0x07
     e6c:	58 85       	ldd	r21, Y+8	; 0x08
     e6e:	c7 01       	movw	r24, r14
     e70:	b6 01       	movw	r22, r12
     e72:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__divsf3>
     e76:	6b 01       	movw	r12, r22
     e78:	7c 01       	movw	r14, r24
     e7a:	f1 01       	movw	r30, r2
     e7c:	64 8b       	std	Z+20, r22	; 0x14
     e7e:	75 8b       	std	Z+21, r23	; 0x15
     e80:	86 8b       	std	Z+22, r24	; 0x16
     e82:	97 8b       	std	Z+23, r25	; 0x17
     e84:	80 8d       	ldd	r24, Z+24	; 0x18
     e86:	91 8d       	ldd	r25, Z+25	; 0x19
     e88:	01 97       	sbiw	r24, 0x01	; 1
     e8a:	41 f5       	brne	.+80     	; 0xedc <_ZN3PID10SetTuningsEdddi+0x17c>
     e8c:	a3 01       	movw	r20, r6
     e8e:	92 01       	movw	r18, r4
     e90:	60 e0       	ldi	r22, 0x00	; 0
     e92:	70 e0       	ldi	r23, 0x00	; 0
     e94:	cb 01       	movw	r24, r22
     e96:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
     e9a:	d1 01       	movw	r26, r2
     e9c:	1c 96       	adiw	r26, 0x0c	; 12
     e9e:	6d 93       	st	X+, r22
     ea0:	7d 93       	st	X+, r23
     ea2:	8d 93       	st	X+, r24
     ea4:	9c 93       	st	X, r25
     ea6:	1f 97       	sbiw	r26, 0x0f	; 15
     ea8:	a5 01       	movw	r20, r10
     eaa:	94 01       	movw	r18, r8
     eac:	60 e0       	ldi	r22, 0x00	; 0
     eae:	70 e0       	ldi	r23, 0x00	; 0
     eb0:	cb 01       	movw	r24, r22
     eb2:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
     eb6:	f1 01       	movw	r30, r2
     eb8:	60 8b       	std	Z+16, r22	; 0x10
     eba:	71 8b       	std	Z+17, r23	; 0x11
     ebc:	82 8b       	std	Z+18, r24	; 0x12
     ebe:	93 8b       	std	Z+19, r25	; 0x13
     ec0:	a7 01       	movw	r20, r14
     ec2:	96 01       	movw	r18, r12
     ec4:	60 e0       	ldi	r22, 0x00	; 0
     ec6:	70 e0       	ldi	r23, 0x00	; 0
     ec8:	cb 01       	movw	r24, r22
     eca:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
     ece:	d1 01       	movw	r26, r2
     ed0:	54 96       	adiw	r26, 0x14	; 20
     ed2:	6d 93       	st	X+, r22
     ed4:	7d 93       	st	X+, r23
     ed6:	8d 93       	st	X+, r24
     ed8:	9c 93       	st	X, r25
     eda:	57 97       	sbiw	r26, 0x17	; 23
     edc:	28 96       	adiw	r28, 0x08	; 8
     ede:	0f b6       	in	r0, 0x3f	; 63
     ee0:	f8 94       	cli
     ee2:	de bf       	out	0x3e, r29	; 62
     ee4:	0f be       	out	0x3f, r0	; 63
     ee6:	cd bf       	out	0x3d, r28	; 61
     ee8:	df 91       	pop	r29
     eea:	cf 91       	pop	r28
     eec:	1f 91       	pop	r17
     eee:	0f 91       	pop	r16
     ef0:	ff 90       	pop	r15
     ef2:	ef 90       	pop	r14
     ef4:	df 90       	pop	r13
     ef6:	cf 90       	pop	r12
     ef8:	bf 90       	pop	r11
     efa:	af 90       	pop	r10
     efc:	9f 90       	pop	r9
     efe:	8f 90       	pop	r8
     f00:	7f 90       	pop	r7
     f02:	6f 90       	pop	r6
     f04:	5f 90       	pop	r5
     f06:	4f 90       	pop	r4
     f08:	3f 90       	pop	r3
     f0a:	2f 90       	pop	r2
     f0c:	08 95       	ret

00000f0e <_ZN3PID10SetTuningsEddd>:
     f0e:	af 92       	push	r10
     f10:	bf 92       	push	r11
     f12:	cf 92       	push	r12
     f14:	df 92       	push	r13
     f16:	ef 92       	push	r14
     f18:	ff 92       	push	r15
     f1a:	0f 93       	push	r16
     f1c:	1f 93       	push	r17
     f1e:	fc 01       	movw	r30, r24
     f20:	a2 8c       	ldd	r10, Z+26	; 0x1a
     f22:	b3 8c       	ldd	r11, Z+27	; 0x1b
     f24:	0e 94 b0 06 	call	0xd60	; 0xd60 <_ZN3PID10SetTuningsEdddi>
     f28:	1f 91       	pop	r17
     f2a:	0f 91       	pop	r16
     f2c:	ff 90       	pop	r15
     f2e:	ef 90       	pop	r14
     f30:	df 90       	pop	r13
     f32:	cf 90       	pop	r12
     f34:	bf 90       	pop	r11
     f36:	af 90       	pop	r10
     f38:	08 95       	ret

00000f3a <_ZN3PID10InitializeEv>:
/* Initialize()****************************************************************
 *	does all the things that need to happen to ensure a bumpless transfer
 *  from manual to automatic mode.
 ******************************************************************************/
void PID::Initialize()
{
     f3a:	8f 92       	push	r8
     f3c:	9f 92       	push	r9
     f3e:	af 92       	push	r10
     f40:	bf 92       	push	r11
     f42:	cf 92       	push	r12
     f44:	df 92       	push	r13
     f46:	ef 92       	push	r14
     f48:	ff 92       	push	r15
     f4a:	cf 93       	push	r28
     f4c:	df 93       	push	r29
     f4e:	ec 01       	movw	r28, r24
   outputSum = *myOutput;
     f50:	ee 8d       	ldd	r30, Y+30	; 0x1e
     f52:	ff 8d       	ldd	r31, Y+31	; 0x1f
     f54:	c0 80       	ld	r12, Z
     f56:	d1 80       	ldd	r13, Z+1	; 0x01
     f58:	e2 80       	ldd	r14, Z+2	; 0x02
     f5a:	f3 80       	ldd	r15, Z+3	; 0x03
     f5c:	ce a2       	std	Y+38, r12	; 0x26
     f5e:	df a2       	std	Y+39, r13	; 0x27
     f60:	e8 a6       	std	Y+40, r14	; 0x28
     f62:	f9 a6       	std	Y+41, r15	; 0x29
   lastInput = *myInput;
     f64:	ec 8d       	ldd	r30, Y+28	; 0x1c
     f66:	fd 8d       	ldd	r31, Y+29	; 0x1d
     f68:	80 81       	ld	r24, Z
     f6a:	91 81       	ldd	r25, Z+1	; 0x01
     f6c:	a2 81       	ldd	r26, Z+2	; 0x02
     f6e:	b3 81       	ldd	r27, Z+3	; 0x03
     f70:	8a a7       	std	Y+42, r24	; 0x2a
     f72:	9b a7       	std	Y+43, r25	; 0x2b
     f74:	ac a7       	std	Y+44, r26	; 0x2c
     f76:	bd a7       	std	Y+45, r27	; 0x2d
   if(outputSum > outMax) outputSum = outMax;
     f78:	8e a8       	ldd	r8, Y+54	; 0x36
     f7a:	9f a8       	ldd	r9, Y+55	; 0x37
     f7c:	a8 ac       	ldd	r10, Y+56	; 0x38
     f7e:	b9 ac       	ldd	r11, Y+57	; 0x39
     f80:	a5 01       	movw	r20, r10
     f82:	94 01       	movw	r18, r8
     f84:	c7 01       	movw	r24, r14
     f86:	b6 01       	movw	r22, r12
     f88:	0e 94 54 13 	call	0x26a8	; 0x26a8 <__gesf2>
     f8c:	18 16       	cp	r1, r24
     f8e:	2c f4       	brge	.+10     	; 0xf9a <_ZN3PID10InitializeEv+0x60>
     f90:	8e a2       	std	Y+38, r8	; 0x26
     f92:	9f a2       	std	Y+39, r9	; 0x27
     f94:	a8 a6       	std	Y+40, r10	; 0x28
     f96:	b9 a6       	std	Y+41, r11	; 0x29
     f98:	10 c0       	rjmp	.+32     	; 0xfba <_ZN3PID10InitializeEv+0x80>
   else if(outputSum < outMin) outputSum = outMin;
     f9a:	8a a8       	ldd	r8, Y+50	; 0x32
     f9c:	9b a8       	ldd	r9, Y+51	; 0x33
     f9e:	ac a8       	ldd	r10, Y+52	; 0x34
     fa0:	bd a8       	ldd	r11, Y+53	; 0x35
     fa2:	a5 01       	movw	r20, r10
     fa4:	94 01       	movw	r18, r8
     fa6:	c7 01       	movw	r24, r14
     fa8:	b6 01       	movw	r22, r12
     faa:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
     fae:	88 23       	and	r24, r24
     fb0:	24 f4       	brge	.+8      	; 0xfba <_ZN3PID10InitializeEv+0x80>
     fb2:	8e a2       	std	Y+38, r8	; 0x26
     fb4:	9f a2       	std	Y+39, r9	; 0x27
     fb6:	a8 a6       	std	Y+40, r10	; 0x28
     fb8:	b9 a6       	std	Y+41, r11	; 0x29
}
     fba:	df 91       	pop	r29
     fbc:	cf 91       	pop	r28
     fbe:	ff 90       	pop	r15
     fc0:	ef 90       	pop	r14
     fc2:	df 90       	pop	r13
     fc4:	cf 90       	pop	r12
     fc6:	bf 90       	pop	r11
     fc8:	af 90       	pop	r10
     fca:	9f 90       	pop	r9
     fcc:	8f 90       	pop	r8
     fce:	08 95       	ret

00000fd0 <_ZN3PID7SetModeEi>:
 * Allows the controller Mode to be set to manual (0) or Automatic (non-zero)
 * when the transition from manual to auto occurs, the controller is
 * automatically initialized
 ******************************************************************************/
void PID::SetMode(int Mode)
{
     fd0:	0f 93       	push	r16
     fd2:	1f 93       	push	r17
     fd4:	cf 93       	push	r28
     fd6:	8c 01       	movw	r16, r24
    bool newAuto = (Mode == AUTOMATIC);
     fd8:	c1 e0       	ldi	r28, 0x01	; 1
     fda:	61 30       	cpi	r22, 0x01	; 1
     fdc:	71 05       	cpc	r23, r1
     fde:	09 f0       	breq	.+2      	; 0xfe2 <_ZN3PID7SetModeEi+0x12>
     fe0:	c0 e0       	ldi	r28, 0x00	; 0
    if(newAuto && !inAuto)
     fe2:	cc 23       	and	r28, r28
     fe4:	39 f0       	breq	.+14     	; 0xff4 <_ZN3PID7SetModeEi+0x24>
     fe6:	f8 01       	movw	r30, r16
     fe8:	82 ad       	ldd	r24, Z+58	; 0x3a
     fea:	81 11       	cpse	r24, r1
     fec:	03 c0       	rjmp	.+6      	; 0xff4 <_ZN3PID7SetModeEi+0x24>
    {  /*we just went from manual to auto*/
        PID::Initialize();
     fee:	c8 01       	movw	r24, r16
     ff0:	0e 94 9d 07 	call	0xf3a	; 0xf3a <_ZN3PID10InitializeEv>
    }
    inAuto = newAuto;
     ff4:	f8 01       	movw	r30, r16
     ff6:	c2 af       	std	Z+58, r28	; 0x3a
}
     ff8:	cf 91       	pop	r28
     ffa:	1f 91       	pop	r17
     ffc:	0f 91       	pop	r16
     ffe:	08 95       	ret

00001000 <_ZN3PID22SetControllerDirectionEi>:
 * to +Input) or a REVERSE acting process(+Output leads to -Input.)  we need to
 * know which one, because otherwise we may increase the output when we should
 * be decreasing.  This is called from the constructor.
 ******************************************************************************/
void PID::SetControllerDirection(int Direction)
{
    1000:	0f 93       	push	r16
    1002:	1f 93       	push	r17
    1004:	cf 93       	push	r28
    1006:	df 93       	push	r29
    1008:	ec 01       	movw	r28, r24
    100a:	8b 01       	movw	r16, r22
   if(inAuto && Direction !=controllerDirection)
    100c:	8a ad       	ldd	r24, Y+58	; 0x3a
    100e:	88 23       	and	r24, r24
    1010:	61 f1       	breq	.+88     	; 0x106a <_ZN3PID22SetControllerDirectionEi+0x6a>
    1012:	88 8d       	ldd	r24, Y+24	; 0x18
    1014:	99 8d       	ldd	r25, Y+25	; 0x19
    1016:	86 17       	cp	r24, r22
    1018:	97 07       	cpc	r25, r23
    101a:	39 f1       	breq	.+78     	; 0x106a <_ZN3PID22SetControllerDirectionEi+0x6a>
   {
	    kp = (0 - kp);
    101c:	2c 85       	ldd	r18, Y+12	; 0x0c
    101e:	3d 85       	ldd	r19, Y+13	; 0x0d
    1020:	4e 85       	ldd	r20, Y+14	; 0x0e
    1022:	5f 85       	ldd	r21, Y+15	; 0x0f
    1024:	60 e0       	ldi	r22, 0x00	; 0
    1026:	70 e0       	ldi	r23, 0x00	; 0
    1028:	cb 01       	movw	r24, r22
    102a:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
    102e:	6c 87       	std	Y+12, r22	; 0x0c
    1030:	7d 87       	std	Y+13, r23	; 0x0d
    1032:	8e 87       	std	Y+14, r24	; 0x0e
    1034:	9f 87       	std	Y+15, r25	; 0x0f
      ki = (0 - ki);
    1036:	28 89       	ldd	r18, Y+16	; 0x10
    1038:	39 89       	ldd	r19, Y+17	; 0x11
    103a:	4a 89       	ldd	r20, Y+18	; 0x12
    103c:	5b 89       	ldd	r21, Y+19	; 0x13
    103e:	60 e0       	ldi	r22, 0x00	; 0
    1040:	70 e0       	ldi	r23, 0x00	; 0
    1042:	cb 01       	movw	r24, r22
    1044:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
    1048:	68 8b       	std	Y+16, r22	; 0x10
    104a:	79 8b       	std	Y+17, r23	; 0x11
    104c:	8a 8b       	std	Y+18, r24	; 0x12
    104e:	9b 8b       	std	Y+19, r25	; 0x13
      kd = (0 - kd);
    1050:	2c 89       	ldd	r18, Y+20	; 0x14
    1052:	3d 89       	ldd	r19, Y+21	; 0x15
    1054:	4e 89       	ldd	r20, Y+22	; 0x16
    1056:	5f 89       	ldd	r21, Y+23	; 0x17
    1058:	60 e0       	ldi	r22, 0x00	; 0
    105a:	70 e0       	ldi	r23, 0x00	; 0
    105c:	cb 01       	movw	r24, r22
    105e:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
    1062:	6c 8b       	std	Y+20, r22	; 0x14
    1064:	7d 8b       	std	Y+21, r23	; 0x15
    1066:	8e 8b       	std	Y+22, r24	; 0x16
    1068:	9f 8b       	std	Y+23, r25	; 0x17
   }
   controllerDirection = Direction;
    106a:	19 8f       	std	Y+25, r17	; 0x19
    106c:	08 8f       	std	Y+24, r16	; 0x18
}
    106e:	df 91       	pop	r29
    1070:	cf 91       	pop	r28
    1072:	1f 91       	pop	r17
    1074:	0f 91       	pop	r16
    1076:	08 95       	ret

00001078 <_ZN3PIDC1EPdS0_S0_dddii>:

/*Constructor (...)*********************************************************
 *    The parameters specified here are those for for which we can't set up
 *    reliable defaults, so we need to have the user set them.
 ***************************************************************************/
PID::PID(double* Input, double* Output, double* Setpoint,
    1078:	4f 92       	push	r4
    107a:	5f 92       	push	r5
    107c:	6f 92       	push	r6
    107e:	7f 92       	push	r7
    1080:	8f 92       	push	r8
    1082:	9f 92       	push	r9
    1084:	af 92       	push	r10
    1086:	bf 92       	push	r11
    1088:	cf 92       	push	r12
    108a:	df 92       	push	r13
    108c:	ef 92       	push	r14
    108e:	ff 92       	push	r15
    1090:	0f 93       	push	r16
    1092:	1f 93       	push	r17
    1094:	cf 93       	push	r28
    1096:	df 93       	push	r29
    1098:	00 d0       	rcall	.+0      	; 0x109a <_ZN3PIDC1EPdS0_S0_dddii+0x22>
    109a:	00 d0       	rcall	.+0      	; 0x109c <_ZN3PIDC1EPdS0_S0_dddii+0x24>
    109c:	cd b7       	in	r28, 0x3d	; 61
    109e:	de b7       	in	r29, 0x3e	; 62
    10a0:	4c 01       	movw	r8, r24
    10a2:	27 01       	movw	r4, r14
    10a4:	38 01       	movw	r6, r16
    10a6:	a9 82       	std	Y+1, r10	; 0x01
    10a8:	ba 82       	std	Y+2, r11	; 0x02
    10aa:	cb 82       	std	Y+3, r12	; 0x03
    10ac:	dc 82       	std	Y+4, r13	; 0x04
        double Kp, double Ki, double Kd, int POn, int ControllerDirection)
{
    myOutput = Output;
    10ae:	fc 01       	movw	r30, r24
    10b0:	57 8f       	std	Z+31, r21	; 0x1f
    10b2:	46 8f       	std	Z+30, r20	; 0x1e
    myInput = Input;
    10b4:	75 8f       	std	Z+29, r23	; 0x1d
    10b6:	64 8f       	std	Z+28, r22	; 0x1c
    mySetpoint = Setpoint;
    10b8:	31 a3       	std	Z+33, r19	; 0x21
    10ba:	20 a3       	std	Z+32, r18	; 0x20
    inAuto = false;
    10bc:	12 ae       	std	Z+58, r1	; 0x3a
 *  here.
 **************************************************************************/
void PID::SetOutputLimits(double Min, double Max)
{
   if(Min >= Max) return;
   outMin = Min;
    10be:	12 aa       	std	Z+50, r1	; 0x32
    10c0:	13 aa       	std	Z+51, r1	; 0x33
    10c2:	14 aa       	std	Z+52, r1	; 0x34
    10c4:	15 aa       	std	Z+53, r1	; 0x35
   outMax = Max;
    10c6:	80 e0       	ldi	r24, 0x00	; 0
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	af e7       	ldi	r26, 0x7F	; 127
    10cc:	b3 e4       	ldi	r27, 0x43	; 67
    10ce:	86 ab       	std	Z+54, r24	; 0x36
    10d0:	97 ab       	std	Z+55, r25	; 0x37
    10d2:	a0 af       	std	Z+56, r26	; 0x38
    10d4:	b1 af       	std	Z+57, r27	; 0x39
    inAuto = false;

    PID::SetOutputLimits(0, 255);				//default output limit corresponds to
												//the arduino pwm limits

    SampleTime = 100;							//default Controller Sample Time is 0.1 seconds
    10d6:	84 e6       	ldi	r24, 0x64	; 100
    10d8:	90 e0       	ldi	r25, 0x00	; 0
    10da:	a0 e0       	ldi	r26, 0x00	; 0
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	86 a7       	std	Z+46, r24	; 0x2e
    10e0:	97 a7       	std	Z+47, r25	; 0x2f
    10e2:	a0 ab       	std	Z+48, r26	; 0x30
    10e4:	b1 ab       	std	Z+49, r27	; 0x31

    PID::SetControllerDirection(ControllerDirection);
    10e6:	6d 8d       	ldd	r22, Y+29	; 0x1d
    10e8:	7e 8d       	ldd	r23, Y+30	; 0x1e
    10ea:	c4 01       	movw	r24, r8
    10ec:	0e 94 00 08 	call	0x1000	; 0x1000 <_ZN3PID22SetControllerDirectionEi>
    PID::SetTunings(Kp, Ki, Kd, POn);
    10f0:	ab 8c       	ldd	r10, Y+27	; 0x1b
    10f2:	bc 8c       	ldd	r11, Y+28	; 0x1c
    10f4:	cf 88       	ldd	r12, Y+23	; 0x17
    10f6:	d8 8c       	ldd	r13, Y+24	; 0x18
    10f8:	e9 8c       	ldd	r14, Y+25	; 0x19
    10fa:	fa 8c       	ldd	r15, Y+26	; 0x1a
    10fc:	09 81       	ldd	r16, Y+1	; 0x01
    10fe:	1a 81       	ldd	r17, Y+2	; 0x02
    1100:	2b 81       	ldd	r18, Y+3	; 0x03
    1102:	3c 81       	ldd	r19, Y+4	; 0x04
    1104:	b3 01       	movw	r22, r6
    1106:	a2 01       	movw	r20, r4
    1108:	c4 01       	movw	r24, r8
    110a:	0e 94 b0 06 	call	0xd60	; 0xd60 <_ZN3PID10SetTuningsEdddi>

    lastTime = millis()-SampleTime;
    110e:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <millis>
    1112:	f4 01       	movw	r30, r8
    1114:	46 a4       	ldd	r4, Z+46	; 0x2e
    1116:	57 a4       	ldd	r5, Z+47	; 0x2f
    1118:	60 a8       	ldd	r6, Z+48	; 0x30
    111a:	71 a8       	ldd	r7, Z+49	; 0x31
    111c:	dc 01       	movw	r26, r24
    111e:	cb 01       	movw	r24, r22
    1120:	84 19       	sub	r24, r4
    1122:	95 09       	sbc	r25, r5
    1124:	a6 09       	sbc	r26, r6
    1126:	b7 09       	sbc	r27, r7
    1128:	82 a3       	std	Z+34, r24	; 0x22
    112a:	93 a3       	std	Z+35, r25	; 0x23
    112c:	a4 a3       	std	Z+36, r26	; 0x24
    112e:	b5 a3       	std	Z+37, r27	; 0x25
}
    1130:	0f 90       	pop	r0
    1132:	0f 90       	pop	r0
    1134:	0f 90       	pop	r0
    1136:	0f 90       	pop	r0
    1138:	df 91       	pop	r29
    113a:	cf 91       	pop	r28
    113c:	1f 91       	pop	r17
    113e:	0f 91       	pop	r16
    1140:	ff 90       	pop	r15
    1142:	ef 90       	pop	r14
    1144:	df 90       	pop	r13
    1146:	cf 90       	pop	r12
    1148:	bf 90       	pop	r11
    114a:	af 90       	pop	r10
    114c:	9f 90       	pop	r9
    114e:	8f 90       	pop	r8
    1150:	7f 90       	pop	r7
    1152:	6f 90       	pop	r6
    1154:	5f 90       	pop	r5
    1156:	4f 90       	pop	r4
    1158:	08 95       	ret

0000115a <_ZN3PIDC1EPdS0_S0_dddi>:
/*Constructor (...)*********************************************************
 *    To allow backwards compatability for v1.1, or for people that just want
 *    to use Proportional on Error without explicitly saying so
 ***************************************************************************/

PID::PID(double* Input, double* Output, double* Setpoint,
    115a:	8f 92       	push	r8
    115c:	9f 92       	push	r9
    115e:	af 92       	push	r10
    1160:	bf 92       	push	r11
    1162:	cf 92       	push	r12
    1164:	df 92       	push	r13
    1166:	ef 92       	push	r14
    1168:	ff 92       	push	r15
    116a:	0f 93       	push	r16
    116c:	1f 93       	push	r17
    116e:	cf 93       	push	r28
    1170:	df 93       	push	r29
    1172:	cd b7       	in	r28, 0x3d	; 61
    1174:	de b7       	in	r29, 0x3e	; 62
    1176:	ef 85       	ldd	r30, Y+15	; 0x0f
    1178:	f8 89       	ldd	r31, Y+16	; 0x10
    117a:	a9 89       	ldd	r26, Y+17	; 0x11
    117c:	ba 89       	ldd	r27, Y+18	; 0x12
    117e:	9b 88       	ldd	r9, Y+19	; 0x13
    1180:	8c 88       	ldd	r8, Y+20	; 0x14
        double Kp, double Ki, double Kd, int ControllerDirection)
    :PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, P_ON_E, ControllerDirection)
    1182:	8f 92       	push	r8
    1184:	9f 92       	push	r9
    1186:	1f 92       	push	r1
    1188:	99 24       	eor	r9, r9
    118a:	93 94       	inc	r9
    118c:	9f 92       	push	r9
    118e:	bf 93       	push	r27
    1190:	af 93       	push	r26
    1192:	ff 93       	push	r31
    1194:	ef 93       	push	r30
    1196:	0e 94 3c 08 	call	0x1078	; 0x1078 <_ZN3PIDC1EPdS0_S0_dddii>
    119a:	0f b6       	in	r0, 0x3f	; 63
    119c:	f8 94       	cli
    119e:	de bf       	out	0x3e, r29	; 62
    11a0:	0f be       	out	0x3f, r0	; 63
    11a2:	cd bf       	out	0x3d, r28	; 61
{

}
    11a4:	df 91       	pop	r29
    11a6:	cf 91       	pop	r28
    11a8:	1f 91       	pop	r17
    11aa:	0f 91       	pop	r16
    11ac:	ff 90       	pop	r15
    11ae:	ef 90       	pop	r14
    11b0:	df 90       	pop	r13
    11b2:	cf 90       	pop	r12
    11b4:	bf 90       	pop	r11
    11b6:	af 90       	pop	r10
    11b8:	9f 90       	pop	r9
    11ba:	8f 90       	pop	r8
    11bc:	08 95       	ret

000011be <_ZN5Print5writeEPKhj>:
size_t Print::println(unsigned char b, int base)
{
  size_t n = print(b, base);
  n += println();
  return n;
}
    11be:	cf 92       	push	r12
    11c0:	df 92       	push	r13
    11c2:	ef 92       	push	r14
    11c4:	ff 92       	push	r15
    11c6:	0f 93       	push	r16
    11c8:	1f 93       	push	r17
    11ca:	cf 93       	push	r28
    11cc:	df 93       	push	r29
    11ce:	41 15       	cp	r20, r1
    11d0:	51 05       	cpc	r21, r1
    11d2:	c1 f0       	breq	.+48     	; 0x1204 <_ZN5Print5writeEPKhj+0x46>
    11d4:	6a 01       	movw	r12, r20
    11d6:	8c 01       	movw	r16, r24
    11d8:	e6 2e       	mov	r14, r22
    11da:	f7 2e       	mov	r15, r23
    11dc:	c0 e0       	ldi	r28, 0x00	; 0
    11de:	d0 e0       	ldi	r29, 0x00	; 0
    11e0:	d7 01       	movw	r26, r14
    11e2:	6d 91       	ld	r22, X+
    11e4:	7d 01       	movw	r14, r26
    11e6:	d8 01       	movw	r26, r16
    11e8:	ed 91       	ld	r30, X+
    11ea:	fc 91       	ld	r31, X
    11ec:	01 90       	ld	r0, Z+
    11ee:	f0 81       	ld	r31, Z
    11f0:	e0 2d       	mov	r30, r0
    11f2:	c8 01       	movw	r24, r16
    11f4:	09 95       	icall
    11f6:	89 2b       	or	r24, r25
    11f8:	39 f0       	breq	.+14     	; 0x1208 <_ZN5Print5writeEPKhj+0x4a>
    11fa:	21 96       	adiw	r28, 0x01	; 1
    11fc:	cc 16       	cp	r12, r28
    11fe:	dd 06       	cpc	r13, r29
    1200:	79 f7       	brne	.-34     	; 0x11e0 <_ZN5Print5writeEPKhj+0x22>
    1202:	02 c0       	rjmp	.+4      	; 0x1208 <_ZN5Print5writeEPKhj+0x4a>
    1204:	c0 e0       	ldi	r28, 0x00	; 0
    1206:	d0 e0       	ldi	r29, 0x00	; 0
    1208:	ce 01       	movw	r24, r28
    120a:	df 91       	pop	r29
    120c:	cf 91       	pop	r28
    120e:	1f 91       	pop	r17
    1210:	0f 91       	pop	r16
    1212:	ff 90       	pop	r15
    1214:	ef 90       	pop	r14
    1216:	df 90       	pop	r13
    1218:	cf 90       	pop	r12
    121a:	08 95       	ret

0000121c <_ZN5Print5printEPKc>:
    121c:	61 15       	cp	r22, r1
    121e:	71 05       	cpc	r23, r1
    1220:	81 f0       	breq	.+32     	; 0x1242 <_ZN5Print5printEPKc+0x26>
    1222:	fb 01       	movw	r30, r22
    1224:	01 90       	ld	r0, Z+
    1226:	00 20       	and	r0, r0
    1228:	e9 f7       	brne	.-6      	; 0x1224 <_ZN5Print5printEPKc+0x8>
    122a:	31 97       	sbiw	r30, 0x01	; 1
    122c:	af 01       	movw	r20, r30
    122e:	46 1b       	sub	r20, r22
    1230:	57 0b       	sbc	r21, r23
    1232:	dc 01       	movw	r26, r24
    1234:	ed 91       	ld	r30, X+
    1236:	fc 91       	ld	r31, X
    1238:	02 80       	ldd	r0, Z+2	; 0x02
    123a:	f3 81       	ldd	r31, Z+3	; 0x03
    123c:	e0 2d       	mov	r30, r0
    123e:	09 95       	icall
    1240:	08 95       	ret
    1242:	80 e0       	ldi	r24, 0x00	; 0
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	08 95       	ret

00001248 <_ZN5Print5printEc>:
    1248:	dc 01       	movw	r26, r24
    124a:	ed 91       	ld	r30, X+
    124c:	fc 91       	ld	r31, X
    124e:	01 90       	ld	r0, Z+
    1250:	f0 81       	ld	r31, Z
    1252:	e0 2d       	mov	r30, r0
    1254:	09 95       	icall
    1256:	08 95       	ret

00001258 <_ZN5Print7printlnEv>:
    1258:	dc 01       	movw	r26, r24
    125a:	ed 91       	ld	r30, X+
    125c:	fc 91       	ld	r31, X
    125e:	02 80       	ldd	r0, Z+2	; 0x02
    1260:	f3 81       	ldd	r31, Z+3	; 0x03
    1262:	e0 2d       	mov	r30, r0
    1264:	42 e0       	ldi	r20, 0x02	; 2
    1266:	50 e0       	ldi	r21, 0x00	; 0
    1268:	62 e5       	ldi	r22, 0x52	; 82
    126a:	71 e0       	ldi	r23, 0x01	; 1
    126c:	09 95       	icall
    126e:	08 95       	ret

00001270 <_ZN5Print11printNumberEmh>:
    1270:	8f 92       	push	r8
    1272:	9f 92       	push	r9
    1274:	af 92       	push	r10
    1276:	bf 92       	push	r11
    1278:	ef 92       	push	r14
    127a:	ff 92       	push	r15
    127c:	0f 93       	push	r16
    127e:	1f 93       	push	r17
    1280:	cf 93       	push	r28
    1282:	df 93       	push	r29
    1284:	cd b7       	in	r28, 0x3d	; 61
    1286:	de b7       	in	r29, 0x3e	; 62
    1288:	a1 97       	sbiw	r28, 0x21	; 33
    128a:	0f b6       	in	r0, 0x3f	; 63
    128c:	f8 94       	cli
    128e:	de bf       	out	0x3e, r29	; 62
    1290:	0f be       	out	0x3f, r0	; 63
    1292:	cd bf       	out	0x3d, r28	; 61
    1294:	7c 01       	movw	r14, r24
    1296:	cb 01       	movw	r24, r22
    1298:	ba 01       	movw	r22, r20
    129a:	19 a2       	std	Y+33, r1	; 0x21
    129c:	22 30       	cpi	r18, 0x02	; 2
    129e:	08 f4       	brcc	.+2      	; 0x12a2 <_ZN5Print11printNumberEmh+0x32>
    12a0:	2a e0       	ldi	r18, 0x0A	; 10
    12a2:	8e 01       	movw	r16, r28
    12a4:	0f 5d       	subi	r16, 0xDF	; 223
    12a6:	1f 4f       	sbci	r17, 0xFF	; 255
    12a8:	82 2e       	mov	r8, r18
    12aa:	91 2c       	mov	r9, r1
    12ac:	a1 2c       	mov	r10, r1
    12ae:	b1 2c       	mov	r11, r1
    12b0:	a5 01       	movw	r20, r10
    12b2:	94 01       	movw	r18, r8
    12b4:	0e 94 2b 11 	call	0x2256	; 0x2256 <__udivmodsi4>
    12b8:	e6 2f       	mov	r30, r22
    12ba:	62 2f       	mov	r22, r18
    12bc:	73 2f       	mov	r23, r19
    12be:	84 2f       	mov	r24, r20
    12c0:	95 2f       	mov	r25, r21
    12c2:	01 50       	subi	r16, 0x01	; 1
    12c4:	11 09       	sbc	r17, r1
    12c6:	ea 30       	cpi	r30, 0x0A	; 10
    12c8:	10 f4       	brcc	.+4      	; 0x12ce <_ZN5Print11printNumberEmh+0x5e>
    12ca:	e0 5d       	subi	r30, 0xD0	; 208
    12cc:	01 c0       	rjmp	.+2      	; 0x12d0 <_ZN5Print11printNumberEmh+0x60>
    12ce:	e9 5c       	subi	r30, 0xC9	; 201
    12d0:	d8 01       	movw	r26, r16
    12d2:	ec 93       	st	X, r30
    12d4:	61 15       	cp	r22, r1
    12d6:	71 05       	cpc	r23, r1
    12d8:	81 05       	cpc	r24, r1
    12da:	91 05       	cpc	r25, r1
    12dc:	49 f7       	brne	.-46     	; 0x12b0 <_ZN5Print11printNumberEmh+0x40>
    12de:	01 15       	cp	r16, r1
    12e0:	11 05       	cpc	r17, r1
    12e2:	91 f0       	breq	.+36     	; 0x1308 <_ZN5Print11printNumberEmh+0x98>
    12e4:	f8 01       	movw	r30, r16
    12e6:	01 90       	ld	r0, Z+
    12e8:	00 20       	and	r0, r0
    12ea:	e9 f7       	brne	.-6      	; 0x12e6 <_ZN5Print11printNumberEmh+0x76>
    12ec:	31 97       	sbiw	r30, 0x01	; 1
    12ee:	af 01       	movw	r20, r30
    12f0:	40 1b       	sub	r20, r16
    12f2:	51 0b       	sbc	r21, r17
    12f4:	d7 01       	movw	r26, r14
    12f6:	ed 91       	ld	r30, X+
    12f8:	fc 91       	ld	r31, X
    12fa:	02 80       	ldd	r0, Z+2	; 0x02
    12fc:	f3 81       	ldd	r31, Z+3	; 0x03
    12fe:	e0 2d       	mov	r30, r0
    1300:	b8 01       	movw	r22, r16
    1302:	c7 01       	movw	r24, r14
    1304:	09 95       	icall
    1306:	02 c0       	rjmp	.+4      	; 0x130c <_ZN5Print11printNumberEmh+0x9c>
    1308:	80 e0       	ldi	r24, 0x00	; 0
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	a1 96       	adiw	r28, 0x21	; 33
    130e:	0f b6       	in	r0, 0x3f	; 63
    1310:	f8 94       	cli
    1312:	de bf       	out	0x3e, r29	; 62
    1314:	0f be       	out	0x3f, r0	; 63
    1316:	cd bf       	out	0x3d, r28	; 61
    1318:	df 91       	pop	r29
    131a:	cf 91       	pop	r28
    131c:	1f 91       	pop	r17
    131e:	0f 91       	pop	r16
    1320:	ff 90       	pop	r15
    1322:	ef 90       	pop	r14
    1324:	bf 90       	pop	r11
    1326:	af 90       	pop	r10
    1328:	9f 90       	pop	r9
    132a:	8f 90       	pop	r8
    132c:	08 95       	ret

0000132e <_ZN5Print5printEli>:
    132e:	cf 92       	push	r12
    1330:	df 92       	push	r13
    1332:	ef 92       	push	r14
    1334:	ff 92       	push	r15
    1336:	0f 93       	push	r16
    1338:	1f 93       	push	r17
    133a:	cf 93       	push	r28
    133c:	df 93       	push	r29
    133e:	ec 01       	movw	r28, r24
    1340:	6a 01       	movw	r12, r20
    1342:	7b 01       	movw	r14, r22
    1344:	21 15       	cp	r18, r1
    1346:	31 05       	cpc	r19, r1
    1348:	41 f4       	brne	.+16     	; 0x135a <_ZN5Print5printEli+0x2c>
    134a:	e8 81       	ld	r30, Y
    134c:	f9 81       	ldd	r31, Y+1	; 0x01
    134e:	01 90       	ld	r0, Z+
    1350:	f0 81       	ld	r31, Z
    1352:	e0 2d       	mov	r30, r0
    1354:	64 2f       	mov	r22, r20
    1356:	09 95       	icall
    1358:	1d c0       	rjmp	.+58     	; 0x1394 <_ZN5Print5printEli+0x66>
    135a:	2a 30       	cpi	r18, 0x0A	; 10
    135c:	31 05       	cpc	r19, r1
    135e:	c1 f4       	brne	.+48     	; 0x1390 <_ZN5Print5printEli+0x62>
    1360:	77 23       	and	r23, r23
    1362:	94 f4       	brge	.+36     	; 0x1388 <_ZN5Print5printEli+0x5a>
    1364:	6d e2       	ldi	r22, 0x2D	; 45
    1366:	0e 94 24 09 	call	0x1248	; 0x1248 <_ZN5Print5printEc>
    136a:	8c 01       	movw	r16, r24
    136c:	44 27       	eor	r20, r20
    136e:	55 27       	eor	r21, r21
    1370:	ba 01       	movw	r22, r20
    1372:	4c 19       	sub	r20, r12
    1374:	5d 09       	sbc	r21, r13
    1376:	6e 09       	sbc	r22, r14
    1378:	7f 09       	sbc	r23, r15
    137a:	2a e0       	ldi	r18, 0x0A	; 10
    137c:	ce 01       	movw	r24, r28
    137e:	0e 94 38 09 	call	0x1270	; 0x1270 <_ZN5Print11printNumberEmh>
    1382:	80 0f       	add	r24, r16
    1384:	91 1f       	adc	r25, r17
    1386:	06 c0       	rjmp	.+12     	; 0x1394 <_ZN5Print5printEli+0x66>
    1388:	2a e0       	ldi	r18, 0x0A	; 10
    138a:	0e 94 38 09 	call	0x1270	; 0x1270 <_ZN5Print11printNumberEmh>
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <_ZN5Print5printEli+0x66>
    1390:	0e 94 38 09 	call	0x1270	; 0x1270 <_ZN5Print11printNumberEmh>
    1394:	df 91       	pop	r29
    1396:	cf 91       	pop	r28
    1398:	1f 91       	pop	r17
    139a:	0f 91       	pop	r16
    139c:	ff 90       	pop	r15
    139e:	ef 90       	pop	r14
    13a0:	df 90       	pop	r13
    13a2:	cf 90       	pop	r12
    13a4:	08 95       	ret

000013a6 <_ZN5Print5printEii>:
    13a6:	9a 01       	movw	r18, r20
    13a8:	ab 01       	movw	r20, r22
    13aa:	77 0f       	add	r23, r23
    13ac:	66 0b       	sbc	r22, r22
    13ae:	77 0b       	sbc	r23, r23
    13b0:	0e 94 97 09 	call	0x132e	; 0x132e <_ZN5Print5printEli>
    13b4:	08 95       	ret

000013b6 <_ZN5Print5printEmi>:
    13b6:	21 15       	cp	r18, r1
    13b8:	31 05       	cpc	r19, r1
    13ba:	49 f4       	brne	.+18     	; 0x13ce <_ZN5Print5printEmi+0x18>
    13bc:	dc 01       	movw	r26, r24
    13be:	ed 91       	ld	r30, X+
    13c0:	fc 91       	ld	r31, X
    13c2:	01 90       	ld	r0, Z+
    13c4:	f0 81       	ld	r31, Z
    13c6:	e0 2d       	mov	r30, r0
    13c8:	64 2f       	mov	r22, r20
    13ca:	09 95       	icall
    13cc:	08 95       	ret
    13ce:	0e 94 38 09 	call	0x1270	; 0x1270 <_ZN5Print11printNumberEmh>
    13d2:	08 95       	ret

000013d4 <_ZN5Print5printEhi>:
    13d4:	9a 01       	movw	r18, r20
    13d6:	46 2f       	mov	r20, r22
    13d8:	50 e0       	ldi	r21, 0x00	; 0
    13da:	60 e0       	ldi	r22, 0x00	; 0
    13dc:	70 e0       	ldi	r23, 0x00	; 0
    13de:	0e 94 db 09 	call	0x13b6	; 0x13b6 <_ZN5Print5printEmi>
    13e2:	08 95       	ret

000013e4 <_ZN5Print10printFloatEdh>:

  return write(str);
}

size_t Print::printFloat(double number, uint8_t digits) 
{ 
    13e4:	4f 92       	push	r4
    13e6:	5f 92       	push	r5
    13e8:	7f 92       	push	r7
    13ea:	8f 92       	push	r8
    13ec:	9f 92       	push	r9
    13ee:	af 92       	push	r10
    13f0:	bf 92       	push	r11
    13f2:	cf 92       	push	r12
    13f4:	df 92       	push	r13
    13f6:	ef 92       	push	r14
    13f8:	ff 92       	push	r15
    13fa:	0f 93       	push	r16
    13fc:	1f 93       	push	r17
    13fe:	cf 93       	push	r28
    1400:	df 93       	push	r29
    1402:	00 d0       	rcall	.+0      	; 0x1404 <_ZN5Print10printFloatEdh+0x20>
    1404:	00 d0       	rcall	.+0      	; 0x1406 <_ZN5Print10printFloatEdh+0x22>
    1406:	cd b7       	in	r28, 0x3d	; 61
    1408:	de b7       	in	r29, 0x3e	; 62
    140a:	8c 01       	movw	r16, r24
    140c:	4a 01       	movw	r8, r20
    140e:	5b 01       	movw	r10, r22
    1410:	72 2e       	mov	r7, r18
  size_t n = 0;
  
  if (isnan(number)) return print("nan");
    1412:	9a 01       	movw	r18, r20
    1414:	ab 01       	movw	r20, r22
    1416:	c5 01       	movw	r24, r10
    1418:	b4 01       	movw	r22, r8
    141a:	0e 94 c6 13 	call	0x278c	; 0x278c <__unordsf2>
    141e:	88 23       	and	r24, r24
    1420:	31 f0       	breq	.+12     	; 0x142e <_ZN5Print10printFloatEdh+0x4a>
    1422:	65 e5       	ldi	r22, 0x55	; 85
    1424:	71 e0       	ldi	r23, 0x01	; 1
    1426:	c8 01       	movw	r24, r16
    1428:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
    142c:	d0 c0       	rjmp	.+416    	; 0x15ce <_ZN5Print10printFloatEdh+0x1ea>
  if (isinf(number)) return print("inf");
    142e:	75 01       	movw	r14, r10
    1430:	64 01       	movw	r12, r8
    1432:	e8 94       	clt
    1434:	f7 f8       	bld	r15, 7
    1436:	2f ef       	ldi	r18, 0xFF	; 255
    1438:	3f ef       	ldi	r19, 0xFF	; 255
    143a:	4f e7       	ldi	r20, 0x7F	; 127
    143c:	5f e7       	ldi	r21, 0x7F	; 127
    143e:	c7 01       	movw	r24, r14
    1440:	b6 01       	movw	r22, r12
    1442:	0e 94 c6 13 	call	0x278c	; 0x278c <__unordsf2>
    1446:	81 11       	cpse	r24, r1
    1448:	10 c0       	rjmp	.+32     	; 0x146a <_ZN5Print10printFloatEdh+0x86>
    144a:	2f ef       	ldi	r18, 0xFF	; 255
    144c:	3f ef       	ldi	r19, 0xFF	; 255
    144e:	4f e7       	ldi	r20, 0x7F	; 127
    1450:	5f e7       	ldi	r21, 0x7F	; 127
    1452:	c7 01       	movw	r24, r14
    1454:	b6 01       	movw	r22, r12
    1456:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
    145a:	18 16       	cp	r1, r24
    145c:	34 f4       	brge	.+12     	; 0x146a <_ZN5Print10printFloatEdh+0x86>
    145e:	69 e5       	ldi	r22, 0x59	; 89
    1460:	71 e0       	ldi	r23, 0x01	; 1
    1462:	c8 01       	movw	r24, r16
    1464:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
    1468:	b2 c0       	rjmp	.+356    	; 0x15ce <_ZN5Print10printFloatEdh+0x1ea>
  if (number > 4294967040.0) return print ("ovf");  // constant determined empirically
    146a:	2f ef       	ldi	r18, 0xFF	; 255
    146c:	3f ef       	ldi	r19, 0xFF	; 255
    146e:	4f e7       	ldi	r20, 0x7F	; 127
    1470:	5f e4       	ldi	r21, 0x4F	; 79
    1472:	c5 01       	movw	r24, r10
    1474:	b4 01       	movw	r22, r8
    1476:	0e 94 54 13 	call	0x26a8	; 0x26a8 <__gesf2>
    147a:	18 16       	cp	r1, r24
    147c:	34 f4       	brge	.+12     	; 0x148a <_ZN5Print10printFloatEdh+0xa6>
    147e:	6d e5       	ldi	r22, 0x5D	; 93
    1480:	71 e0       	ldi	r23, 0x01	; 1
    1482:	c8 01       	movw	r24, r16
    1484:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
    1488:	a2 c0       	rjmp	.+324    	; 0x15ce <_ZN5Print10printFloatEdh+0x1ea>
  if (number <-4294967040.0) return print ("ovf");  // constant determined empirically
    148a:	2f ef       	ldi	r18, 0xFF	; 255
    148c:	3f ef       	ldi	r19, 0xFF	; 255
    148e:	4f e7       	ldi	r20, 0x7F	; 127
    1490:	5f ec       	ldi	r21, 0xCF	; 207
    1492:	c5 01       	movw	r24, r10
    1494:	b4 01       	movw	r22, r8
    1496:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
    149a:	88 23       	and	r24, r24
    149c:	34 f4       	brge	.+12     	; 0x14aa <_ZN5Print10printFloatEdh+0xc6>
    149e:	6d e5       	ldi	r22, 0x5D	; 93
    14a0:	71 e0       	ldi	r23, 0x01	; 1
    14a2:	c8 01       	movw	r24, r16
    14a4:	0e 94 0e 09 	call	0x121c	; 0x121c <_ZN5Print5printEPKc>
    14a8:	92 c0       	rjmp	.+292    	; 0x15ce <_ZN5Print10printFloatEdh+0x1ea>
  
  // Handle negative numbers
  if (number < 0.0)
    14aa:	20 e0       	ldi	r18, 0x00	; 0
    14ac:	30 e0       	ldi	r19, 0x00	; 0
    14ae:	a9 01       	movw	r20, r18
    14b0:	c5 01       	movw	r24, r10
    14b2:	b4 01       	movw	r22, r8
    14b4:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
    14b8:	88 23       	and	r24, r24
    14ba:	54 f4       	brge	.+20     	; 0x14d0 <_ZN5Print10printFloatEdh+0xec>
  {
     n += print('-');
    14bc:	6d e2       	ldi	r22, 0x2D	; 45
    14be:	c8 01       	movw	r24, r16
    14c0:	0e 94 24 09 	call	0x1248	; 0x1248 <_ZN5Print5printEc>
    14c4:	7c 01       	movw	r14, r24
     number = -number;
    14c6:	b7 fa       	bst	r11, 7
    14c8:	b0 94       	com	r11
    14ca:	b7 f8       	bld	r11, 7
    14cc:	b0 94       	com	r11
    14ce:	02 c0       	rjmp	.+4      	; 0x14d4 <_ZN5Print10printFloatEdh+0xf0>
  return write(str);
}

size_t Print::printFloat(double number, uint8_t digits) 
{ 
  size_t n = 0;
    14d0:	e1 2c       	mov	r14, r1
    14d2:	f1 2c       	mov	r15, r1
     number = -number;
  }

  // Round correctly so that print(1.999, 2) prints as "2.00"
  double rounding = 0.5;
  for (uint8_t i=0; i<digits; ++i)
    14d4:	77 20       	and	r7, r7
    14d6:	09 f4       	brne	.+2      	; 0x14da <_ZN5Print10printFloatEdh+0xf6>
    14d8:	65 c0       	rjmp	.+202    	; 0x15a4 <_ZN5Print10printFloatEdh+0x1c0>
    14da:	d1 2c       	mov	r13, r1
    14dc:	60 e0       	ldi	r22, 0x00	; 0
    14de:	70 e0       	ldi	r23, 0x00	; 0
    14e0:	80 e0       	ldi	r24, 0x00	; 0
    14e2:	9f e3       	ldi	r25, 0x3F	; 63
    rounding /= 10.0;
    14e4:	20 e0       	ldi	r18, 0x00	; 0
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	40 e2       	ldi	r20, 0x20	; 32
    14ea:	51 e4       	ldi	r21, 0x41	; 65
    14ec:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__divsf3>
     number = -number;
  }

  // Round correctly so that print(1.999, 2) prints as "2.00"
  double rounding = 0.5;
  for (uint8_t i=0; i<digits; ++i)
    14f0:	d3 94       	inc	r13
    14f2:	d7 10       	cpse	r13, r7
    14f4:	f7 cf       	rjmp	.-18     	; 0x14e4 <_ZN5Print10printFloatEdh+0x100>
    14f6:	2a c0       	rjmp	.+84     	; 0x154c <_ZN5Print10printFloatEdh+0x168>
  }

  // Extract digits from the remainder one at a time
  while (digits-- > 0)
  {
    remainder *= 10.0;
    14f8:	20 e0       	ldi	r18, 0x00	; 0
    14fa:	30 e0       	ldi	r19, 0x00	; 0
    14fc:	40 e2       	ldi	r20, 0x20	; 32
    14fe:	51 e4       	ldi	r21, 0x41	; 65
    1500:	c5 01       	movw	r24, r10
    1502:	b4 01       	movw	r22, r8
    1504:	0e 94 59 13 	call	0x26b2	; 0x26b2 <__mulsf3>
    1508:	4b 01       	movw	r8, r22
    150a:	5c 01       	movw	r10, r24
    unsigned int toPrint = (unsigned int)(remainder);
    150c:	0e 94 73 12 	call	0x24e6	; 0x24e6 <__fixunssfsi>
  return print((long) n, base);
}

size_t Print::print(unsigned int n, int base)
{
  return print((unsigned long) n, base);
    1510:	6b 01       	movw	r12, r22
    1512:	e1 2c       	mov	r14, r1
    1514:	f1 2c       	mov	r15, r1
    1516:	2a e0       	ldi	r18, 0x0A	; 10
    1518:	30 e0       	ldi	r19, 0x00	; 0
    151a:	b7 01       	movw	r22, r14
    151c:	a6 01       	movw	r20, r12
    151e:	c8 01       	movw	r24, r16
    1520:	0e 94 db 09 	call	0x13b6	; 0x13b6 <_ZN5Print5printEmi>
  // Extract digits from the remainder one at a time
  while (digits-- > 0)
  {
    remainder *= 10.0;
    unsigned int toPrint = (unsigned int)(remainder);
    n += print(toPrint);
    1524:	48 0e       	add	r4, r24
    1526:	59 1e       	adc	r5, r25
    remainder -= toPrint; 
    1528:	c7 01       	movw	r24, r14
    152a:	b6 01       	movw	r22, r12
    152c:	0e 94 a2 12 	call	0x2544	; 0x2544 <__floatunsisf>
    1530:	9b 01       	movw	r18, r22
    1532:	ac 01       	movw	r20, r24
    1534:	c5 01       	movw	r24, r10
    1536:	b4 01       	movw	r22, r8
    1538:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
    153c:	4b 01       	movw	r8, r22
    153e:	5c 01       	movw	r10, r24
    1540:	7a 94       	dec	r7
  if (digits > 0) {
    n += print('.'); 
  }

  // Extract digits from the remainder one at a time
  while (digits-- > 0)
    1542:	71 10       	cpse	r7, r1
    1544:	d9 cf       	rjmp	.-78     	; 0x14f8 <_ZN5Print10printFloatEdh+0x114>
    unsigned int toPrint = (unsigned int)(remainder);
    n += print(toPrint);
    remainder -= toPrint; 
  } 
  
  return n;
    1546:	84 2d       	mov	r24, r4
    1548:	95 2d       	mov	r25, r5
    154a:	41 c0       	rjmp	.+130    	; 0x15ce <_ZN5Print10printFloatEdh+0x1ea>
  // Round correctly so that print(1.999, 2) prints as "2.00"
  double rounding = 0.5;
  for (uint8_t i=0; i<digits; ++i)
    rounding /= 10.0;
  
  number += rounding;
    154c:	9b 01       	movw	r18, r22
    154e:	ac 01       	movw	r20, r24
    1550:	c5 01       	movw	r24, r10
    1552:	b4 01       	movw	r22, r8
    1554:	0e 94 89 11 	call	0x2312	; 0x2312 <__addsf3>
    1558:	4b 01       	movw	r8, r22
    155a:	5c 01       	movw	r10, r24

  // Extract the integer part of the number and print it
  unsigned long int_part = (unsigned long)number;
    155c:	0e 94 73 12 	call	0x24e6	; 0x24e6 <__fixunssfsi>
    1560:	69 83       	std	Y+1, r22	; 0x01
    1562:	7a 83       	std	Y+2, r23	; 0x02
    1564:	8b 83       	std	Y+3, r24	; 0x03
    1566:	9c 83       	std	Y+4, r25	; 0x04
  double remainder = number - (double)int_part;
    1568:	0e 94 a2 12 	call	0x2544	; 0x2544 <__floatunsisf>
    156c:	9b 01       	movw	r18, r22
    156e:	ac 01       	movw	r20, r24
    1570:	c5 01       	movw	r24, r10
    1572:	b4 01       	movw	r22, r8
    1574:	0e 94 88 11 	call	0x2310	; 0x2310 <__subsf3>
    1578:	4b 01       	movw	r8, r22
    157a:	5c 01       	movw	r10, r24
  n += print(int_part);
    157c:	2a e0       	ldi	r18, 0x0A	; 10
    157e:	30 e0       	ldi	r19, 0x00	; 0
    1580:	49 81       	ldd	r20, Y+1	; 0x01
    1582:	5a 81       	ldd	r21, Y+2	; 0x02
    1584:	6b 81       	ldd	r22, Y+3	; 0x03
    1586:	7c 81       	ldd	r23, Y+4	; 0x04
    1588:	c8 01       	movw	r24, r16
    158a:	0e 94 db 09 	call	0x13b6	; 0x13b6 <_ZN5Print5printEmi>
    158e:	6c 01       	movw	r12, r24

  // Print the decimal point, but only if there are digits beyond
  if (digits > 0) {
    n += print('.'); 
    1590:	6e e2       	ldi	r22, 0x2E	; 46
    1592:	c8 01       	movw	r24, r16
    1594:	0e 94 24 09 	call	0x1248	; 0x1248 <_ZN5Print5printEc>
    1598:	8c 0d       	add	r24, r12
    159a:	9d 1d       	adc	r25, r13
    159c:	2c 01       	movw	r4, r24
    159e:	4e 0c       	add	r4, r14
    15a0:	5f 1c       	adc	r5, r15
    15a2:	aa cf       	rjmp	.-172    	; 0x14f8 <_ZN5Print10printFloatEdh+0x114>
  // Round correctly so that print(1.999, 2) prints as "2.00"
  double rounding = 0.5;
  for (uint8_t i=0; i<digits; ++i)
    rounding /= 10.0;
  
  number += rounding;
    15a4:	20 e0       	ldi	r18, 0x00	; 0
    15a6:	30 e0       	ldi	r19, 0x00	; 0
    15a8:	40 e0       	ldi	r20, 0x00	; 0
    15aa:	5f e3       	ldi	r21, 0x3F	; 63
    15ac:	c5 01       	movw	r24, r10
    15ae:	b4 01       	movw	r22, r8
    15b0:	0e 94 89 11 	call	0x2312	; 0x2312 <__addsf3>

  // Extract the integer part of the number and print it
  unsigned long int_part = (unsigned long)number;
    15b4:	0e 94 73 12 	call	0x24e6	; 0x24e6 <__fixunssfsi>
    15b8:	ab 01       	movw	r20, r22
    15ba:	bc 01       	movw	r22, r24
  double remainder = number - (double)int_part;
  n += print(int_part);
    15bc:	2a e0       	ldi	r18, 0x0A	; 10
    15be:	30 e0       	ldi	r19, 0x00	; 0
    15c0:	c8 01       	movw	r24, r16
    15c2:	0e 94 db 09 	call	0x13b6	; 0x13b6 <_ZN5Print5printEmi>
    15c6:	2c 01       	movw	r4, r24
    15c8:	4e 0c       	add	r4, r14
    15ca:	5f 1c       	adc	r5, r15
    15cc:	bc cf       	rjmp	.-136    	; 0x1546 <_ZN5Print10printFloatEdh+0x162>
    n += print(toPrint);
    remainder -= toPrint; 
  } 
  
  return n;
}
    15ce:	0f 90       	pop	r0
    15d0:	0f 90       	pop	r0
    15d2:	0f 90       	pop	r0
    15d4:	0f 90       	pop	r0
    15d6:	df 91       	pop	r29
    15d8:	cf 91       	pop	r28
    15da:	1f 91       	pop	r17
    15dc:	0f 91       	pop	r16
    15de:	ff 90       	pop	r15
    15e0:	ef 90       	pop	r14
    15e2:	df 90       	pop	r13
    15e4:	cf 90       	pop	r12
    15e6:	bf 90       	pop	r11
    15e8:	af 90       	pop	r10
    15ea:	9f 90       	pop	r9
    15ec:	8f 90       	pop	r8
    15ee:	7f 90       	pop	r7
    15f0:	5f 90       	pop	r5
    15f2:	4f 90       	pop	r4
    15f4:	08 95       	ret

000015f6 <_ZN5Print5printEdi>:
  else return printNumber(n, base);
}

size_t Print::print(double n, int digits)
{
  return printFloat(n, digits);
    15f6:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <_ZN5Print10printFloatEdh>
}
    15fa:	08 95       	ret

000015fc <_ZN5Print7printlnEdi>:
  n += println();
  return n;
}

size_t Print::println(double num, int digits)
{
    15fc:	0f 93       	push	r16
    15fe:	1f 93       	push	r17
    1600:	cf 93       	push	r28
    1602:	df 93       	push	r29
    1604:	ec 01       	movw	r28, r24
  else return printNumber(n, base);
}

size_t Print::print(double n, int digits)
{
  return printFloat(n, digits);
    1606:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <_ZN5Print10printFloatEdh>
    160a:	8c 01       	movw	r16, r24
}

size_t Print::println(double num, int digits)
{
  size_t n = print(num, digits);
  n += println();
    160c:	ce 01       	movw	r24, r28
    160e:	0e 94 2c 09 	call	0x1258	; 0x1258 <_ZN5Print7printlnEv>
  return n;
}
    1612:	80 0f       	add	r24, r16
    1614:	91 1f       	adc	r25, r17
    1616:	df 91       	pop	r29
    1618:	cf 91       	pop	r28
    161a:	1f 91       	pop	r17
    161c:	0f 91       	pop	r16
    161e:	08 95       	ret

00001620 <_ZN6Stream9timedReadEv>:
  {
    ret += (char)c;
    c = timedRead();
  }
  return ret;
}
    1620:	0f 93       	push	r16
    1622:	1f 93       	push	r17
    1624:	cf 93       	push	r28
    1626:	df 93       	push	r29
    1628:	ec 01       	movw	r28, r24
    162a:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <millis>
    162e:	68 87       	std	Y+8, r22	; 0x08
    1630:	79 87       	std	Y+9, r23	; 0x09
    1632:	8a 87       	std	Y+10, r24	; 0x0a
    1634:	9b 87       	std	Y+11, r25	; 0x0b
    1636:	e8 81       	ld	r30, Y
    1638:	f9 81       	ldd	r31, Y+1	; 0x01
    163a:	02 84       	ldd	r0, Z+10	; 0x0a
    163c:	f3 85       	ldd	r31, Z+11	; 0x0b
    163e:	e0 2d       	mov	r30, r0
    1640:	ce 01       	movw	r24, r28
    1642:	09 95       	icall
    1644:	99 23       	and	r25, r25
    1646:	bc f4       	brge	.+46     	; 0x1676 <_ZN6Stream9timedReadEv+0x56>
    1648:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <millis>
    164c:	08 85       	ldd	r16, Y+8	; 0x08
    164e:	19 85       	ldd	r17, Y+9	; 0x09
    1650:	2a 85       	ldd	r18, Y+10	; 0x0a
    1652:	3b 85       	ldd	r19, Y+11	; 0x0b
    1654:	dc 01       	movw	r26, r24
    1656:	cb 01       	movw	r24, r22
    1658:	80 1b       	sub	r24, r16
    165a:	91 0b       	sbc	r25, r17
    165c:	a2 0b       	sbc	r26, r18
    165e:	b3 0b       	sbc	r27, r19
    1660:	0c 81       	ldd	r16, Y+4	; 0x04
    1662:	1d 81       	ldd	r17, Y+5	; 0x05
    1664:	2e 81       	ldd	r18, Y+6	; 0x06
    1666:	3f 81       	ldd	r19, Y+7	; 0x07
    1668:	80 17       	cp	r24, r16
    166a:	91 07       	cpc	r25, r17
    166c:	a2 07       	cpc	r26, r18
    166e:	b3 07       	cpc	r27, r19
    1670:	10 f3       	brcs	.-60     	; 0x1636 <_ZN6Stream9timedReadEv+0x16>
    1672:	8f ef       	ldi	r24, 0xFF	; 255
    1674:	9f ef       	ldi	r25, 0xFF	; 255
    1676:	df 91       	pop	r29
    1678:	cf 91       	pop	r28
    167a:	1f 91       	pop	r17
    167c:	0f 91       	pop	r16
    167e:	08 95       	ret

00001680 <_ZN6Stream15readStringUntilEc>:

String Stream::readStringUntil(char terminator)
{
    1680:	ef 92       	push	r14
    1682:	ff 92       	push	r15
    1684:	0f 93       	push	r16
    1686:	1f 93       	push	r17
    1688:	cf 93       	push	r28
    168a:	df 93       	push	r29
    168c:	8c 01       	movw	r16, r24
    168e:	7b 01       	movw	r14, r22
    1690:	c4 2f       	mov	r28, r20
  String ret;
    1692:	64 e5       	ldi	r22, 0x54	; 84
    1694:	71 e0       	ldi	r23, 0x01	; 1
    1696:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
  int c = timedRead();
    169a:	c7 01       	movw	r24, r14
    169c:	0e 94 10 0b 	call	0x1620	; 0x1620 <_ZN6Stream9timedReadEv>
  while (c >= 0 && c != terminator)
    16a0:	99 23       	and	r25, r25
    16a2:	84 f0       	brlt	.+32     	; 0x16c4 <_ZN6Stream15readStringUntilEc+0x44>
    16a4:	d0 e0       	ldi	r29, 0x00	; 0
    16a6:	8c 17       	cp	r24, r28
    16a8:	9d 07       	cpc	r25, r29
    16aa:	61 f0       	breq	.+24     	; 0x16c4 <_ZN6Stream15readStringUntilEc+0x44>

	// if there's not enough memory for the concatenated value, the string
	// will be left unchanged (but this isn't signalled in any way)
	String & operator += (const String &rhs)	{concat(rhs); return (*this);}
	String & operator += (const char *cstr)		{concat(cstr); return (*this);}
	String & operator += (char c)			{concat(c); return (*this);}
    16ac:	68 2f       	mov	r22, r24
    16ae:	c8 01       	movw	r24, r16
    16b0:	0e 94 3b 10 	call	0x2076	; 0x2076 <_ZN6String6concatEc>
  {
    ret += (char)c;
    c = timedRead();
    16b4:	c7 01       	movw	r24, r14
    16b6:	0e 94 10 0b 	call	0x1620	; 0x1620 <_ZN6Stream9timedReadEv>

String Stream::readStringUntil(char terminator)
{
  String ret;
  int c = timedRead();
  while (c >= 0 && c != terminator)
    16ba:	99 23       	and	r25, r25
    16bc:	1c f0       	brlt	.+6      	; 0x16c4 <_ZN6Stream15readStringUntilEc+0x44>
    16be:	8c 17       	cp	r24, r28
    16c0:	9d 07       	cpc	r25, r29
    16c2:	a1 f7       	brne	.-24     	; 0x16ac <_ZN6Stream15readStringUntilEc+0x2c>
  {
    ret += (char)c;
    c = timedRead();
  }
  return ret;
}
    16c4:	c8 01       	movw	r24, r16
    16c6:	df 91       	pop	r29
    16c8:	cf 91       	pop	r28
    16ca:	1f 91       	pop	r17
    16cc:	0f 91       	pop	r16
    16ce:	ff 90       	pop	r15
    16d0:	ef 90       	pop	r14
    16d2:	08 95       	ret

000016d4 <_ZL7nothingv>:
{
	
	setMode(_mode,_time);
	Timer1();
	# warning "Mode set completely!"
} //Timer1
    16d4:	08 95       	ret

000016d6 <_ZN6Timer116select_prescalerEi>:
    16d6:	4f 92       	push	r4
    16d8:	5f 92       	push	r5
    16da:	6f 92       	push	r6
    16dc:	7f 92       	push	r7
    16de:	af 92       	push	r10
    16e0:	bf 92       	push	r11
    16e2:	cf 92       	push	r12
    16e4:	df 92       	push	r13
    16e6:	ef 92       	push	r14
    16e8:	ff 92       	push	r15
    16ea:	0f 93       	push	r16
    16ec:	1f 93       	push	r17
    16ee:	cf 93       	push	r28
    16f0:	df 93       	push	r29
    16f2:	cd b7       	in	r28, 0x3d	; 61
    16f4:	de b7       	in	r29, 0x3e	; 62
    16f6:	2a 97       	sbiw	r28, 0x0a	; 10
    16f8:	0f b6       	in	r0, 0x3f	; 63
    16fa:	f8 94       	cli
    16fc:	de bf       	out	0x3e, r29	; 62
    16fe:	0f be       	out	0x3f, r0	; 63
    1700:	cd bf       	out	0x3d, r28	; 61
    1702:	5c 01       	movw	r10, r24
    1704:	6b 01       	movw	r12, r22
    1706:	8a e0       	ldi	r24, 0x0A	; 10
    1708:	ea e1       	ldi	r30, 0x1A	; 26
    170a:	f1 e0       	ldi	r31, 0x01	; 1
    170c:	de 01       	movw	r26, r28
    170e:	11 96       	adiw	r26, 0x01	; 1
    1710:	01 90       	ld	r0, Z+
    1712:	0d 92       	st	X+, r0
    1714:	8a 95       	dec	r24
    1716:	e1 f7       	brne	.-8      	; 0x1710 <_ZN6Timer116select_prescalerEi+0x3a>
    1718:	69 81       	ldd	r22, Y+1	; 0x01
    171a:	7a 81       	ldd	r23, Y+2	; 0x02
    171c:	cb 01       	movw	r24, r22
    171e:	77 0f       	add	r23, r23
    1720:	aa 0b       	sbc	r26, r26
    1722:	bb 0b       	sbc	r27, r27
    1724:	77 27       	eor	r23, r23
    1726:	66 27       	eor	r22, r22
    1728:	20 e8       	ldi	r18, 0x80	; 128
    172a:	3e e3       	ldi	r19, 0x3E	; 62
    172c:	40 e0       	ldi	r20, 0x00	; 0
    172e:	50 e0       	ldi	r21, 0x00	; 0
    1730:	0e 94 2b 11 	call	0x2256	; 0x2256 <__udivmodsi4>
    1734:	f5 01       	movw	r30, r10
    1736:	31 87       	std	Z+9, r19	; 0x09
    1738:	20 87       	std	Z+8, r18	; 0x08
    173a:	c2 16       	cp	r12, r18
    173c:	d3 06       	cpc	r13, r19
    173e:	64 f1       	brlt	.+88     	; 0x1798 <_ZN6Timer116select_prescalerEi+0xc2>
    1740:	7e 01       	movw	r14, r28
    1742:	f3 e0       	ldi	r31, 0x03	; 3
    1744:	ef 0e       	add	r14, r31
    1746:	f1 1c       	adc	r15, r1
    1748:	01 e0       	ldi	r16, 0x01	; 1
    174a:	10 e0       	ldi	r17, 0x00	; 0
    174c:	0f 2e       	mov	r0, r31
    174e:	f0 e8       	ldi	r31, 0x80	; 128
    1750:	4f 2e       	mov	r4, r31
    1752:	fe e3       	ldi	r31, 0x3E	; 62
    1754:	5f 2e       	mov	r5, r31
    1756:	61 2c       	mov	r6, r1
    1758:	71 2c       	mov	r7, r1
    175a:	f0 2d       	mov	r31, r0
    175c:	f7 01       	movw	r30, r14
    175e:	61 91       	ld	r22, Z+
    1760:	71 91       	ld	r23, Z+
    1762:	7f 01       	movw	r14, r30
    1764:	cb 01       	movw	r24, r22
    1766:	77 0f       	add	r23, r23
    1768:	aa 0b       	sbc	r26, r26
    176a:	bb 0b       	sbc	r27, r27
    176c:	77 27       	eor	r23, r23
    176e:	66 27       	eor	r22, r22
    1770:	a3 01       	movw	r20, r6
    1772:	92 01       	movw	r18, r4
    1774:	0e 94 2b 11 	call	0x2256	; 0x2256 <__udivmodsi4>
    1778:	c2 16       	cp	r12, r18
    177a:	d3 06       	cpc	r13, r19
    177c:	24 f4       	brge	.+8      	; 0x1786 <_ZN6Timer116select_prescalerEi+0xb0>
    177e:	f5 01       	movw	r30, r10
    1780:	31 87       	std	Z+9, r19	; 0x09
    1782:	20 87       	std	Z+8, r18	; 0x08
    1784:	0b c0       	rjmp	.+22     	; 0x179c <_ZN6Timer116select_prescalerEi+0xc6>
    1786:	0f 5f       	subi	r16, 0xFF	; 255
    1788:	1f 4f       	sbci	r17, 0xFF	; 255
    178a:	05 30       	cpi	r16, 0x05	; 5
    178c:	11 05       	cpc	r17, r1
    178e:	31 f7       	brne	.-52     	; 0x175c <_ZN6Timer116select_prescalerEi+0x86>
    1790:	f5 01       	movw	r30, r10
    1792:	31 87       	std	Z+9, r19	; 0x09
    1794:	20 87       	std	Z+8, r18	; 0x08
    1796:	02 c0       	rjmp	.+4      	; 0x179c <_ZN6Timer116select_prescalerEi+0xc6>
    1798:	00 e0       	ldi	r16, 0x00	; 0
    179a:	10 e0       	ldi	r17, 0x00	; 0
    179c:	00 0f       	add	r16, r16
    179e:	11 1f       	adc	r17, r17
    17a0:	fe 01       	movw	r30, r28
    17a2:	e0 0f       	add	r30, r16
    17a4:	f1 1f       	adc	r31, r17
    17a6:	81 81       	ldd	r24, Z+1	; 0x01
    17a8:	92 81       	ldd	r25, Z+2	; 0x02
    17aa:	2a 96       	adiw	r28, 0x0a	; 10
    17ac:	0f b6       	in	r0, 0x3f	; 63
    17ae:	f8 94       	cli
    17b0:	de bf       	out	0x3e, r29	; 62
    17b2:	0f be       	out	0x3f, r0	; 63
    17b4:	cd bf       	out	0x3d, r28	; 61
    17b6:	df 91       	pop	r29
    17b8:	cf 91       	pop	r28
    17ba:	1f 91       	pop	r17
    17bc:	0f 91       	pop	r16
    17be:	ff 90       	pop	r15
    17c0:	ef 90       	pop	r14
    17c2:	df 90       	pop	r13
    17c4:	cf 90       	pop	r12
    17c6:	bf 90       	pop	r11
    17c8:	af 90       	pop	r10
    17ca:	7f 90       	pop	r7
    17cc:	6f 90       	pop	r6
    17ce:	5f 90       	pop	r5
    17d0:	4f 90       	pop	r4
    17d2:	08 95       	ret

000017d4 <_ZN6Timer1C1Ev>:
    17d4:	cf 93       	push	r28
    17d6:	df 93       	push	r29
    17d8:	ec 01       	movw	r28, r24
    17da:	64 e5       	ldi	r22, 0x54	; 84
    17dc:	71 e0       	ldi	r23, 0x01	; 1
    17de:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
    17e2:	81 e0       	ldi	r24, 0x01	; 1
    17e4:	90 e0       	ldi	r25, 0x00	; 0
    17e6:	9f 83       	std	Y+7, r25	; 0x07
    17e8:	8e 83       	std	Y+6, r24	; 0x06
    17ea:	19 86       	std	Y+9, r1	; 0x09
    17ec:	18 86       	std	Y+8, r1	; 0x08
    17ee:	1b 86       	std	Y+11, r1	; 0x0b
    17f0:	1a 86       	std	Y+10, r1	; 0x0a
    17f2:	8f b7       	in	r24, 0x3f	; 63
    17f4:	80 68       	ori	r24, 0x80	; 128
    17f6:	8f bf       	out	0x3f, r24	; 63
    17f8:	df 91       	pop	r29
    17fa:	cf 91       	pop	r28
    17fc:	08 95       	ret

000017fe <_ZN6Timer17setModeE6Stringi>:
    17fe:	ef 92       	push	r14
    1800:	ff 92       	push	r15
    1802:	0f 93       	push	r16
    1804:	1f 93       	push	r17
    1806:	cf 93       	push	r28
    1808:	df 93       	push	r29
    180a:	ec 01       	movw	r28, r24
    180c:	8b 01       	movw	r16, r22
    180e:	7a 01       	movw	r14, r20
    1810:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <_ZN6StringaSERKS_>
    1814:	b7 01       	movw	r22, r14
    1816:	ce 01       	movw	r24, r28
    1818:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <_ZN6Timer116select_prescalerEi>
    181c:	9f 83       	std	Y+7, r25	; 0x07
    181e:	8e 83       	std	Y+6, r24	; 0x06
    1820:	c8 01       	movw	r24, r16
    1822:	0e 94 f7 10 	call	0x21ee	; 0x21ee <_ZN6String11toUpperCaseEv>
    1826:	6e e4       	ldi	r22, 0x4E	; 78
    1828:	71 e0       	ldi	r23, 0x01	; 1
    182a:	c8 01       	movw	r24, r16
    182c:	0e 94 4e 10 	call	0x209c	; 0x209c <_ZNK6String6equalsEPKc>
    1830:	88 23       	and	r24, r24
    1832:	09 f4       	brne	.+2      	; 0x1836 <_ZN6Timer17setModeE6Stringi+0x38>
    1834:	4b c0       	rjmp	.+150    	; 0x18cc <_ZN6Timer17setModeE6Stringi+0xce>
    1836:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    183a:	e1 e8       	ldi	r30, 0x81	; 129
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	10 82       	st	Z, r1
    1840:	88 e0       	ldi	r24, 0x08	; 8
    1842:	80 83       	st	Z, r24
    1844:	8e 81       	ldd	r24, Y+6	; 0x06
    1846:	9f 81       	ldd	r25, Y+7	; 0x07
    1848:	01 97       	sbiw	r24, 0x01	; 1
    184a:	19 f4       	brne	.+6      	; 0x1852 <_ZN6Timer17setModeE6Stringi+0x54>
    184c:	80 81       	ld	r24, Z
    184e:	81 60       	ori	r24, 0x01	; 1
    1850:	80 83       	st	Z, r24
    1852:	8e 81       	ldd	r24, Y+6	; 0x06
    1854:	9f 81       	ldd	r25, Y+7	; 0x07
    1856:	08 97       	sbiw	r24, 0x08	; 8
    1858:	29 f4       	brne	.+10     	; 0x1864 <_ZN6Timer17setModeE6Stringi+0x66>
    185a:	e1 e8       	ldi	r30, 0x81	; 129
    185c:	f0 e0       	ldi	r31, 0x00	; 0
    185e:	80 81       	ld	r24, Z
    1860:	82 60       	ori	r24, 0x02	; 2
    1862:	80 83       	st	Z, r24
    1864:	8e 81       	ldd	r24, Y+6	; 0x06
    1866:	9f 81       	ldd	r25, Y+7	; 0x07
    1868:	80 34       	cpi	r24, 0x40	; 64
    186a:	91 05       	cpc	r25, r1
    186c:	29 f4       	brne	.+10     	; 0x1878 <_ZN6Timer17setModeE6Stringi+0x7a>
    186e:	e1 e8       	ldi	r30, 0x81	; 129
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	80 81       	ld	r24, Z
    1874:	83 60       	ori	r24, 0x03	; 3
    1876:	80 83       	st	Z, r24
    1878:	8e 81       	ldd	r24, Y+6	; 0x06
    187a:	9f 81       	ldd	r25, Y+7	; 0x07
    187c:	81 15       	cp	r24, r1
    187e:	91 40       	sbci	r25, 0x01	; 1
    1880:	29 f4       	brne	.+10     	; 0x188c <_ZN6Timer17setModeE6Stringi+0x8e>
    1882:	e1 e8       	ldi	r30, 0x81	; 129
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	84 60       	ori	r24, 0x04	; 4
    188a:	80 83       	st	Z, r24
    188c:	8e 81       	ldd	r24, Y+6	; 0x06
    188e:	9f 81       	ldd	r25, Y+7	; 0x07
    1890:	81 15       	cp	r24, r1
    1892:	94 40       	sbci	r25, 0x04	; 4
    1894:	29 f4       	brne	.+10     	; 0x18a0 <_ZN6Timer17setModeE6Stringi+0xa2>
    1896:	e1 e8       	ldi	r30, 0x81	; 129
    1898:	f0 e0       	ldi	r31, 0x00	; 0
    189a:	80 81       	ld	r24, Z
    189c:	85 60       	ori	r24, 0x05	; 5
    189e:	80 83       	st	Z, r24
    18a0:	20 e8       	ldi	r18, 0x80	; 128
    18a2:	3e e3       	ldi	r19, 0x3E	; 62
    18a4:	d7 01       	movw	r26, r14
    18a6:	0e 94 4d 11 	call	0x229a	; 0x229a <__usmulhisi3>
    18aa:	2e 81       	ldd	r18, Y+6	; 0x06
    18ac:	3f 81       	ldd	r19, Y+7	; 0x07
    18ae:	03 2e       	mov	r0, r19
    18b0:	00 0c       	add	r0, r0
    18b2:	44 0b       	sbc	r20, r20
    18b4:	55 0b       	sbc	r21, r21
    18b6:	0e 94 2b 11 	call	0x2256	; 0x2256 <__udivmodsi4>
    18ba:	3b 87       	std	Y+11, r19	; 0x0b
    18bc:	2a 87       	std	Y+10, r18	; 0x0a
    18be:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
    18c2:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
    18c6:	82 e0       	ldi	r24, 0x02	; 2
    18c8:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
    18cc:	df 91       	pop	r29
    18ce:	cf 91       	pop	r28
    18d0:	1f 91       	pop	r17
    18d2:	0f 91       	pop	r16
    18d4:	ff 90       	pop	r15
    18d6:	ef 90       	pop	r14
    18d8:	08 95       	ret

000018da <_ZN6Timer115attachInterruptEPFvvE>:
	}
}

void Timer1::attachInterrupt(void (*userFunc)(void))
{
	_intFunc = userFunc;
    18da:	70 93 13 01 	sts	0x0113, r23	; 0x800113 <_ZL8_intFunc+0x1>
    18de:	60 93 12 01 	sts	0x0112, r22	; 0x800112 <_ZL8_intFunc>
    18e2:	08 95       	ret

000018e4 <_ZN6Timer1D1Ev>:
}

// default destructor
Timer1::~Timer1()
    18e4:	0e 94 55 0f 	call	0x1eaa	; 0x1eaa <_ZN6StringD1Ev>
    18e8:	08 95       	ret

000018ea <__vector_11>:
{
} //~Timer1

ISR (TIMER1_COMPA_vect)
{
    18ea:	1f 92       	push	r1
    18ec:	0f 92       	push	r0
    18ee:	0f b6       	in	r0, 0x3f	; 63
    18f0:	0f 92       	push	r0
    18f2:	11 24       	eor	r1, r1
    18f4:	2f 93       	push	r18
    18f6:	3f 93       	push	r19
    18f8:	4f 93       	push	r20
    18fa:	5f 93       	push	r21
    18fc:	6f 93       	push	r22
    18fe:	7f 93       	push	r23
    1900:	8f 93       	push	r24
    1902:	9f 93       	push	r25
    1904:	af 93       	push	r26
    1906:	bf 93       	push	r27
    1908:	ef 93       	push	r30
    190a:	ff 93       	push	r31
	_intFunc();
    190c:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <_ZL8_intFunc>
    1910:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <_ZL8_intFunc+0x1>
    1914:	09 95       	icall
    1916:	ff 91       	pop	r31
    1918:	ef 91       	pop	r30
    191a:	bf 91       	pop	r27
    191c:	af 91       	pop	r26
    191e:	9f 91       	pop	r25
    1920:	8f 91       	pop	r24
    1922:	7f 91       	pop	r23
    1924:	6f 91       	pop	r22
    1926:	5f 91       	pop	r21
    1928:	4f 91       	pop	r20
    192a:	3f 91       	pop	r19
    192c:	2f 91       	pop	r18
    192e:	0f 90       	pop	r0
    1930:	0f be       	out	0x3f, r0	; 63
    1932:	0f 90       	pop	r0
    1934:	1f 90       	pop	r1
    1936:	18 95       	reti

00001938 <_Z12disableTimerh>:
// XXX: this function only works properly for timer 2 (the only one we use
// currently).  for the others, it should end the tone, but won't restore
// proper PWM functionality for the timer.
void disableTimer(uint8_t _timer)
{
  switch (_timer)
    1938:	81 30       	cpi	r24, 0x01	; 1
    193a:	39 f0       	breq	.+14     	; 0x194a <_Z12disableTimerh+0x12>
    193c:	18 f0       	brcs	.+6      	; 0x1944 <_Z12disableTimerh+0xc>
    193e:	82 30       	cpi	r24, 0x02	; 2
    1940:	51 f0       	breq	.+20     	; 0x1956 <_Z12disableTimerh+0x1e>
    1942:	08 95       	ret
  {
    case 0:
      #if defined(TIMSK0)
        TIMSK0 = 0;
    1944:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>
      #elif defined(TIMSK)
        TIMSK = 0; // atmega32
      #endif
      break;
    1948:	08 95       	ret

#if defined(TIMSK1) && defined(OCIE1A)
    case 1:
      bitWrite(TIMSK1, OCIE1A, 0);
    194a:	ef e6       	ldi	r30, 0x6F	; 111
    194c:	f0 e0       	ldi	r31, 0x00	; 0
    194e:	80 81       	ld	r24, Z
    1950:	8d 7f       	andi	r24, 0xFD	; 253
    1952:	80 83       	st	Z, r24
      break;
    1954:	08 95       	ret
#endif

    case 2:
      #if defined(TIMSK2) && defined(OCIE2A)
        bitWrite(TIMSK2, OCIE2A, 0); // disable interrupt
    1956:	e0 e7       	ldi	r30, 0x70	; 112
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	80 81       	ld	r24, Z
    195c:	8d 7f       	andi	r24, 0xFD	; 253
    195e:	80 83       	st	Z, r24
      #endif
      #if defined(TCCR2A) && defined(WGM20)
        TCCR2A = (1 << WGM20);
    1960:	81 e0       	ldi	r24, 0x01	; 1
    1962:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
      #endif
      #if defined(TCCR2B) && defined(CS22)
        TCCR2B = (TCCR2B & 0b11111000) | (1 << CS22);
    1966:	e1 eb       	ldi	r30, 0xB1	; 177
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	80 81       	ld	r24, Z
    196c:	88 7f       	andi	r24, 0xF8	; 248
    196e:	84 60       	ori	r24, 0x04	; 4
    1970:	80 83       	st	Z, r24
      #endif
      #if defined(OCR2A)
        OCR2A = 0;
    1972:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
    1976:	08 95       	ret

00001978 <_Z6noToneh>:
  }
}


void noTone(uint8_t _pin)
{
    1978:	cf 93       	push	r28
    197a:	c8 2f       	mov	r28, r24
  int8_t _timer = -1;
  
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == _pin) {
    197c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <_ZL9tone_pins>
    1980:	8c 13       	cpse	r24, r28
    1982:	07 c0       	rjmp	.+14     	; 0x1992 <_Z6noToneh+0x1a>
      _timer = pgm_read_byte(tone_pin_to_timer_PGM + i);
    1984:	e3 ea       	ldi	r30, 0xA3	; 163
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	84 91       	lpm	r24, Z
      tone_pins[i] = 255;
    198a:	9f ef       	ldi	r25, 0xFF	; 255
    198c:	90 93 14 01 	sts	0x0114, r25	; 0x800114 <_ZL9tone_pins>
      break;
    1990:	01 c0       	rjmp	.+2      	; 0x1994 <_Z6noToneh+0x1c>
}


void noTone(uint8_t _pin)
{
  int8_t _timer = -1;
    1992:	8f ef       	ldi	r24, 0xFF	; 255
      tone_pins[i] = 255;
      break;
    }
  }
  
  disableTimer(_timer);
    1994:	0e 94 9c 0c 	call	0x1938	; 0x1938 <_Z12disableTimerh>

  digitalWrite(_pin, 0);
    1998:	60 e0       	ldi	r22, 0x00	; 0
    199a:	8c 2f       	mov	r24, r28
    199c:	0e 94 24 0f 	call	0x1e48	; 0x1e48 <digitalWrite>
}
    19a0:	cf 91       	pop	r28
    19a2:	08 95       	ret

000019a4 <__vector_7>:
#endif


#ifdef USE_TIMER2
ISR(TIMER2_COMPA_vect)
{
    19a4:	1f 92       	push	r1
    19a6:	0f 92       	push	r0
    19a8:	0f b6       	in	r0, 0x3f	; 63
    19aa:	0f 92       	push	r0
    19ac:	11 24       	eor	r1, r1
    19ae:	2f 93       	push	r18
    19b0:	3f 93       	push	r19
    19b2:	4f 93       	push	r20
    19b4:	5f 93       	push	r21
    19b6:	6f 93       	push	r22
    19b8:	7f 93       	push	r23
    19ba:	8f 93       	push	r24
    19bc:	9f 93       	push	r25
    19be:	af 93       	push	r26
    19c0:	bf 93       	push	r27
    19c2:	ef 93       	push	r30
    19c4:	ff 93       	push	r31

  if (timer2_toggle_count != 0)
    19c6:	80 91 72 02 	lds	r24, 0x0272	; 0x800272 <timer2_toggle_count>
    19ca:	90 91 73 02 	lds	r25, 0x0273	; 0x800273 <timer2_toggle_count+0x1>
    19ce:	a0 91 74 02 	lds	r26, 0x0274	; 0x800274 <timer2_toggle_count+0x2>
    19d2:	b0 91 75 02 	lds	r27, 0x0275	; 0x800275 <timer2_toggle_count+0x3>
    19d6:	89 2b       	or	r24, r25
    19d8:	8a 2b       	or	r24, r26
    19da:	8b 2b       	or	r24, r27
    19dc:	51 f1       	breq	.+84     	; 0x1a32 <__vector_7+0x8e>
  {
    // toggle the pin
    *timer2_pin_port ^= timer2_pin_mask;
    19de:	80 91 6f 02 	lds	r24, 0x026F	; 0x80026f <timer2_pin_mask>
    19e2:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <timer2_pin_port>
    19e6:	f0 91 71 02 	lds	r31, 0x0271	; 0x800271 <timer2_pin_port+0x1>
    19ea:	90 81       	ld	r25, Z
    19ec:	89 27       	eor	r24, r25
    19ee:	80 83       	st	Z, r24

    if (timer2_toggle_count > 0)
    19f0:	80 91 72 02 	lds	r24, 0x0272	; 0x800272 <timer2_toggle_count>
    19f4:	90 91 73 02 	lds	r25, 0x0273	; 0x800273 <timer2_toggle_count+0x1>
    19f8:	a0 91 74 02 	lds	r26, 0x0274	; 0x800274 <timer2_toggle_count+0x2>
    19fc:	b0 91 75 02 	lds	r27, 0x0275	; 0x800275 <timer2_toggle_count+0x3>
    1a00:	18 16       	cp	r1, r24
    1a02:	19 06       	cpc	r1, r25
    1a04:	1a 06       	cpc	r1, r26
    1a06:	1b 06       	cpc	r1, r27
    1a08:	c4 f4       	brge	.+48     	; 0x1a3a <__vector_7+0x96>
      timer2_toggle_count--;
    1a0a:	80 91 72 02 	lds	r24, 0x0272	; 0x800272 <timer2_toggle_count>
    1a0e:	90 91 73 02 	lds	r25, 0x0273	; 0x800273 <timer2_toggle_count+0x1>
    1a12:	a0 91 74 02 	lds	r26, 0x0274	; 0x800274 <timer2_toggle_count+0x2>
    1a16:	b0 91 75 02 	lds	r27, 0x0275	; 0x800275 <timer2_toggle_count+0x3>
    1a1a:	01 97       	sbiw	r24, 0x01	; 1
    1a1c:	a1 09       	sbc	r26, r1
    1a1e:	b1 09       	sbc	r27, r1
    1a20:	80 93 72 02 	sts	0x0272, r24	; 0x800272 <timer2_toggle_count>
    1a24:	90 93 73 02 	sts	0x0273, r25	; 0x800273 <timer2_toggle_count+0x1>
    1a28:	a0 93 74 02 	sts	0x0274, r26	; 0x800274 <timer2_toggle_count+0x2>
    1a2c:	b0 93 75 02 	sts	0x0275, r27	; 0x800275 <timer2_toggle_count+0x3>
    1a30:	04 c0       	rjmp	.+8      	; 0x1a3a <__vector_7+0x96>
  else
  {
    // need to call noTone() so that the tone_pins[] entry is reset, so the
    // timer gets initialized next time we call tone().
    // XXX: this assumes timer 2 is always the first one used.
    noTone(tone_pins[0]);
    1a32:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <_ZL9tone_pins>
    1a36:	0e 94 bc 0c 	call	0x1978	; 0x1978 <_Z6noToneh>
//    disableTimer(2);
//    *timer2_pin_port &= ~(timer2_pin_mask);  // keep pin low after stop
  }
}
    1a3a:	ff 91       	pop	r31
    1a3c:	ef 91       	pop	r30
    1a3e:	bf 91       	pop	r27
    1a40:	af 91       	pop	r26
    1a42:	9f 91       	pop	r25
    1a44:	8f 91       	pop	r24
    1a46:	7f 91       	pop	r23
    1a48:	6f 91       	pop	r22
    1a4a:	5f 91       	pop	r21
    1a4c:	4f 91       	pop	r20
    1a4e:	3f 91       	pop	r19
    1a50:	2f 91       	pop	r18
    1a52:	0f 90       	pop	r0
    1a54:	0f be       	out	0x3f, r0	; 63
    1a56:	0f 90       	pop	r0
    1a58:	1f 90       	pop	r1
    1a5a:	18 95       	reti

00001a5c <nothing>:
    #endif
      break;       
#endif
    }
      
    intFunc[interruptNum] = nothing;
    1a5c:	08 95       	ret

00001a5e <attachInterrupt>:
    1a5e:	82 30       	cpi	r24, 0x02	; 2
    1a60:	00 f5       	brcc	.+64     	; 0x1aa2 <attachInterrupt+0x44>
    1a62:	e8 2f       	mov	r30, r24
    1a64:	f0 e0       	ldi	r31, 0x00	; 0
    1a66:	ee 0f       	add	r30, r30
    1a68:	ff 1f       	adc	r31, r31
    1a6a:	eb 5e       	subi	r30, 0xEB	; 235
    1a6c:	fe 4f       	sbci	r31, 0xFE	; 254
    1a6e:	71 83       	std	Z+1, r23	; 0x01
    1a70:	60 83       	st	Z, r22
    1a72:	88 23       	and	r24, r24
    1a74:	19 f0       	breq	.+6      	; 0x1a7c <attachInterrupt+0x1e>
    1a76:	81 30       	cpi	r24, 0x01	; 1
    1a78:	49 f0       	breq	.+18     	; 0x1a8c <attachInterrupt+0x2e>
    1a7a:	08 95       	ret
    1a7c:	e9 e6       	ldi	r30, 0x69	; 105
    1a7e:	f0 e0       	ldi	r31, 0x00	; 0
    1a80:	80 81       	ld	r24, Z
    1a82:	8c 7f       	andi	r24, 0xFC	; 252
    1a84:	48 2b       	or	r20, r24
    1a86:	40 83       	st	Z, r20
    1a88:	e8 9a       	sbi	0x1d, 0	; 29
    1a8a:	08 95       	ret
    1a8c:	e9 e6       	ldi	r30, 0x69	; 105
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	80 81       	ld	r24, Z
    1a92:	44 0f       	add	r20, r20
    1a94:	55 1f       	adc	r21, r21
    1a96:	44 0f       	add	r20, r20
    1a98:	55 1f       	adc	r21, r21
    1a9a:	83 7f       	andi	r24, 0xF3	; 243
    1a9c:	48 2b       	or	r20, r24
    1a9e:	40 83       	st	Z, r20
    1aa0:	e9 9a       	sbi	0x1d, 1	; 29
    1aa2:	08 95       	ret

00001aa4 <__vector_1>:
IMPLEMENT_ISR(INT6_vect, EXTERNAL_INT_6)
IMPLEMENT_ISR(INT7_vect, EXTERNAL_INT_7)

#else

IMPLEMENT_ISR(INT0_vect, EXTERNAL_INT_0)
    1aa4:	1f 92       	push	r1
    1aa6:	0f 92       	push	r0
    1aa8:	0f b6       	in	r0, 0x3f	; 63
    1aaa:	0f 92       	push	r0
    1aac:	11 24       	eor	r1, r1
    1aae:	2f 93       	push	r18
    1ab0:	3f 93       	push	r19
    1ab2:	4f 93       	push	r20
    1ab4:	5f 93       	push	r21
    1ab6:	6f 93       	push	r22
    1ab8:	7f 93       	push	r23
    1aba:	8f 93       	push	r24
    1abc:	9f 93       	push	r25
    1abe:	af 93       	push	r26
    1ac0:	bf 93       	push	r27
    1ac2:	ef 93       	push	r30
    1ac4:	ff 93       	push	r31
    1ac6:	e0 91 15 01 	lds	r30, 0x0115	; 0x800115 <intFunc>
    1aca:	f0 91 16 01 	lds	r31, 0x0116	; 0x800116 <intFunc+0x1>
    1ace:	09 95       	icall
    1ad0:	ff 91       	pop	r31
    1ad2:	ef 91       	pop	r30
    1ad4:	bf 91       	pop	r27
    1ad6:	af 91       	pop	r26
    1ad8:	9f 91       	pop	r25
    1ada:	8f 91       	pop	r24
    1adc:	7f 91       	pop	r23
    1ade:	6f 91       	pop	r22
    1ae0:	5f 91       	pop	r21
    1ae2:	4f 91       	pop	r20
    1ae4:	3f 91       	pop	r19
    1ae6:	2f 91       	pop	r18
    1ae8:	0f 90       	pop	r0
    1aea:	0f be       	out	0x3f, r0	; 63
    1aec:	0f 90       	pop	r0
    1aee:	1f 90       	pop	r1
    1af0:	18 95       	reti

00001af2 <__vector_2>:
IMPLEMENT_ISR(INT1_vect, EXTERNAL_INT_1)
    1af2:	1f 92       	push	r1
    1af4:	0f 92       	push	r0
    1af6:	0f b6       	in	r0, 0x3f	; 63
    1af8:	0f 92       	push	r0
    1afa:	11 24       	eor	r1, r1
    1afc:	2f 93       	push	r18
    1afe:	3f 93       	push	r19
    1b00:	4f 93       	push	r20
    1b02:	5f 93       	push	r21
    1b04:	6f 93       	push	r22
    1b06:	7f 93       	push	r23
    1b08:	8f 93       	push	r24
    1b0a:	9f 93       	push	r25
    1b0c:	af 93       	push	r26
    1b0e:	bf 93       	push	r27
    1b10:	ef 93       	push	r30
    1b12:	ff 93       	push	r31
    1b14:	e0 91 17 01 	lds	r30, 0x0117	; 0x800117 <intFunc+0x2>
    1b18:	f0 91 18 01 	lds	r31, 0x0118	; 0x800118 <intFunc+0x3>
    1b1c:	09 95       	icall
    1b1e:	ff 91       	pop	r31
    1b20:	ef 91       	pop	r30
    1b22:	bf 91       	pop	r27
    1b24:	af 91       	pop	r26
    1b26:	9f 91       	pop	r25
    1b28:	8f 91       	pop	r24
    1b2a:	7f 91       	pop	r23
    1b2c:	6f 91       	pop	r22
    1b2e:	5f 91       	pop	r21
    1b30:	4f 91       	pop	r20
    1b32:	3f 91       	pop	r19
    1b34:	2f 91       	pop	r18
    1b36:	0f 90       	pop	r0
    1b38:	0f be       	out	0x3f, r0	; 63
    1b3a:	0f 90       	pop	r0
    1b3c:	1f 90       	pop	r1
    1b3e:	18 95       	reti

00001b40 <__vector_16>:
	

#endif

	// busy wait
	__asm__ __volatile__ (
    1b40:	1f 92       	push	r1
    1b42:	0f 92       	push	r0
    1b44:	0f b6       	in	r0, 0x3f	; 63
    1b46:	0f 92       	push	r0
    1b48:	11 24       	eor	r1, r1
    1b4a:	2f 93       	push	r18
    1b4c:	3f 93       	push	r19
    1b4e:	8f 93       	push	r24
    1b50:	9f 93       	push	r25
    1b52:	af 93       	push	r26
    1b54:	bf 93       	push	r27
    1b56:	80 91 77 02 	lds	r24, 0x0277	; 0x800277 <timer0_millis>
    1b5a:	90 91 78 02 	lds	r25, 0x0278	; 0x800278 <timer0_millis+0x1>
    1b5e:	a0 91 79 02 	lds	r26, 0x0279	; 0x800279 <timer0_millis+0x2>
    1b62:	b0 91 7a 02 	lds	r27, 0x027A	; 0x80027a <timer0_millis+0x3>
    1b66:	30 91 76 02 	lds	r19, 0x0276	; 0x800276 <timer0_fract>
    1b6a:	23 e0       	ldi	r18, 0x03	; 3
    1b6c:	23 0f       	add	r18, r19
    1b6e:	2d 37       	cpi	r18, 0x7D	; 125
    1b70:	20 f4       	brcc	.+8      	; 0x1b7a <__vector_16+0x3a>
    1b72:	01 96       	adiw	r24, 0x01	; 1
    1b74:	a1 1d       	adc	r26, r1
    1b76:	b1 1d       	adc	r27, r1
    1b78:	05 c0       	rjmp	.+10     	; 0x1b84 <__vector_16+0x44>
    1b7a:	26 e8       	ldi	r18, 0x86	; 134
    1b7c:	23 0f       	add	r18, r19
    1b7e:	02 96       	adiw	r24, 0x02	; 2
    1b80:	a1 1d       	adc	r26, r1
    1b82:	b1 1d       	adc	r27, r1
    1b84:	20 93 76 02 	sts	0x0276, r18	; 0x800276 <timer0_fract>
    1b88:	80 93 77 02 	sts	0x0277, r24	; 0x800277 <timer0_millis>
    1b8c:	90 93 78 02 	sts	0x0278, r25	; 0x800278 <timer0_millis+0x1>
    1b90:	a0 93 79 02 	sts	0x0279, r26	; 0x800279 <timer0_millis+0x2>
    1b94:	b0 93 7a 02 	sts	0x027A, r27	; 0x80027a <timer0_millis+0x3>
    1b98:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <timer0_overflow_count>
    1b9c:	90 91 7c 02 	lds	r25, 0x027C	; 0x80027c <timer0_overflow_count+0x1>
    1ba0:	a0 91 7d 02 	lds	r26, 0x027D	; 0x80027d <timer0_overflow_count+0x2>
    1ba4:	b0 91 7e 02 	lds	r27, 0x027E	; 0x80027e <timer0_overflow_count+0x3>
    1ba8:	01 96       	adiw	r24, 0x01	; 1
    1baa:	a1 1d       	adc	r26, r1
    1bac:	b1 1d       	adc	r27, r1
    1bae:	80 93 7b 02 	sts	0x027B, r24	; 0x80027b <timer0_overflow_count>
    1bb2:	90 93 7c 02 	sts	0x027C, r25	; 0x80027c <timer0_overflow_count+0x1>
    1bb6:	a0 93 7d 02 	sts	0x027D, r26	; 0x80027d <timer0_overflow_count+0x2>
    1bba:	b0 93 7e 02 	sts	0x027E, r27	; 0x80027e <timer0_overflow_count+0x3>
    1bbe:	bf 91       	pop	r27
    1bc0:	af 91       	pop	r26
    1bc2:	9f 91       	pop	r25
    1bc4:	8f 91       	pop	r24
    1bc6:	3f 91       	pop	r19
    1bc8:	2f 91       	pop	r18
    1bca:	0f 90       	pop	r0
    1bcc:	0f be       	out	0x3f, r0	; 63
    1bce:	0f 90       	pop	r0
    1bd0:	1f 90       	pop	r1
    1bd2:	18 95       	reti

00001bd4 <millis>:
    1bd4:	2f b7       	in	r18, 0x3f	; 63
    1bd6:	f8 94       	cli
    1bd8:	60 91 77 02 	lds	r22, 0x0277	; 0x800277 <timer0_millis>
    1bdc:	70 91 78 02 	lds	r23, 0x0278	; 0x800278 <timer0_millis+0x1>
    1be0:	80 91 79 02 	lds	r24, 0x0279	; 0x800279 <timer0_millis+0x2>
    1be4:	90 91 7a 02 	lds	r25, 0x027A	; 0x80027a <timer0_millis+0x3>
    1be8:	2f bf       	out	0x3f, r18	; 63
    1bea:	08 95       	ret

00001bec <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    1bec:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    1bee:	84 b5       	in	r24, 0x24	; 36
    1bf0:	82 60       	ori	r24, 0x02	; 2
    1bf2:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    1bf4:	84 b5       	in	r24, 0x24	; 36
    1bf6:	81 60       	ori	r24, 0x01	; 1
    1bf8:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    1bfa:	85 b5       	in	r24, 0x25	; 37
    1bfc:	82 60       	ori	r24, 0x02	; 2
    1bfe:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    1c00:	85 b5       	in	r24, 0x25	; 37
    1c02:	81 60       	ori	r24, 0x01	; 1
    1c04:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    1c06:	ee e6       	ldi	r30, 0x6E	; 110
    1c08:	f0 e0       	ldi	r31, 0x00	; 0
    1c0a:	80 81       	ld	r24, Z
    1c0c:	81 60       	ori	r24, 0x01	; 1
    1c0e:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    1c10:	e1 e8       	ldi	r30, 0x81	; 129
    1c12:	f0 e0       	ldi	r31, 0x00	; 0
    1c14:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    1c16:	80 81       	ld	r24, Z
    1c18:	82 60       	ori	r24, 0x02	; 2
    1c1a:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    1c1c:	80 81       	ld	r24, Z
    1c1e:	81 60       	ori	r24, 0x01	; 1
    1c20:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    1c22:	e0 e8       	ldi	r30, 0x80	; 128
    1c24:	f0 e0       	ldi	r31, 0x00	; 0
    1c26:	80 81       	ld	r24, Z
    1c28:	81 60       	ori	r24, 0x01	; 1
    1c2a:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    1c2c:	e1 eb       	ldi	r30, 0xB1	; 177
    1c2e:	f0 e0       	ldi	r31, 0x00	; 0
    1c30:	80 81       	ld	r24, Z
    1c32:	84 60       	ori	r24, 0x04	; 4
    1c34:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    1c36:	e0 eb       	ldi	r30, 0xB0	; 176
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	80 81       	ld	r24, Z
    1c3c:	81 60       	ori	r24, 0x01	; 1
    1c3e:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
    1c40:	ea e7       	ldi	r30, 0x7A	; 122
    1c42:	f0 e0       	ldi	r31, 0x00	; 0
    1c44:	80 81       	ld	r24, Z
    1c46:	84 60       	ori	r24, 0x04	; 4
    1c48:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    1c4a:	80 81       	ld	r24, Z
    1c4c:	82 60       	ori	r24, 0x02	; 2
    1c4e:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
    1c50:	80 81       	ld	r24, Z
    1c52:	81 60       	ori	r24, 0x01	; 1
    1c54:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    1c56:	80 81       	ld	r24, Z
    1c58:	80 68       	ori	r24, 0x80	; 128
    1c5a:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    1c5c:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1c60:	08 95       	ret

00001c62 <analogRead>:
#elif defined(__AVR_ATmega32U4__)
	if (pin >= 18) pin -= 18; // allow for channel or pin numbers
#elif defined(__AVR_ATmega1284__) || defined(__AVR_ATmega1284P__) || defined(__AVR_ATmega644__) || defined(__AVR_ATmega644A__) || defined(__AVR_ATmega644P__) || defined(__AVR_ATmega644PA__)
	if (pin >= 24) pin -= 24; // allow for channel or pin numbers
#else
	if (pin >= 14) pin -= 14; // allow for channel or pin numbers
    1c62:	8e 30       	cpi	r24, 0x0E	; 14
    1c64:	08 f0       	brcs	.+2      	; 0x1c68 <analogRead+0x6>
    1c66:	8e 50       	subi	r24, 0x0E	; 14
	// to 0 (the default).
#if defined(ADMUX)
#if defined(__AVR_ATtiny25__) || defined(__AVR_ATtiny45__) || defined(__AVR_ATtiny85__)
	ADMUX = (analog_reference << 4) | (pin & 0x07);
#else
	ADMUX = (analog_reference << 6) | (pin & 0x07);
    1c68:	87 70       	andi	r24, 0x07	; 7
    1c6a:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <analog_reference>
    1c6e:	40 e4       	ldi	r20, 0x40	; 64
    1c70:	94 9f       	mul	r25, r20
    1c72:	90 01       	movw	r18, r0
    1c74:	11 24       	eor	r1, r1
    1c76:	28 2b       	or	r18, r24
    1c78:	20 93 7c 00 	sts	0x007C, r18	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	// without a delay, we seem to read from the wrong channel
	//delay(1);

#if defined(ADCSRA) && defined(ADCL)
	// start the conversion
	sbi(ADCSRA, ADSC);
    1c7c:	ea e7       	ldi	r30, 0x7A	; 122
    1c7e:	f0 e0       	ldi	r31, 0x00	; 0
    1c80:	80 81       	ld	r24, Z
    1c82:	80 64       	ori	r24, 0x40	; 64
    1c84:	80 83       	st	Z, r24

	// ADSC is cleared when the conversion finishes
	while (bit_is_set(ADCSRA, ADSC));
    1c86:	80 81       	ld	r24, Z
    1c88:	86 fd       	sbrc	r24, 6
    1c8a:	fd cf       	rjmp	.-6      	; 0x1c86 <analogRead+0x24>

	// we have to read ADCL first; doing so locks both ADCL
	// and ADCH until ADCH is read.  reading ADCL second would
	// cause the results of each conversion to be discarded,
	// as ADCL and ADCH would be locked when it completed.
	low  = ADCL;
    1c8c:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	high = ADCH;
    1c90:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
	low  = 0;
	high = 0;
#endif

	// combine the two bytes
	return (high << 8) | low;
    1c94:	90 e0       	ldi	r25, 0x00	; 0
}
    1c96:	92 2b       	or	r25, r18
    1c98:	08 95       	ret

00001c9a <analogWrite>:
// Right now, PWM output only works on the pins with
// hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins, we default
// to digital output.
void analogWrite(uint8_t pin, int val)
{
    1c9a:	1f 93       	push	r17
    1c9c:	cf 93       	push	r28
    1c9e:	df 93       	push	r29
    1ca0:	18 2f       	mov	r17, r24
    1ca2:	eb 01       	movw	r28, r22
	// We need to make sure the PWM output is enabled for those pins
	// that support it, as we turn it off when digitally reading or
	// writing with them.  Also, make sure the pin is in output mode
	// for consistenty with Wiring, which doesn't require a pinMode
	// call for the analog output pins.
	pinMode(pin, OUTPUT);
    1ca4:	61 e0       	ldi	r22, 0x01	; 1
    1ca6:	0e 94 e5 0e 	call	0x1dca	; 0x1dca <pinMode>
	if (val == 0)
    1caa:	20 97       	sbiw	r28, 0x00	; 0
    1cac:	29 f4       	brne	.+10     	; 0x1cb8 <analogWrite+0x1e>
	{
		digitalWrite(pin, LOW);
    1cae:	60 e0       	ldi	r22, 0x00	; 0
    1cb0:	81 2f       	mov	r24, r17
    1cb2:	0e 94 24 0f 	call	0x1e48	; 0x1e48 <digitalWrite>
    1cb6:	56 c0       	rjmp	.+172    	; 0x1d64 <analogWrite+0xca>
	}
	else if (val == 255)
    1cb8:	cf 3f       	cpi	r28, 0xFF	; 255
    1cba:	d1 05       	cpc	r29, r1
    1cbc:	29 f4       	brne	.+10     	; 0x1cc8 <analogWrite+0x2e>
	{
		digitalWrite(pin, HIGH);
    1cbe:	61 e0       	ldi	r22, 0x01	; 1
    1cc0:	81 2f       	mov	r24, r17
    1cc2:	0e 94 24 0f 	call	0x1e48	; 0x1e48 <digitalWrite>
    1cc6:	4e c0       	rjmp	.+156    	; 0x1d64 <analogWrite+0xca>
	}
	else
	{
		switch(digitalPinToTimer(pin))
    1cc8:	e1 2f       	mov	r30, r17
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	ec 55       	subi	r30, 0x5C	; 92
    1cce:	ff 4f       	sbci	r31, 0xFF	; 255
    1cd0:	e4 91       	lpm	r30, Z
    1cd2:	e3 30       	cpi	r30, 0x03	; 3
    1cd4:	b9 f0       	breq	.+46     	; 0x1d04 <analogWrite+0x6a>
    1cd6:	28 f4       	brcc	.+10     	; 0x1ce2 <analogWrite+0x48>
    1cd8:	e1 30       	cpi	r30, 0x01	; 1
    1cda:	51 f0       	breq	.+20     	; 0x1cf0 <analogWrite+0x56>
    1cdc:	e2 30       	cpi	r30, 0x02	; 2
    1cde:	69 f0       	breq	.+26     	; 0x1cfa <analogWrite+0x60>
    1ce0:	35 c0       	rjmp	.+106    	; 0x1d4c <analogWrite+0xb2>
    1ce2:	e7 30       	cpi	r30, 0x07	; 7
    1ce4:	19 f1       	breq	.+70     	; 0x1d2c <analogWrite+0x92>
    1ce6:	e8 30       	cpi	r30, 0x08	; 8
    1ce8:	49 f1       	breq	.+82     	; 0x1d3c <analogWrite+0xa2>
    1cea:	e4 30       	cpi	r30, 0x04	; 4
    1cec:	79 f5       	brne	.+94     	; 0x1d4c <analogWrite+0xb2>
    1cee:	14 c0       	rjmp	.+40     	; 0x1d18 <analogWrite+0x7e>
			#endif

			#if defined(TCCR0A) && defined(COM0A1)
			case TIMER0A:
				// connect pwm to pin on timer 0, channel A
				sbi(TCCR0A, COM0A1);
    1cf0:	84 b5       	in	r24, 0x24	; 36
    1cf2:	80 68       	ori	r24, 0x80	; 128
    1cf4:	84 bd       	out	0x24, r24	; 36
				OCR0A = val; // set pwm duty
    1cf6:	c7 bd       	out	0x27, r28	; 39
				break;
    1cf8:	35 c0       	rjmp	.+106    	; 0x1d64 <analogWrite+0xca>
			#endif

			#if defined(TCCR0A) && defined(COM0B1)
			case TIMER0B:
				// connect pwm to pin on timer 0, channel B
				sbi(TCCR0A, COM0B1);
    1cfa:	84 b5       	in	r24, 0x24	; 36
    1cfc:	80 62       	ori	r24, 0x20	; 32
    1cfe:	84 bd       	out	0x24, r24	; 36
				OCR0B = val; // set pwm duty
    1d00:	c8 bd       	out	0x28, r28	; 40
				break;
    1d02:	30 c0       	rjmp	.+96     	; 0x1d64 <analogWrite+0xca>
			#endif

			#if defined(TCCR1A) && defined(COM1A1)
			case TIMER1A:
				// connect pwm to pin on timer 1, channel A
				sbi(TCCR1A, COM1A1);
    1d04:	e0 e8       	ldi	r30, 0x80	; 128
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	80 68       	ori	r24, 0x80	; 128
    1d0c:	80 83       	st	Z, r24
				OCR1A = val; // set pwm duty
    1d0e:	d0 93 89 00 	sts	0x0089, r29	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
    1d12:	c0 93 88 00 	sts	0x0088, r28	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
				break;
    1d16:	26 c0       	rjmp	.+76     	; 0x1d64 <analogWrite+0xca>
			#endif

			#if defined(TCCR1A) && defined(COM1B1)
			case TIMER1B:
				// connect pwm to pin on timer 1, channel B
				sbi(TCCR1A, COM1B1);
    1d18:	e0 e8       	ldi	r30, 0x80	; 128
    1d1a:	f0 e0       	ldi	r31, 0x00	; 0
    1d1c:	80 81       	ld	r24, Z
    1d1e:	80 62       	ori	r24, 0x20	; 32
    1d20:	80 83       	st	Z, r24
				OCR1B = val; // set pwm duty
    1d22:	d0 93 8b 00 	sts	0x008B, r29	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
    1d26:	c0 93 8a 00 	sts	0x008A, r28	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
				break;
    1d2a:	1c c0       	rjmp	.+56     	; 0x1d64 <analogWrite+0xca>
			#endif

			#if defined(TCCR2A) && defined(COM2A1)
			case TIMER2A:
				// connect pwm to pin on timer 2, channel A
				sbi(TCCR2A, COM2A1);
    1d2c:	e0 eb       	ldi	r30, 0xB0	; 176
    1d2e:	f0 e0       	ldi	r31, 0x00	; 0
    1d30:	80 81       	ld	r24, Z
    1d32:	80 68       	ori	r24, 0x80	; 128
    1d34:	80 83       	st	Z, r24
				OCR2A = val; // set pwm duty
    1d36:	c0 93 b3 00 	sts	0x00B3, r28	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
				break;
    1d3a:	14 c0       	rjmp	.+40     	; 0x1d64 <analogWrite+0xca>
			#endif

			#if defined(TCCR2A) && defined(COM2B1)
			case TIMER2B:
				// connect pwm to pin on timer 2, channel B
				sbi(TCCR2A, COM2B1);
    1d3c:	e0 eb       	ldi	r30, 0xB0	; 176
    1d3e:	f0 e0       	ldi	r31, 0x00	; 0
    1d40:	80 81       	ld	r24, Z
    1d42:	80 62       	ori	r24, 0x20	; 32
    1d44:	80 83       	st	Z, r24
				OCR2B = val; // set pwm duty
    1d46:	c0 93 b4 00 	sts	0x00B4, r28	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7e00b4>
				break;
    1d4a:	0c c0       	rjmp	.+24     	; 0x1d64 <analogWrite+0xca>
				break;
			#endif

			case NOT_ON_TIMER:
			default:
				if (val < 128) {
    1d4c:	c0 38       	cpi	r28, 0x80	; 128
    1d4e:	d1 05       	cpc	r29, r1
    1d50:	2c f4       	brge	.+10     	; 0x1d5c <analogWrite+0xc2>
					digitalWrite(pin, LOW);
    1d52:	60 e0       	ldi	r22, 0x00	; 0
    1d54:	81 2f       	mov	r24, r17
    1d56:	0e 94 24 0f 	call	0x1e48	; 0x1e48 <digitalWrite>
    1d5a:	04 c0       	rjmp	.+8      	; 0x1d64 <analogWrite+0xca>
				} else {
					digitalWrite(pin, HIGH);
    1d5c:	61 e0       	ldi	r22, 0x01	; 1
    1d5e:	81 2f       	mov	r24, r17
    1d60:	0e 94 24 0f 	call	0x1e48	; 0x1e48 <digitalWrite>
				}
		}
	}
}
    1d64:	df 91       	pop	r29
    1d66:	cf 91       	pop	r28
    1d68:	1f 91       	pop	r17
    1d6a:	08 95       	ret

00001d6c <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    1d6c:	83 30       	cpi	r24, 0x03	; 3
    1d6e:	69 f0       	breq	.+26     	; 0x1d8a <turnOffPWM+0x1e>
    1d70:	28 f4       	brcc	.+10     	; 0x1d7c <turnOffPWM+0x10>
    1d72:	81 30       	cpi	r24, 0x01	; 1
    1d74:	b1 f0       	breq	.+44     	; 0x1da2 <turnOffPWM+0x36>
    1d76:	82 30       	cpi	r24, 0x02	; 2
    1d78:	c1 f0       	breq	.+48     	; 0x1daa <turnOffPWM+0x3e>
    1d7a:	08 95       	ret
    1d7c:	87 30       	cpi	r24, 0x07	; 7
    1d7e:	c9 f0       	breq	.+50     	; 0x1db2 <turnOffPWM+0x46>
    1d80:	88 30       	cpi	r24, 0x08	; 8
    1d82:	e9 f0       	breq	.+58     	; 0x1dbe <turnOffPWM+0x52>
    1d84:	84 30       	cpi	r24, 0x04	; 4
    1d86:	01 f5       	brne	.+64     	; 0x1dc8 <turnOffPWM+0x5c>
    1d88:	06 c0       	rjmp	.+12     	; 0x1d96 <turnOffPWM+0x2a>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    1d8a:	e0 e8       	ldi	r30, 0x80	; 128
    1d8c:	f0 e0       	ldi	r31, 0x00	; 0
    1d8e:	80 81       	ld	r24, Z
    1d90:	8f 77       	andi	r24, 0x7F	; 127
    1d92:	80 83       	st	Z, r24
    1d94:	08 95       	ret
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    1d96:	e0 e8       	ldi	r30, 0x80	; 128
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	8f 7d       	andi	r24, 0xDF	; 223
    1d9e:	80 83       	st	Z, r24
    1da0:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    1da2:	84 b5       	in	r24, 0x24	; 36
    1da4:	8f 77       	andi	r24, 0x7F	; 127
    1da6:	84 bd       	out	0x24, r24	; 36
    1da8:	08 95       	ret
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    1daa:	84 b5       	in	r24, 0x24	; 36
    1dac:	8f 7d       	andi	r24, 0xDF	; 223
    1dae:	84 bd       	out	0x24, r24	; 36
    1db0:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    1db2:	e0 eb       	ldi	r30, 0xB0	; 176
    1db4:	f0 e0       	ldi	r31, 0x00	; 0
    1db6:	80 81       	ld	r24, Z
    1db8:	8f 77       	andi	r24, 0x7F	; 127
    1dba:	80 83       	st	Z, r24
    1dbc:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    1dbe:	e0 eb       	ldi	r30, 0xB0	; 176
    1dc0:	f0 e0       	ldi	r31, 0x00	; 0
    1dc2:	80 81       	ld	r24, Z
    1dc4:	8f 7d       	andi	r24, 0xDF	; 223
    1dc6:	80 83       	st	Z, r24
    1dc8:	08 95       	ret

00001dca <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    1dca:	cf 93       	push	r28
    1dcc:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    1dce:	90 e0       	ldi	r25, 0x00	; 0
    1dd0:	fc 01       	movw	r30, r24
    1dd2:	e8 54       	subi	r30, 0x48	; 72
    1dd4:	ff 4f       	sbci	r31, 0xFF	; 255
    1dd6:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    1dd8:	fc 01       	movw	r30, r24
    1dda:	e4 53       	subi	r30, 0x34	; 52
    1ddc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dde:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    1de0:	88 23       	and	r24, r24
    1de2:	79 f1       	breq	.+94     	; 0x1e42 <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    1de4:	90 e0       	ldi	r25, 0x00	; 0
    1de6:	88 0f       	add	r24, r24
    1de8:	99 1f       	adc	r25, r25
    1dea:	fc 01       	movw	r30, r24
    1dec:	e6 51       	subi	r30, 0x16	; 22
    1dee:	ff 4f       	sbci	r31, 0xFF	; 255
    1df0:	a5 91       	lpm	r26, Z+
    1df2:	b4 91       	lpm	r27, Z
	out = portOutputRegister(port);
    1df4:	fc 01       	movw	r30, r24
    1df6:	e0 52       	subi	r30, 0x20	; 32
    1df8:	ff 4f       	sbci	r31, 0xFF	; 255
    1dfa:	c5 91       	lpm	r28, Z+
    1dfc:	d4 91       	lpm	r29, Z

	if (mode == INPUT) { 
    1dfe:	61 11       	cpse	r22, r1
    1e00:	0c c0       	rjmp	.+24     	; 0x1e1a <pinMode+0x50>
		uint8_t oldSREG = SREG;
    1e02:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1e04:	f8 94       	cli
		*reg &= ~bit;
    1e06:	8c 91       	ld	r24, X
    1e08:	e2 2f       	mov	r30, r18
    1e0a:	e0 95       	com	r30
    1e0c:	8e 23       	and	r24, r30
    1e0e:	8c 93       	st	X, r24
		*out &= ~bit;
    1e10:	28 81       	ld	r18, Y
    1e12:	e2 23       	and	r30, r18
    1e14:	e8 83       	st	Y, r30
		SREG = oldSREG;
    1e16:	9f bf       	out	0x3f, r25	; 63
    1e18:	14 c0       	rjmp	.+40     	; 0x1e42 <pinMode+0x78>
	} else if (mode == INPUT_PULLUP) {
    1e1a:	62 30       	cpi	r22, 0x02	; 2
    1e1c:	61 f4       	brne	.+24     	; 0x1e36 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    1e1e:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1e20:	f8 94       	cli
		*reg &= ~bit;
    1e22:	3c 91       	ld	r19, X
    1e24:	82 2f       	mov	r24, r18
    1e26:	80 95       	com	r24
    1e28:	83 23       	and	r24, r19
    1e2a:	8c 93       	st	X, r24
		*out |= bit;
    1e2c:	e8 81       	ld	r30, Y
    1e2e:	e2 2b       	or	r30, r18
    1e30:	e8 83       	st	Y, r30
		SREG = oldSREG;
    1e32:	9f bf       	out	0x3f, r25	; 63
    1e34:	06 c0       	rjmp	.+12     	; 0x1e42 <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    1e36:	8f b7       	in	r24, 0x3f	; 63
                cli();
    1e38:	f8 94       	cli
		*reg |= bit;
    1e3a:	ec 91       	ld	r30, X
    1e3c:	e2 2b       	or	r30, r18
    1e3e:	ec 93       	st	X, r30
		SREG = oldSREG;
    1e40:	8f bf       	out	0x3f, r24	; 63
	}
}
    1e42:	df 91       	pop	r29
    1e44:	cf 91       	pop	r28
    1e46:	08 95       	ret

00001e48 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    1e48:	1f 93       	push	r17
    1e4a:	cf 93       	push	r28
    1e4c:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    1e4e:	28 2f       	mov	r18, r24
    1e50:	30 e0       	ldi	r19, 0x00	; 0
    1e52:	f9 01       	movw	r30, r18
    1e54:	ec 55       	subi	r30, 0x5C	; 92
    1e56:	ff 4f       	sbci	r31, 0xFF	; 255
    1e58:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    1e5a:	f9 01       	movw	r30, r18
    1e5c:	e8 54       	subi	r30, 0x48	; 72
    1e5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e60:	14 91       	lpm	r17, Z
	uint8_t port = digitalPinToPort(pin);
    1e62:	f9 01       	movw	r30, r18
    1e64:	e4 53       	subi	r30, 0x34	; 52
    1e66:	ff 4f       	sbci	r31, 0xFF	; 255
    1e68:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    1e6a:	cc 23       	and	r28, r28
    1e6c:	d1 f0       	breq	.+52     	; 0x1ea2 <digitalWrite+0x5a>
    1e6e:	d6 2f       	mov	r29, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    1e70:	81 11       	cpse	r24, r1
    1e72:	0e 94 b6 0e 	call	0x1d6c	; 0x1d6c <turnOffPWM>

	out = portOutputRegister(port);
    1e76:	ec 2f       	mov	r30, r28
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	ee 0f       	add	r30, r30
    1e7c:	ff 1f       	adc	r31, r31
    1e7e:	e0 52       	subi	r30, 0x20	; 32
    1e80:	ff 4f       	sbci	r31, 0xFF	; 255
    1e82:	a5 91       	lpm	r26, Z+
    1e84:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    1e86:	8f b7       	in	r24, 0x3f	; 63
	cli();
    1e88:	f8 94       	cli

	if (val == LOW) {
    1e8a:	d1 11       	cpse	r29, r1
    1e8c:	06 c0       	rjmp	.+12     	; 0x1e9a <digitalWrite+0x52>
		*out &= ~bit;
    1e8e:	9c 91       	ld	r25, X
    1e90:	e1 2f       	mov	r30, r17
    1e92:	e0 95       	com	r30
    1e94:	e9 23       	and	r30, r25
    1e96:	ec 93       	st	X, r30
    1e98:	03 c0       	rjmp	.+6      	; 0x1ea0 <digitalWrite+0x58>
	} else {
		*out |= bit;
    1e9a:	ec 91       	ld	r30, X
    1e9c:	e1 2b       	or	r30, r17
    1e9e:	ec 93       	st	X, r30
	}

	SREG = oldSREG;
    1ea0:	8f bf       	out	0x3f, r24	; 63
}
    1ea2:	df 91       	pop	r29
    1ea4:	cf 91       	pop	r28
    1ea6:	1f 91       	pop	r17
    1ea8:	08 95       	ret

00001eaa <_ZN6StringD1Ev>:

long String::toInt(void) const
{
	if (buffer) return atol(buffer);
	return 0;
}
    1eaa:	fc 01       	movw	r30, r24
    1eac:	80 81       	ld	r24, Z
    1eae:	91 81       	ldd	r25, Z+1	; 0x01
    1eb0:	0e 94 60 14 	call	0x28c0	; 0x28c0 <free>
    1eb4:	08 95       	ret

00001eb6 <_ZN6String10invalidateEv>:
    1eb6:	cf 93       	push	r28
    1eb8:	df 93       	push	r29
    1eba:	ec 01       	movw	r28, r24
    1ebc:	88 81       	ld	r24, Y
    1ebe:	99 81       	ldd	r25, Y+1	; 0x01
    1ec0:	00 97       	sbiw	r24, 0x00	; 0
    1ec2:	11 f0       	breq	.+4      	; 0x1ec8 <_ZN6String10invalidateEv+0x12>
    1ec4:	0e 94 60 14 	call	0x28c0	; 0x28c0 <free>
    1ec8:	19 82       	std	Y+1, r1	; 0x01
    1eca:	18 82       	st	Y, r1
    1ecc:	1d 82       	std	Y+5, r1	; 0x05
    1ece:	1c 82       	std	Y+4, r1	; 0x04
    1ed0:	1b 82       	std	Y+3, r1	; 0x03
    1ed2:	1a 82       	std	Y+2, r1	; 0x02
    1ed4:	df 91       	pop	r29
    1ed6:	cf 91       	pop	r28
    1ed8:	08 95       	ret

00001eda <_ZN6String12changeBufferEj>:
    1eda:	0f 93       	push	r16
    1edc:	1f 93       	push	r17
    1ede:	cf 93       	push	r28
    1ee0:	df 93       	push	r29
    1ee2:	ec 01       	movw	r28, r24
    1ee4:	8b 01       	movw	r16, r22
    1ee6:	6f 5f       	subi	r22, 0xFF	; 255
    1ee8:	7f 4f       	sbci	r23, 0xFF	; 255
    1eea:	88 81       	ld	r24, Y
    1eec:	99 81       	ldd	r25, Y+1	; 0x01
    1eee:	0e 94 f8 14 	call	0x29f0	; 0x29f0 <realloc>
    1ef2:	00 97       	sbiw	r24, 0x00	; 0
    1ef4:	31 f0       	breq	.+12     	; 0x1f02 <_ZN6String12changeBufferEj+0x28>
    1ef6:	99 83       	std	Y+1, r25	; 0x01
    1ef8:	88 83       	st	Y, r24
    1efa:	1b 83       	std	Y+3, r17	; 0x03
    1efc:	0a 83       	std	Y+2, r16	; 0x02
    1efe:	81 e0       	ldi	r24, 0x01	; 1
    1f00:	01 c0       	rjmp	.+2      	; 0x1f04 <_ZN6String12changeBufferEj+0x2a>
    1f02:	80 e0       	ldi	r24, 0x00	; 0
    1f04:	df 91       	pop	r29
    1f06:	cf 91       	pop	r28
    1f08:	1f 91       	pop	r17
    1f0a:	0f 91       	pop	r16
    1f0c:	08 95       	ret

00001f0e <_ZN6String7reserveEj>:
    1f0e:	cf 93       	push	r28
    1f10:	df 93       	push	r29
    1f12:	fc 01       	movw	r30, r24
    1f14:	20 81       	ld	r18, Z
    1f16:	31 81       	ldd	r19, Z+1	; 0x01
    1f18:	23 2b       	or	r18, r19
    1f1a:	29 f0       	breq	.+10     	; 0x1f26 <_ZN6String7reserveEj+0x18>
    1f1c:	22 81       	ldd	r18, Z+2	; 0x02
    1f1e:	33 81       	ldd	r19, Z+3	; 0x03
    1f20:	26 17       	cp	r18, r22
    1f22:	37 07       	cpc	r19, r23
    1f24:	70 f4       	brcc	.+28     	; 0x1f42 <_ZN6String7reserveEj+0x34>
    1f26:	ec 01       	movw	r28, r24
    1f28:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <_ZN6String12changeBufferEj>
    1f2c:	88 23       	and	r24, r24
    1f2e:	61 f0       	breq	.+24     	; 0x1f48 <_ZN6String7reserveEj+0x3a>
    1f30:	8c 81       	ldd	r24, Y+4	; 0x04
    1f32:	9d 81       	ldd	r25, Y+5	; 0x05
    1f34:	89 2b       	or	r24, r25
    1f36:	39 f4       	brne	.+14     	; 0x1f46 <_ZN6String7reserveEj+0x38>
    1f38:	e8 81       	ld	r30, Y
    1f3a:	f9 81       	ldd	r31, Y+1	; 0x01
    1f3c:	10 82       	st	Z, r1
    1f3e:	81 e0       	ldi	r24, 0x01	; 1
    1f40:	03 c0       	rjmp	.+6      	; 0x1f48 <_ZN6String7reserveEj+0x3a>
    1f42:	81 e0       	ldi	r24, 0x01	; 1
    1f44:	01 c0       	rjmp	.+2      	; 0x1f48 <_ZN6String7reserveEj+0x3a>
    1f46:	81 e0       	ldi	r24, 0x01	; 1
    1f48:	df 91       	pop	r29
    1f4a:	cf 91       	pop	r28
    1f4c:	08 95       	ret

00001f4e <_ZN6String4copyEPKcj>:
    1f4e:	ef 92       	push	r14
    1f50:	ff 92       	push	r15
    1f52:	0f 93       	push	r16
    1f54:	1f 93       	push	r17
    1f56:	cf 93       	push	r28
    1f58:	df 93       	push	r29
    1f5a:	ec 01       	movw	r28, r24
    1f5c:	7b 01       	movw	r14, r22
    1f5e:	8a 01       	movw	r16, r20
    1f60:	ba 01       	movw	r22, r20
    1f62:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <_ZN6String7reserveEj>
    1f66:	81 11       	cpse	r24, r1
    1f68:	04 c0       	rjmp	.+8      	; 0x1f72 <_ZN6String4copyEPKcj+0x24>
    1f6a:	ce 01       	movw	r24, r28
    1f6c:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <_ZN6String10invalidateEv>
    1f70:	07 c0       	rjmp	.+14     	; 0x1f80 <_ZN6String4copyEPKcj+0x32>
    1f72:	1d 83       	std	Y+5, r17	; 0x05
    1f74:	0c 83       	std	Y+4, r16	; 0x04
    1f76:	b7 01       	movw	r22, r14
    1f78:	88 81       	ld	r24, Y
    1f7a:	99 81       	ldd	r25, Y+1	; 0x01
    1f7c:	0e 94 f1 15 	call	0x2be2	; 0x2be2 <strcpy>
    1f80:	ce 01       	movw	r24, r28
    1f82:	df 91       	pop	r29
    1f84:	cf 91       	pop	r28
    1f86:	1f 91       	pop	r17
    1f88:	0f 91       	pop	r16
    1f8a:	ff 90       	pop	r15
    1f8c:	ef 90       	pop	r14
    1f8e:	08 95       	ret

00001f90 <_ZN6StringC1EPKc>:
    1f90:	fc 01       	movw	r30, r24
    1f92:	11 82       	std	Z+1, r1	; 0x01
    1f94:	10 82       	st	Z, r1
    1f96:	13 82       	std	Z+3, r1	; 0x03
    1f98:	12 82       	std	Z+2, r1	; 0x02
    1f9a:	15 82       	std	Z+5, r1	; 0x05
    1f9c:	14 82       	std	Z+4, r1	; 0x04
    1f9e:	61 15       	cp	r22, r1
    1fa0:	71 05       	cpc	r23, r1
    1fa2:	51 f0       	breq	.+20     	; 0x1fb8 <_ZN6StringC1EPKc+0x28>
    1fa4:	fb 01       	movw	r30, r22
    1fa6:	01 90       	ld	r0, Z+
    1fa8:	00 20       	and	r0, r0
    1faa:	e9 f7       	brne	.-6      	; 0x1fa6 <_ZN6StringC1EPKc+0x16>
    1fac:	31 97       	sbiw	r30, 0x01	; 1
    1fae:	af 01       	movw	r20, r30
    1fb0:	46 1b       	sub	r20, r22
    1fb2:	57 0b       	sbc	r21, r23
    1fb4:	0e 94 a7 0f 	call	0x1f4e	; 0x1f4e <_ZN6String4copyEPKcj>
    1fb8:	08 95       	ret

00001fba <_ZN6StringaSERKS_>:
    1fba:	cf 93       	push	r28
    1fbc:	df 93       	push	r29
    1fbe:	ec 01       	movw	r28, r24
    1fc0:	fb 01       	movw	r30, r22
    1fc2:	86 17       	cp	r24, r22
    1fc4:	97 07       	cpc	r25, r23
    1fc6:	61 f0       	breq	.+24     	; 0x1fe0 <_ZN6StringaSERKS_+0x26>
    1fc8:	60 81       	ld	r22, Z
    1fca:	71 81       	ldd	r23, Z+1	; 0x01
    1fcc:	61 15       	cp	r22, r1
    1fce:	71 05       	cpc	r23, r1
    1fd0:	29 f0       	breq	.+10     	; 0x1fdc <_ZN6StringaSERKS_+0x22>
    1fd2:	44 81       	ldd	r20, Z+4	; 0x04
    1fd4:	55 81       	ldd	r21, Z+5	; 0x05
    1fd6:	0e 94 a7 0f 	call	0x1f4e	; 0x1f4e <_ZN6String4copyEPKcj>
    1fda:	02 c0       	rjmp	.+4      	; 0x1fe0 <_ZN6StringaSERKS_+0x26>
    1fdc:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <_ZN6String10invalidateEv>
    1fe0:	ce 01       	movw	r24, r28
    1fe2:	df 91       	pop	r29
    1fe4:	cf 91       	pop	r28
    1fe6:	08 95       	ret

00001fe8 <_ZN6StringaSEPKc>:
    1fe8:	cf 93       	push	r28
    1fea:	df 93       	push	r29
    1fec:	ec 01       	movw	r28, r24
    1fee:	61 15       	cp	r22, r1
    1ff0:	71 05       	cpc	r23, r1
    1ff2:	59 f0       	breq	.+22     	; 0x200a <_ZN6StringaSEPKc+0x22>
    1ff4:	fb 01       	movw	r30, r22
    1ff6:	01 90       	ld	r0, Z+
    1ff8:	00 20       	and	r0, r0
    1ffa:	e9 f7       	brne	.-6      	; 0x1ff6 <_ZN6StringaSEPKc+0xe>
    1ffc:	31 97       	sbiw	r30, 0x01	; 1
    1ffe:	af 01       	movw	r20, r30
    2000:	46 1b       	sub	r20, r22
    2002:	57 0b       	sbc	r21, r23
    2004:	0e 94 a7 0f 	call	0x1f4e	; 0x1f4e <_ZN6String4copyEPKcj>
    2008:	02 c0       	rjmp	.+4      	; 0x200e <_ZN6StringaSEPKc+0x26>
    200a:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <_ZN6String10invalidateEv>
    200e:	ce 01       	movw	r24, r28
    2010:	df 91       	pop	r29
    2012:	cf 91       	pop	r28
    2014:	08 95       	ret

00002016 <_ZN6String6concatEPKcj>:
    2016:	ef 92       	push	r14
    2018:	ff 92       	push	r15
    201a:	0f 93       	push	r16
    201c:	1f 93       	push	r17
    201e:	cf 93       	push	r28
    2020:	df 93       	push	r29
    2022:	fc 01       	movw	r30, r24
    2024:	24 81       	ldd	r18, Z+4	; 0x04
    2026:	35 81       	ldd	r19, Z+5	; 0x05
    2028:	61 15       	cp	r22, r1
    202a:	71 05       	cpc	r23, r1
    202c:	d1 f0       	breq	.+52     	; 0x2062 <_ZN6String6concatEPKcj+0x4c>
    202e:	41 15       	cp	r20, r1
    2030:	51 05       	cpc	r21, r1
    2032:	c9 f0       	breq	.+50     	; 0x2066 <_ZN6String6concatEPKcj+0x50>
    2034:	8b 01       	movw	r16, r22
    2036:	ec 01       	movw	r28, r24
    2038:	7a 01       	movw	r14, r20
    203a:	e2 0e       	add	r14, r18
    203c:	f3 1e       	adc	r15, r19
    203e:	b7 01       	movw	r22, r14
    2040:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <_ZN6String7reserveEj>
    2044:	88 23       	and	r24, r24
    2046:	81 f0       	breq	.+32     	; 0x2068 <_ZN6String6concatEPKcj+0x52>
    2048:	28 81       	ld	r18, Y
    204a:	39 81       	ldd	r19, Y+1	; 0x01
    204c:	8c 81       	ldd	r24, Y+4	; 0x04
    204e:	9d 81       	ldd	r25, Y+5	; 0x05
    2050:	b8 01       	movw	r22, r16
    2052:	82 0f       	add	r24, r18
    2054:	93 1f       	adc	r25, r19
    2056:	0e 94 f1 15 	call	0x2be2	; 0x2be2 <strcpy>
    205a:	fd 82       	std	Y+5, r15	; 0x05
    205c:	ec 82       	std	Y+4, r14	; 0x04
    205e:	81 e0       	ldi	r24, 0x01	; 1
    2060:	03 c0       	rjmp	.+6      	; 0x2068 <_ZN6String6concatEPKcj+0x52>
    2062:	80 e0       	ldi	r24, 0x00	; 0
    2064:	01 c0       	rjmp	.+2      	; 0x2068 <_ZN6String6concatEPKcj+0x52>
    2066:	81 e0       	ldi	r24, 0x01	; 1
    2068:	df 91       	pop	r29
    206a:	cf 91       	pop	r28
    206c:	1f 91       	pop	r17
    206e:	0f 91       	pop	r16
    2070:	ff 90       	pop	r15
    2072:	ef 90       	pop	r14
    2074:	08 95       	ret

00002076 <_ZN6String6concatEc>:
    2076:	cf 93       	push	r28
    2078:	df 93       	push	r29
    207a:	00 d0       	rcall	.+0      	; 0x207c <_ZN6String6concatEc+0x6>
    207c:	cd b7       	in	r28, 0x3d	; 61
    207e:	de b7       	in	r29, 0x3e	; 62
    2080:	69 83       	std	Y+1, r22	; 0x01
    2082:	1a 82       	std	Y+2, r1	; 0x02
    2084:	41 e0       	ldi	r20, 0x01	; 1
    2086:	50 e0       	ldi	r21, 0x00	; 0
    2088:	be 01       	movw	r22, r28
    208a:	6f 5f       	subi	r22, 0xFF	; 255
    208c:	7f 4f       	sbci	r23, 0xFF	; 255
    208e:	0e 94 0b 10 	call	0x2016	; 0x2016 <_ZN6String6concatEPKcj>
    2092:	0f 90       	pop	r0
    2094:	0f 90       	pop	r0
    2096:	df 91       	pop	r29
    2098:	cf 91       	pop	r28
    209a:	08 95       	ret

0000209c <_ZNK6String6equalsEPKc>:
    209c:	dc 01       	movw	r26, r24
    209e:	14 96       	adiw	r26, 0x04	; 4
    20a0:	2d 91       	ld	r18, X+
    20a2:	3c 91       	ld	r19, X
    20a4:	15 97       	sbiw	r26, 0x05	; 5
    20a6:	23 2b       	or	r18, r19
    20a8:	61 f4       	brne	.+24     	; 0x20c2 <_ZNK6String6equalsEPKc+0x26>
    20aa:	61 15       	cp	r22, r1
    20ac:	71 05       	cpc	r23, r1
    20ae:	39 f0       	breq	.+14     	; 0x20be <_ZNK6String6equalsEPKc+0x22>
    20b0:	21 e0       	ldi	r18, 0x01	; 1
    20b2:	fb 01       	movw	r30, r22
    20b4:	80 81       	ld	r24, Z
    20b6:	88 23       	and	r24, r24
    20b8:	c9 f0       	breq	.+50     	; 0x20ec <_ZNK6String6equalsEPKc+0x50>
    20ba:	20 e0       	ldi	r18, 0x00	; 0
    20bc:	17 c0       	rjmp	.+46     	; 0x20ec <_ZNK6String6equalsEPKc+0x50>
    20be:	21 e0       	ldi	r18, 0x01	; 1
    20c0:	15 c0       	rjmp	.+42     	; 0x20ec <_ZNK6String6equalsEPKc+0x50>
    20c2:	61 15       	cp	r22, r1
    20c4:	71 05       	cpc	r23, r1
    20c6:	49 f4       	brne	.+18     	; 0x20da <_ZNK6String6equalsEPKc+0x3e>
    20c8:	dc 01       	movw	r26, r24
    20ca:	ed 91       	ld	r30, X+
    20cc:	fc 91       	ld	r31, X
    20ce:	21 e0       	ldi	r18, 0x01	; 1
    20d0:	80 81       	ld	r24, Z
    20d2:	88 23       	and	r24, r24
    20d4:	59 f0       	breq	.+22     	; 0x20ec <_ZNK6String6equalsEPKc+0x50>
    20d6:	20 e0       	ldi	r18, 0x00	; 0
    20d8:	09 c0       	rjmp	.+18     	; 0x20ec <_ZNK6String6equalsEPKc+0x50>
    20da:	fc 01       	movw	r30, r24
    20dc:	80 81       	ld	r24, Z
    20de:	91 81       	ldd	r25, Z+1	; 0x01
    20e0:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <strcmp>
    20e4:	21 e0       	ldi	r18, 0x01	; 1
    20e6:	89 2b       	or	r24, r25
    20e8:	09 f0       	breq	.+2      	; 0x20ec <_ZNK6String6equalsEPKc+0x50>
    20ea:	20 e0       	ldi	r18, 0x00	; 0
    20ec:	82 2f       	mov	r24, r18
    20ee:	08 95       	ret

000020f0 <_ZNK6String7indexOfERKS_j>:
    20f0:	cf 93       	push	r28
    20f2:	df 93       	push	r29
    20f4:	fc 01       	movw	r30, r24
    20f6:	24 81       	ldd	r18, Z+4	; 0x04
    20f8:	35 81       	ldd	r19, Z+5	; 0x05
    20fa:	42 17       	cp	r20, r18
    20fc:	53 07       	cpc	r21, r19
    20fe:	80 f4       	brcc	.+32     	; 0x2120 <_ZNK6String7indexOfERKS_j+0x30>
    2100:	fb 01       	movw	r30, r22
    2102:	dc 01       	movw	r26, r24
    2104:	cd 91       	ld	r28, X+
    2106:	dc 91       	ld	r29, X
    2108:	60 81       	ld	r22, Z
    210a:	71 81       	ldd	r23, Z+1	; 0x01
    210c:	ce 01       	movw	r24, r28
    210e:	84 0f       	add	r24, r20
    2110:	95 1f       	adc	r25, r21
    2112:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <strstr>
    2116:	00 97       	sbiw	r24, 0x00	; 0
    2118:	31 f0       	breq	.+12     	; 0x2126 <_ZNK6String7indexOfERKS_j+0x36>
    211a:	8c 1b       	sub	r24, r28
    211c:	9d 0b       	sbc	r25, r29
    211e:	05 c0       	rjmp	.+10     	; 0x212a <_ZNK6String7indexOfERKS_j+0x3a>
    2120:	8f ef       	ldi	r24, 0xFF	; 255
    2122:	9f ef       	ldi	r25, 0xFF	; 255
    2124:	02 c0       	rjmp	.+4      	; 0x212a <_ZNK6String7indexOfERKS_j+0x3a>
    2126:	8f ef       	ldi	r24, 0xFF	; 255
    2128:	9f ef       	ldi	r25, 0xFF	; 255
    212a:	df 91       	pop	r29
    212c:	cf 91       	pop	r28
    212e:	08 95       	ret

00002130 <_ZNK6String7indexOfERKS_>:
    2130:	40 e0       	ldi	r20, 0x00	; 0
    2132:	50 e0       	ldi	r21, 0x00	; 0
    2134:	0e 94 78 10 	call	0x20f0	; 0x20f0 <_ZNK6String7indexOfERKS_j>
    2138:	08 95       	ret

0000213a <_ZNK6String9substringEjj>:
    213a:	bf 92       	push	r11
    213c:	cf 92       	push	r12
    213e:	df 92       	push	r13
    2140:	ef 92       	push	r14
    2142:	ff 92       	push	r15
    2144:	0f 93       	push	r16
    2146:	1f 93       	push	r17
    2148:	cf 93       	push	r28
    214a:	df 93       	push	r29
    214c:	7c 01       	movw	r14, r24
    214e:	6b 01       	movw	r12, r22
    2150:	8a 01       	movw	r16, r20
    2152:	e9 01       	movw	r28, r18
    2154:	24 17       	cp	r18, r20
    2156:	35 07       	cpc	r19, r21
    2158:	20 f4       	brcc	.+8      	; 0x2162 <_ZNK6String9substringEjj+0x28>
    215a:	81 2f       	mov	r24, r17
    215c:	89 01       	movw	r16, r18
    215e:	c4 2f       	mov	r28, r20
    2160:	d8 2f       	mov	r29, r24
    2162:	64 e5       	ldi	r22, 0x54	; 84
    2164:	71 e0       	ldi	r23, 0x01	; 1
    2166:	c7 01       	movw	r24, r14
    2168:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <_ZN6StringC1EPKc>
    216c:	d6 01       	movw	r26, r12
    216e:	14 96       	adiw	r26, 0x04	; 4
    2170:	8d 91       	ld	r24, X+
    2172:	9c 91       	ld	r25, X
    2174:	15 97       	sbiw	r26, 0x05	; 5
    2176:	08 17       	cp	r16, r24
    2178:	19 07       	cpc	r17, r25
    217a:	d0 f4       	brcc	.+52     	; 0x21b0 <_ZNK6String9substringEjj+0x76>
    217c:	8c 17       	cp	r24, r28
    217e:	9d 07       	cpc	r25, r29
    2180:	08 f4       	brcc	.+2      	; 0x2184 <_ZNK6String9substringEjj+0x4a>
    2182:	ec 01       	movw	r28, r24
    2184:	d6 01       	movw	r26, r12
    2186:	ed 91       	ld	r30, X+
    2188:	fc 91       	ld	r31, X
    218a:	11 97       	sbiw	r26, 0x01	; 1
    218c:	ec 0f       	add	r30, r28
    218e:	fd 1f       	adc	r31, r29
    2190:	b0 80       	ld	r11, Z
    2192:	10 82       	st	Z, r1
    2194:	4d 91       	ld	r20, X+
    2196:	5c 91       	ld	r21, X
    2198:	ba 01       	movw	r22, r20
    219a:	60 0f       	add	r22, r16
    219c:	71 1f       	adc	r23, r17
    219e:	c7 01       	movw	r24, r14
    21a0:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <_ZN6StringaSEPKc>
    21a4:	f6 01       	movw	r30, r12
    21a6:	80 81       	ld	r24, Z
    21a8:	91 81       	ldd	r25, Z+1	; 0x01
    21aa:	c8 0f       	add	r28, r24
    21ac:	d9 1f       	adc	r29, r25
    21ae:	b8 82       	st	Y, r11
    21b0:	c7 01       	movw	r24, r14
    21b2:	df 91       	pop	r29
    21b4:	cf 91       	pop	r28
    21b6:	1f 91       	pop	r17
    21b8:	0f 91       	pop	r16
    21ba:	ff 90       	pop	r15
    21bc:	ef 90       	pop	r14
    21be:	df 90       	pop	r13
    21c0:	cf 90       	pop	r12
    21c2:	bf 90       	pop	r11
    21c4:	08 95       	ret

000021c6 <_ZN6String11toLowerCaseEv>:
    21c6:	cf 93       	push	r28
    21c8:	df 93       	push	r29
    21ca:	fc 01       	movw	r30, r24
    21cc:	c0 81       	ld	r28, Z
    21ce:	d1 81       	ldd	r29, Z+1	; 0x01
    21d0:	20 97       	sbiw	r28, 0x00	; 0
    21d2:	51 f0       	breq	.+20     	; 0x21e8 <_ZN6String11toLowerCaseEv+0x22>
    21d4:	88 81       	ld	r24, Y
    21d6:	88 23       	and	r24, r24
    21d8:	39 f0       	breq	.+14     	; 0x21e8 <_ZN6String11toLowerCaseEv+0x22>
    21da:	90 e0       	ldi	r25, 0x00	; 0
    21dc:	0e 94 cf 15 	call	0x2b9e	; 0x2b9e <tolower>
    21e0:	89 93       	st	Y+, r24
    21e2:	88 81       	ld	r24, Y
    21e4:	81 11       	cpse	r24, r1
    21e6:	f9 cf       	rjmp	.-14     	; 0x21da <_ZN6String11toLowerCaseEv+0x14>
    21e8:	df 91       	pop	r29
    21ea:	cf 91       	pop	r28
    21ec:	08 95       	ret

000021ee <_ZN6String11toUpperCaseEv>:
    21ee:	cf 93       	push	r28
    21f0:	df 93       	push	r29
    21f2:	fc 01       	movw	r30, r24
    21f4:	c0 81       	ld	r28, Z
    21f6:	d1 81       	ldd	r29, Z+1	; 0x01
    21f8:	20 97       	sbiw	r28, 0x00	; 0
    21fa:	51 f0       	breq	.+20     	; 0x2210 <_ZN6String11toUpperCaseEv+0x22>
    21fc:	88 81       	ld	r24, Y
    21fe:	88 23       	and	r24, r24
    2200:	39 f0       	breq	.+14     	; 0x2210 <_ZN6String11toUpperCaseEv+0x22>
    2202:	90 e0       	ldi	r25, 0x00	; 0
    2204:	0e 94 d7 15 	call	0x2bae	; 0x2bae <toupper>
    2208:	89 93       	st	Y+, r24
    220a:	88 81       	ld	r24, Y
    220c:	81 11       	cpse	r24, r1
    220e:	f9 cf       	rjmp	.-14     	; 0x2202 <_ZN6String11toUpperCaseEv+0x14>
    2210:	df 91       	pop	r29
    2212:	cf 91       	pop	r28
    2214:	08 95       	ret

00002216 <_ZNK6String8toDoubleEv>:
	return float(toDouble());
}

double String::toDouble(void) const
{
	if (buffer) return atof(buffer);
    2216:	fc 01       	movw	r30, r24
    2218:	80 81       	ld	r24, Z
    221a:	91 81       	ldd	r25, Z+1	; 0x01
    221c:	00 97       	sbiw	r24, 0x00	; 0
    221e:	19 f0       	breq	.+6      	; 0x2226 <_ZNK6String8toDoubleEv+0x10>
    2220:	0e 94 c2 15 	call	0x2b84	; 0x2b84 <atof>
    2224:	08 95       	ret
	return 0;
    2226:	60 e0       	ldi	r22, 0x00	; 0
    2228:	70 e0       	ldi	r23, 0x00	; 0
    222a:	cb 01       	movw	r24, r22
}
    222c:	08 95       	ret

0000222e <__divmodhi4>:
    222e:	97 fb       	bst	r25, 7
    2230:	07 2e       	mov	r0, r23
    2232:	16 f4       	brtc	.+4      	; 0x2238 <__divmodhi4+0xa>
    2234:	00 94       	com	r0
    2236:	07 d0       	rcall	.+14     	; 0x2246 <__divmodhi4_neg1>
    2238:	77 fd       	sbrc	r23, 7
    223a:	09 d0       	rcall	.+18     	; 0x224e <__divmodhi4_neg2>
    223c:	0e 94 5f 11 	call	0x22be	; 0x22be <__udivmodhi4>
    2240:	07 fc       	sbrc	r0, 7
    2242:	05 d0       	rcall	.+10     	; 0x224e <__divmodhi4_neg2>
    2244:	3e f4       	brtc	.+14     	; 0x2254 <__divmodhi4_exit>

00002246 <__divmodhi4_neg1>:
    2246:	90 95       	com	r25
    2248:	81 95       	neg	r24
    224a:	9f 4f       	sbci	r25, 0xFF	; 255
    224c:	08 95       	ret

0000224e <__divmodhi4_neg2>:
    224e:	70 95       	com	r23
    2250:	61 95       	neg	r22
    2252:	7f 4f       	sbci	r23, 0xFF	; 255

00002254 <__divmodhi4_exit>:
    2254:	08 95       	ret

00002256 <__udivmodsi4>:
    2256:	a1 e2       	ldi	r26, 0x21	; 33
    2258:	1a 2e       	mov	r1, r26
    225a:	aa 1b       	sub	r26, r26
    225c:	bb 1b       	sub	r27, r27
    225e:	fd 01       	movw	r30, r26
    2260:	0d c0       	rjmp	.+26     	; 0x227c <__udivmodsi4_ep>

00002262 <__udivmodsi4_loop>:
    2262:	aa 1f       	adc	r26, r26
    2264:	bb 1f       	adc	r27, r27
    2266:	ee 1f       	adc	r30, r30
    2268:	ff 1f       	adc	r31, r31
    226a:	a2 17       	cp	r26, r18
    226c:	b3 07       	cpc	r27, r19
    226e:	e4 07       	cpc	r30, r20
    2270:	f5 07       	cpc	r31, r21
    2272:	20 f0       	brcs	.+8      	; 0x227c <__udivmodsi4_ep>
    2274:	a2 1b       	sub	r26, r18
    2276:	b3 0b       	sbc	r27, r19
    2278:	e4 0b       	sbc	r30, r20
    227a:	f5 0b       	sbc	r31, r21

0000227c <__udivmodsi4_ep>:
    227c:	66 1f       	adc	r22, r22
    227e:	77 1f       	adc	r23, r23
    2280:	88 1f       	adc	r24, r24
    2282:	99 1f       	adc	r25, r25
    2284:	1a 94       	dec	r1
    2286:	69 f7       	brne	.-38     	; 0x2262 <__udivmodsi4_loop>
    2288:	60 95       	com	r22
    228a:	70 95       	com	r23
    228c:	80 95       	com	r24
    228e:	90 95       	com	r25
    2290:	9b 01       	movw	r18, r22
    2292:	ac 01       	movw	r20, r24
    2294:	bd 01       	movw	r22, r26
    2296:	cf 01       	movw	r24, r30
    2298:	08 95       	ret

0000229a <__usmulhisi3>:
    229a:	0e 94 79 11 	call	0x22f2	; 0x22f2 <__umulhisi3>

0000229e <__usmulhisi3_tail>:
    229e:	b7 ff       	sbrs	r27, 7
    22a0:	08 95       	ret
    22a2:	82 1b       	sub	r24, r18
    22a4:	93 0b       	sbc	r25, r19
    22a6:	08 95       	ret

000022a8 <__muluhisi3>:
    22a8:	0e 94 79 11 	call	0x22f2	; 0x22f2 <__umulhisi3>
    22ac:	a5 9f       	mul	r26, r21
    22ae:	90 0d       	add	r25, r0
    22b0:	b4 9f       	mul	r27, r20
    22b2:	90 0d       	add	r25, r0
    22b4:	a4 9f       	mul	r26, r20
    22b6:	80 0d       	add	r24, r0
    22b8:	91 1d       	adc	r25, r1
    22ba:	11 24       	eor	r1, r1
    22bc:	08 95       	ret

000022be <__udivmodhi4>:
    22be:	aa 1b       	sub	r26, r26
    22c0:	bb 1b       	sub	r27, r27
    22c2:	51 e1       	ldi	r21, 0x11	; 17
    22c4:	07 c0       	rjmp	.+14     	; 0x22d4 <__udivmodhi4_ep>

000022c6 <__udivmodhi4_loop>:
    22c6:	aa 1f       	adc	r26, r26
    22c8:	bb 1f       	adc	r27, r27
    22ca:	a6 17       	cp	r26, r22
    22cc:	b7 07       	cpc	r27, r23
    22ce:	10 f0       	brcs	.+4      	; 0x22d4 <__udivmodhi4_ep>
    22d0:	a6 1b       	sub	r26, r22
    22d2:	b7 0b       	sbc	r27, r23

000022d4 <__udivmodhi4_ep>:
    22d4:	88 1f       	adc	r24, r24
    22d6:	99 1f       	adc	r25, r25
    22d8:	5a 95       	dec	r21
    22da:	a9 f7       	brne	.-22     	; 0x22c6 <__udivmodhi4_loop>
    22dc:	80 95       	com	r24
    22de:	90 95       	com	r25
    22e0:	bc 01       	movw	r22, r24
    22e2:	cd 01       	movw	r24, r26
    22e4:	08 95       	ret

000022e6 <__tablejump2__>:
    22e6:	ee 0f       	add	r30, r30
    22e8:	ff 1f       	adc	r31, r31
    22ea:	05 90       	lpm	r0, Z+
    22ec:	f4 91       	lpm	r31, Z
    22ee:	e0 2d       	mov	r30, r0
    22f0:	09 94       	ijmp

000022f2 <__umulhisi3>:
    22f2:	a2 9f       	mul	r26, r18
    22f4:	b0 01       	movw	r22, r0
    22f6:	b3 9f       	mul	r27, r19
    22f8:	c0 01       	movw	r24, r0
    22fa:	a3 9f       	mul	r26, r19
    22fc:	70 0d       	add	r23, r0
    22fe:	81 1d       	adc	r24, r1
    2300:	11 24       	eor	r1, r1
    2302:	91 1d       	adc	r25, r1
    2304:	b2 9f       	mul	r27, r18
    2306:	70 0d       	add	r23, r0
    2308:	81 1d       	adc	r24, r1
    230a:	11 24       	eor	r1, r1
    230c:	91 1d       	adc	r25, r1
    230e:	08 95       	ret

00002310 <__subsf3>:
    2310:	50 58       	subi	r21, 0x80	; 128

00002312 <__addsf3>:
    2312:	bb 27       	eor	r27, r27
    2314:	aa 27       	eor	r26, r26
    2316:	0e 94 a0 11 	call	0x2340	; 0x2340 <__addsf3x>
    231a:	0c 94 1a 13 	jmp	0x2634	; 0x2634 <__fp_round>
    231e:	0e 94 0c 13 	call	0x2618	; 0x2618 <__fp_pscA>
    2322:	38 f0       	brcs	.+14     	; 0x2332 <__addsf3+0x20>
    2324:	0e 94 13 13 	call	0x2626	; 0x2626 <__fp_pscB>
    2328:	20 f0       	brcs	.+8      	; 0x2332 <__addsf3+0x20>
    232a:	39 f4       	brne	.+14     	; 0x233a <__addsf3+0x28>
    232c:	9f 3f       	cpi	r25, 0xFF	; 255
    232e:	19 f4       	brne	.+6      	; 0x2336 <__addsf3+0x24>
    2330:	26 f4       	brtc	.+8      	; 0x233a <__addsf3+0x28>
    2332:	0c 94 09 13 	jmp	0x2612	; 0x2612 <__fp_nan>
    2336:	0e f4       	brtc	.+2      	; 0x233a <__addsf3+0x28>
    2338:	e0 95       	com	r30
    233a:	e7 fb       	bst	r30, 7
    233c:	0c 94 03 13 	jmp	0x2606	; 0x2606 <__fp_inf>

00002340 <__addsf3x>:
    2340:	e9 2f       	mov	r30, r25
    2342:	0e 94 2b 13 	call	0x2656	; 0x2656 <__fp_split3>
    2346:	58 f3       	brcs	.-42     	; 0x231e <__addsf3+0xc>
    2348:	ba 17       	cp	r27, r26
    234a:	62 07       	cpc	r22, r18
    234c:	73 07       	cpc	r23, r19
    234e:	84 07       	cpc	r24, r20
    2350:	95 07       	cpc	r25, r21
    2352:	20 f0       	brcs	.+8      	; 0x235c <__addsf3x+0x1c>
    2354:	79 f4       	brne	.+30     	; 0x2374 <__addsf3x+0x34>
    2356:	a6 f5       	brtc	.+104    	; 0x23c0 <__addsf3x+0x80>
    2358:	0c 94 4d 13 	jmp	0x269a	; 0x269a <__fp_zero>
    235c:	0e f4       	brtc	.+2      	; 0x2360 <__addsf3x+0x20>
    235e:	e0 95       	com	r30
    2360:	0b 2e       	mov	r0, r27
    2362:	ba 2f       	mov	r27, r26
    2364:	a0 2d       	mov	r26, r0
    2366:	0b 01       	movw	r0, r22
    2368:	b9 01       	movw	r22, r18
    236a:	90 01       	movw	r18, r0
    236c:	0c 01       	movw	r0, r24
    236e:	ca 01       	movw	r24, r20
    2370:	a0 01       	movw	r20, r0
    2372:	11 24       	eor	r1, r1
    2374:	ff 27       	eor	r31, r31
    2376:	59 1b       	sub	r21, r25
    2378:	99 f0       	breq	.+38     	; 0x23a0 <__addsf3x+0x60>
    237a:	59 3f       	cpi	r21, 0xF9	; 249
    237c:	50 f4       	brcc	.+20     	; 0x2392 <__addsf3x+0x52>
    237e:	50 3e       	cpi	r21, 0xE0	; 224
    2380:	68 f1       	brcs	.+90     	; 0x23dc <__addsf3x+0x9c>
    2382:	1a 16       	cp	r1, r26
    2384:	f0 40       	sbci	r31, 0x00	; 0
    2386:	a2 2f       	mov	r26, r18
    2388:	23 2f       	mov	r18, r19
    238a:	34 2f       	mov	r19, r20
    238c:	44 27       	eor	r20, r20
    238e:	58 5f       	subi	r21, 0xF8	; 248
    2390:	f3 cf       	rjmp	.-26     	; 0x2378 <__addsf3x+0x38>
    2392:	46 95       	lsr	r20
    2394:	37 95       	ror	r19
    2396:	27 95       	ror	r18
    2398:	a7 95       	ror	r26
    239a:	f0 40       	sbci	r31, 0x00	; 0
    239c:	53 95       	inc	r21
    239e:	c9 f7       	brne	.-14     	; 0x2392 <__addsf3x+0x52>
    23a0:	7e f4       	brtc	.+30     	; 0x23c0 <__addsf3x+0x80>
    23a2:	1f 16       	cp	r1, r31
    23a4:	ba 0b       	sbc	r27, r26
    23a6:	62 0b       	sbc	r22, r18
    23a8:	73 0b       	sbc	r23, r19
    23aa:	84 0b       	sbc	r24, r20
    23ac:	ba f0       	brmi	.+46     	; 0x23dc <__addsf3x+0x9c>
    23ae:	91 50       	subi	r25, 0x01	; 1
    23b0:	a1 f0       	breq	.+40     	; 0x23da <__addsf3x+0x9a>
    23b2:	ff 0f       	add	r31, r31
    23b4:	bb 1f       	adc	r27, r27
    23b6:	66 1f       	adc	r22, r22
    23b8:	77 1f       	adc	r23, r23
    23ba:	88 1f       	adc	r24, r24
    23bc:	c2 f7       	brpl	.-16     	; 0x23ae <__addsf3x+0x6e>
    23be:	0e c0       	rjmp	.+28     	; 0x23dc <__addsf3x+0x9c>
    23c0:	ba 0f       	add	r27, r26
    23c2:	62 1f       	adc	r22, r18
    23c4:	73 1f       	adc	r23, r19
    23c6:	84 1f       	adc	r24, r20
    23c8:	48 f4       	brcc	.+18     	; 0x23dc <__addsf3x+0x9c>
    23ca:	87 95       	ror	r24
    23cc:	77 95       	ror	r23
    23ce:	67 95       	ror	r22
    23d0:	b7 95       	ror	r27
    23d2:	f7 95       	ror	r31
    23d4:	9e 3f       	cpi	r25, 0xFE	; 254
    23d6:	08 f0       	brcs	.+2      	; 0x23da <__addsf3x+0x9a>
    23d8:	b0 cf       	rjmp	.-160    	; 0x233a <__addsf3+0x28>
    23da:	93 95       	inc	r25
    23dc:	88 0f       	add	r24, r24
    23de:	08 f0       	brcs	.+2      	; 0x23e2 <__addsf3x+0xa2>
    23e0:	99 27       	eor	r25, r25
    23e2:	ee 0f       	add	r30, r30
    23e4:	97 95       	ror	r25
    23e6:	87 95       	ror	r24
    23e8:	08 95       	ret

000023ea <__cmpsf2>:
    23ea:	0e 94 df 12 	call	0x25be	; 0x25be <__fp_cmp>
    23ee:	08 f4       	brcc	.+2      	; 0x23f2 <__cmpsf2+0x8>
    23f0:	81 e0       	ldi	r24, 0x01	; 1
    23f2:	08 95       	ret

000023f4 <__divsf3>:
    23f4:	0e 94 0e 12 	call	0x241c	; 0x241c <__divsf3x>
    23f8:	0c 94 1a 13 	jmp	0x2634	; 0x2634 <__fp_round>
    23fc:	0e 94 13 13 	call	0x2626	; 0x2626 <__fp_pscB>
    2400:	58 f0       	brcs	.+22     	; 0x2418 <__divsf3+0x24>
    2402:	0e 94 0c 13 	call	0x2618	; 0x2618 <__fp_pscA>
    2406:	40 f0       	brcs	.+16     	; 0x2418 <__divsf3+0x24>
    2408:	29 f4       	brne	.+10     	; 0x2414 <__divsf3+0x20>
    240a:	5f 3f       	cpi	r21, 0xFF	; 255
    240c:	29 f0       	breq	.+10     	; 0x2418 <__divsf3+0x24>
    240e:	0c 94 03 13 	jmp	0x2606	; 0x2606 <__fp_inf>
    2412:	51 11       	cpse	r21, r1
    2414:	0c 94 4e 13 	jmp	0x269c	; 0x269c <__fp_szero>
    2418:	0c 94 09 13 	jmp	0x2612	; 0x2612 <__fp_nan>

0000241c <__divsf3x>:
    241c:	0e 94 2b 13 	call	0x2656	; 0x2656 <__fp_split3>
    2420:	68 f3       	brcs	.-38     	; 0x23fc <__divsf3+0x8>

00002422 <__divsf3_pse>:
    2422:	99 23       	and	r25, r25
    2424:	b1 f3       	breq	.-20     	; 0x2412 <__divsf3+0x1e>
    2426:	55 23       	and	r21, r21
    2428:	91 f3       	breq	.-28     	; 0x240e <__divsf3+0x1a>
    242a:	95 1b       	sub	r25, r21
    242c:	55 0b       	sbc	r21, r21
    242e:	bb 27       	eor	r27, r27
    2430:	aa 27       	eor	r26, r26
    2432:	62 17       	cp	r22, r18
    2434:	73 07       	cpc	r23, r19
    2436:	84 07       	cpc	r24, r20
    2438:	38 f0       	brcs	.+14     	; 0x2448 <__divsf3_pse+0x26>
    243a:	9f 5f       	subi	r25, 0xFF	; 255
    243c:	5f 4f       	sbci	r21, 0xFF	; 255
    243e:	22 0f       	add	r18, r18
    2440:	33 1f       	adc	r19, r19
    2442:	44 1f       	adc	r20, r20
    2444:	aa 1f       	adc	r26, r26
    2446:	a9 f3       	breq	.-22     	; 0x2432 <__divsf3_pse+0x10>
    2448:	35 d0       	rcall	.+106    	; 0x24b4 <__divsf3_pse+0x92>
    244a:	0e 2e       	mov	r0, r30
    244c:	3a f0       	brmi	.+14     	; 0x245c <__divsf3_pse+0x3a>
    244e:	e0 e8       	ldi	r30, 0x80	; 128
    2450:	32 d0       	rcall	.+100    	; 0x24b6 <__divsf3_pse+0x94>
    2452:	91 50       	subi	r25, 0x01	; 1
    2454:	50 40       	sbci	r21, 0x00	; 0
    2456:	e6 95       	lsr	r30
    2458:	00 1c       	adc	r0, r0
    245a:	ca f7       	brpl	.-14     	; 0x244e <__divsf3_pse+0x2c>
    245c:	2b d0       	rcall	.+86     	; 0x24b4 <__divsf3_pse+0x92>
    245e:	fe 2f       	mov	r31, r30
    2460:	29 d0       	rcall	.+82     	; 0x24b4 <__divsf3_pse+0x92>
    2462:	66 0f       	add	r22, r22
    2464:	77 1f       	adc	r23, r23
    2466:	88 1f       	adc	r24, r24
    2468:	bb 1f       	adc	r27, r27
    246a:	26 17       	cp	r18, r22
    246c:	37 07       	cpc	r19, r23
    246e:	48 07       	cpc	r20, r24
    2470:	ab 07       	cpc	r26, r27
    2472:	b0 e8       	ldi	r27, 0x80	; 128
    2474:	09 f0       	breq	.+2      	; 0x2478 <__divsf3_pse+0x56>
    2476:	bb 0b       	sbc	r27, r27
    2478:	80 2d       	mov	r24, r0
    247a:	bf 01       	movw	r22, r30
    247c:	ff 27       	eor	r31, r31
    247e:	93 58       	subi	r25, 0x83	; 131
    2480:	5f 4f       	sbci	r21, 0xFF	; 255
    2482:	3a f0       	brmi	.+14     	; 0x2492 <__divsf3_pse+0x70>
    2484:	9e 3f       	cpi	r25, 0xFE	; 254
    2486:	51 05       	cpc	r21, r1
    2488:	78 f0       	brcs	.+30     	; 0x24a8 <__divsf3_pse+0x86>
    248a:	0c 94 03 13 	jmp	0x2606	; 0x2606 <__fp_inf>
    248e:	0c 94 4e 13 	jmp	0x269c	; 0x269c <__fp_szero>
    2492:	5f 3f       	cpi	r21, 0xFF	; 255
    2494:	e4 f3       	brlt	.-8      	; 0x248e <__divsf3_pse+0x6c>
    2496:	98 3e       	cpi	r25, 0xE8	; 232
    2498:	d4 f3       	brlt	.-12     	; 0x248e <__divsf3_pse+0x6c>
    249a:	86 95       	lsr	r24
    249c:	77 95       	ror	r23
    249e:	67 95       	ror	r22
    24a0:	b7 95       	ror	r27
    24a2:	f7 95       	ror	r31
    24a4:	9f 5f       	subi	r25, 0xFF	; 255
    24a6:	c9 f7       	brne	.-14     	; 0x249a <__divsf3_pse+0x78>
    24a8:	88 0f       	add	r24, r24
    24aa:	91 1d       	adc	r25, r1
    24ac:	96 95       	lsr	r25
    24ae:	87 95       	ror	r24
    24b0:	97 f9       	bld	r25, 7
    24b2:	08 95       	ret
    24b4:	e1 e0       	ldi	r30, 0x01	; 1
    24b6:	66 0f       	add	r22, r22
    24b8:	77 1f       	adc	r23, r23
    24ba:	88 1f       	adc	r24, r24
    24bc:	bb 1f       	adc	r27, r27
    24be:	62 17       	cp	r22, r18
    24c0:	73 07       	cpc	r23, r19
    24c2:	84 07       	cpc	r24, r20
    24c4:	ba 07       	cpc	r27, r26
    24c6:	20 f0       	brcs	.+8      	; 0x24d0 <__divsf3_pse+0xae>
    24c8:	62 1b       	sub	r22, r18
    24ca:	73 0b       	sbc	r23, r19
    24cc:	84 0b       	sbc	r24, r20
    24ce:	ba 0b       	sbc	r27, r26
    24d0:	ee 1f       	adc	r30, r30
    24d2:	88 f7       	brcc	.-30     	; 0x24b6 <__divsf3_pse+0x94>
    24d4:	e0 95       	com	r30
    24d6:	08 95       	ret

000024d8 <__fixsfsi>:
    24d8:	0e 94 73 12 	call	0x24e6	; 0x24e6 <__fixunssfsi>
    24dc:	68 94       	set
    24de:	b1 11       	cpse	r27, r1
    24e0:	0c 94 4e 13 	jmp	0x269c	; 0x269c <__fp_szero>
    24e4:	08 95       	ret

000024e6 <__fixunssfsi>:
    24e6:	0e 94 33 13 	call	0x2666	; 0x2666 <__fp_splitA>
    24ea:	88 f0       	brcs	.+34     	; 0x250e <__fixunssfsi+0x28>
    24ec:	9f 57       	subi	r25, 0x7F	; 127
    24ee:	98 f0       	brcs	.+38     	; 0x2516 <__fixunssfsi+0x30>
    24f0:	b9 2f       	mov	r27, r25
    24f2:	99 27       	eor	r25, r25
    24f4:	b7 51       	subi	r27, 0x17	; 23
    24f6:	b0 f0       	brcs	.+44     	; 0x2524 <__fixunssfsi+0x3e>
    24f8:	e1 f0       	breq	.+56     	; 0x2532 <__fixunssfsi+0x4c>
    24fa:	66 0f       	add	r22, r22
    24fc:	77 1f       	adc	r23, r23
    24fe:	88 1f       	adc	r24, r24
    2500:	99 1f       	adc	r25, r25
    2502:	1a f0       	brmi	.+6      	; 0x250a <__fixunssfsi+0x24>
    2504:	ba 95       	dec	r27
    2506:	c9 f7       	brne	.-14     	; 0x24fa <__fixunssfsi+0x14>
    2508:	14 c0       	rjmp	.+40     	; 0x2532 <__fixunssfsi+0x4c>
    250a:	b1 30       	cpi	r27, 0x01	; 1
    250c:	91 f0       	breq	.+36     	; 0x2532 <__fixunssfsi+0x4c>
    250e:	0e 94 4d 13 	call	0x269a	; 0x269a <__fp_zero>
    2512:	b1 e0       	ldi	r27, 0x01	; 1
    2514:	08 95       	ret
    2516:	0c 94 4d 13 	jmp	0x269a	; 0x269a <__fp_zero>
    251a:	67 2f       	mov	r22, r23
    251c:	78 2f       	mov	r23, r24
    251e:	88 27       	eor	r24, r24
    2520:	b8 5f       	subi	r27, 0xF8	; 248
    2522:	39 f0       	breq	.+14     	; 0x2532 <__fixunssfsi+0x4c>
    2524:	b9 3f       	cpi	r27, 0xF9	; 249
    2526:	cc f3       	brlt	.-14     	; 0x251a <__fixunssfsi+0x34>
    2528:	86 95       	lsr	r24
    252a:	77 95       	ror	r23
    252c:	67 95       	ror	r22
    252e:	b3 95       	inc	r27
    2530:	d9 f7       	brne	.-10     	; 0x2528 <__fixunssfsi+0x42>
    2532:	3e f4       	brtc	.+14     	; 0x2542 <__fixunssfsi+0x5c>
    2534:	90 95       	com	r25
    2536:	80 95       	com	r24
    2538:	70 95       	com	r23
    253a:	61 95       	neg	r22
    253c:	7f 4f       	sbci	r23, 0xFF	; 255
    253e:	8f 4f       	sbci	r24, 0xFF	; 255
    2540:	9f 4f       	sbci	r25, 0xFF	; 255
    2542:	08 95       	ret

00002544 <__floatunsisf>:
    2544:	e8 94       	clt
    2546:	09 c0       	rjmp	.+18     	; 0x255a <__floatsisf+0x12>

00002548 <__floatsisf>:
    2548:	97 fb       	bst	r25, 7
    254a:	3e f4       	brtc	.+14     	; 0x255a <__floatsisf+0x12>
    254c:	90 95       	com	r25
    254e:	80 95       	com	r24
    2550:	70 95       	com	r23
    2552:	61 95       	neg	r22
    2554:	7f 4f       	sbci	r23, 0xFF	; 255
    2556:	8f 4f       	sbci	r24, 0xFF	; 255
    2558:	9f 4f       	sbci	r25, 0xFF	; 255
    255a:	99 23       	and	r25, r25
    255c:	a9 f0       	breq	.+42     	; 0x2588 <__floatsisf+0x40>
    255e:	f9 2f       	mov	r31, r25
    2560:	96 e9       	ldi	r25, 0x96	; 150
    2562:	bb 27       	eor	r27, r27
    2564:	93 95       	inc	r25
    2566:	f6 95       	lsr	r31
    2568:	87 95       	ror	r24
    256a:	77 95       	ror	r23
    256c:	67 95       	ror	r22
    256e:	b7 95       	ror	r27
    2570:	f1 11       	cpse	r31, r1
    2572:	f8 cf       	rjmp	.-16     	; 0x2564 <__floatsisf+0x1c>
    2574:	fa f4       	brpl	.+62     	; 0x25b4 <__floatsisf+0x6c>
    2576:	bb 0f       	add	r27, r27
    2578:	11 f4       	brne	.+4      	; 0x257e <__floatsisf+0x36>
    257a:	60 ff       	sbrs	r22, 0
    257c:	1b c0       	rjmp	.+54     	; 0x25b4 <__floatsisf+0x6c>
    257e:	6f 5f       	subi	r22, 0xFF	; 255
    2580:	7f 4f       	sbci	r23, 0xFF	; 255
    2582:	8f 4f       	sbci	r24, 0xFF	; 255
    2584:	9f 4f       	sbci	r25, 0xFF	; 255
    2586:	16 c0       	rjmp	.+44     	; 0x25b4 <__floatsisf+0x6c>
    2588:	88 23       	and	r24, r24
    258a:	11 f0       	breq	.+4      	; 0x2590 <__floatsisf+0x48>
    258c:	96 e9       	ldi	r25, 0x96	; 150
    258e:	11 c0       	rjmp	.+34     	; 0x25b2 <__floatsisf+0x6a>
    2590:	77 23       	and	r23, r23
    2592:	21 f0       	breq	.+8      	; 0x259c <__floatsisf+0x54>
    2594:	9e e8       	ldi	r25, 0x8E	; 142
    2596:	87 2f       	mov	r24, r23
    2598:	76 2f       	mov	r23, r22
    259a:	05 c0       	rjmp	.+10     	; 0x25a6 <__floatsisf+0x5e>
    259c:	66 23       	and	r22, r22
    259e:	71 f0       	breq	.+28     	; 0x25bc <__floatsisf+0x74>
    25a0:	96 e8       	ldi	r25, 0x86	; 134
    25a2:	86 2f       	mov	r24, r22
    25a4:	70 e0       	ldi	r23, 0x00	; 0
    25a6:	60 e0       	ldi	r22, 0x00	; 0
    25a8:	2a f0       	brmi	.+10     	; 0x25b4 <__floatsisf+0x6c>
    25aa:	9a 95       	dec	r25
    25ac:	66 0f       	add	r22, r22
    25ae:	77 1f       	adc	r23, r23
    25b0:	88 1f       	adc	r24, r24
    25b2:	da f7       	brpl	.-10     	; 0x25aa <__floatsisf+0x62>
    25b4:	88 0f       	add	r24, r24
    25b6:	96 95       	lsr	r25
    25b8:	87 95       	ror	r24
    25ba:	97 f9       	bld	r25, 7
    25bc:	08 95       	ret

000025be <__fp_cmp>:
    25be:	99 0f       	add	r25, r25
    25c0:	00 08       	sbc	r0, r0
    25c2:	55 0f       	add	r21, r21
    25c4:	aa 0b       	sbc	r26, r26
    25c6:	e0 e8       	ldi	r30, 0x80	; 128
    25c8:	fe ef       	ldi	r31, 0xFE	; 254
    25ca:	16 16       	cp	r1, r22
    25cc:	17 06       	cpc	r1, r23
    25ce:	e8 07       	cpc	r30, r24
    25d0:	f9 07       	cpc	r31, r25
    25d2:	c0 f0       	brcs	.+48     	; 0x2604 <__fp_cmp+0x46>
    25d4:	12 16       	cp	r1, r18
    25d6:	13 06       	cpc	r1, r19
    25d8:	e4 07       	cpc	r30, r20
    25da:	f5 07       	cpc	r31, r21
    25dc:	98 f0       	brcs	.+38     	; 0x2604 <__fp_cmp+0x46>
    25de:	62 1b       	sub	r22, r18
    25e0:	73 0b       	sbc	r23, r19
    25e2:	84 0b       	sbc	r24, r20
    25e4:	95 0b       	sbc	r25, r21
    25e6:	39 f4       	brne	.+14     	; 0x25f6 <__fp_cmp+0x38>
    25e8:	0a 26       	eor	r0, r26
    25ea:	61 f0       	breq	.+24     	; 0x2604 <__fp_cmp+0x46>
    25ec:	23 2b       	or	r18, r19
    25ee:	24 2b       	or	r18, r20
    25f0:	25 2b       	or	r18, r21
    25f2:	21 f4       	brne	.+8      	; 0x25fc <__fp_cmp+0x3e>
    25f4:	08 95       	ret
    25f6:	0a 26       	eor	r0, r26
    25f8:	09 f4       	brne	.+2      	; 0x25fc <__fp_cmp+0x3e>
    25fa:	a1 40       	sbci	r26, 0x01	; 1
    25fc:	a6 95       	lsr	r26
    25fe:	8f ef       	ldi	r24, 0xFF	; 255
    2600:	81 1d       	adc	r24, r1
    2602:	81 1d       	adc	r24, r1
    2604:	08 95       	ret

00002606 <__fp_inf>:
    2606:	97 f9       	bld	r25, 7
    2608:	9f 67       	ori	r25, 0x7F	; 127
    260a:	80 e8       	ldi	r24, 0x80	; 128
    260c:	70 e0       	ldi	r23, 0x00	; 0
    260e:	60 e0       	ldi	r22, 0x00	; 0
    2610:	08 95       	ret

00002612 <__fp_nan>:
    2612:	9f ef       	ldi	r25, 0xFF	; 255
    2614:	80 ec       	ldi	r24, 0xC0	; 192
    2616:	08 95       	ret

00002618 <__fp_pscA>:
    2618:	00 24       	eor	r0, r0
    261a:	0a 94       	dec	r0
    261c:	16 16       	cp	r1, r22
    261e:	17 06       	cpc	r1, r23
    2620:	18 06       	cpc	r1, r24
    2622:	09 06       	cpc	r0, r25
    2624:	08 95       	ret

00002626 <__fp_pscB>:
    2626:	00 24       	eor	r0, r0
    2628:	0a 94       	dec	r0
    262a:	12 16       	cp	r1, r18
    262c:	13 06       	cpc	r1, r19
    262e:	14 06       	cpc	r1, r20
    2630:	05 06       	cpc	r0, r21
    2632:	08 95       	ret

00002634 <__fp_round>:
    2634:	09 2e       	mov	r0, r25
    2636:	03 94       	inc	r0
    2638:	00 0c       	add	r0, r0
    263a:	11 f4       	brne	.+4      	; 0x2640 <__fp_round+0xc>
    263c:	88 23       	and	r24, r24
    263e:	52 f0       	brmi	.+20     	; 0x2654 <__fp_round+0x20>
    2640:	bb 0f       	add	r27, r27
    2642:	40 f4       	brcc	.+16     	; 0x2654 <__fp_round+0x20>
    2644:	bf 2b       	or	r27, r31
    2646:	11 f4       	brne	.+4      	; 0x264c <__fp_round+0x18>
    2648:	60 ff       	sbrs	r22, 0
    264a:	04 c0       	rjmp	.+8      	; 0x2654 <__fp_round+0x20>
    264c:	6f 5f       	subi	r22, 0xFF	; 255
    264e:	7f 4f       	sbci	r23, 0xFF	; 255
    2650:	8f 4f       	sbci	r24, 0xFF	; 255
    2652:	9f 4f       	sbci	r25, 0xFF	; 255
    2654:	08 95       	ret

00002656 <__fp_split3>:
    2656:	57 fd       	sbrc	r21, 7
    2658:	90 58       	subi	r25, 0x80	; 128
    265a:	44 0f       	add	r20, r20
    265c:	55 1f       	adc	r21, r21
    265e:	59 f0       	breq	.+22     	; 0x2676 <__fp_splitA+0x10>
    2660:	5f 3f       	cpi	r21, 0xFF	; 255
    2662:	71 f0       	breq	.+28     	; 0x2680 <__fp_splitA+0x1a>
    2664:	47 95       	ror	r20

00002666 <__fp_splitA>:
    2666:	88 0f       	add	r24, r24
    2668:	97 fb       	bst	r25, 7
    266a:	99 1f       	adc	r25, r25
    266c:	61 f0       	breq	.+24     	; 0x2686 <__fp_splitA+0x20>
    266e:	9f 3f       	cpi	r25, 0xFF	; 255
    2670:	79 f0       	breq	.+30     	; 0x2690 <__fp_splitA+0x2a>
    2672:	87 95       	ror	r24
    2674:	08 95       	ret
    2676:	12 16       	cp	r1, r18
    2678:	13 06       	cpc	r1, r19
    267a:	14 06       	cpc	r1, r20
    267c:	55 1f       	adc	r21, r21
    267e:	f2 cf       	rjmp	.-28     	; 0x2664 <__fp_split3+0xe>
    2680:	46 95       	lsr	r20
    2682:	f1 df       	rcall	.-30     	; 0x2666 <__fp_splitA>
    2684:	08 c0       	rjmp	.+16     	; 0x2696 <__fp_splitA+0x30>
    2686:	16 16       	cp	r1, r22
    2688:	17 06       	cpc	r1, r23
    268a:	18 06       	cpc	r1, r24
    268c:	99 1f       	adc	r25, r25
    268e:	f1 cf       	rjmp	.-30     	; 0x2672 <__fp_splitA+0xc>
    2690:	86 95       	lsr	r24
    2692:	71 05       	cpc	r23, r1
    2694:	61 05       	cpc	r22, r1
    2696:	08 94       	sec
    2698:	08 95       	ret

0000269a <__fp_zero>:
    269a:	e8 94       	clt

0000269c <__fp_szero>:
    269c:	bb 27       	eor	r27, r27
    269e:	66 27       	eor	r22, r22
    26a0:	77 27       	eor	r23, r23
    26a2:	cb 01       	movw	r24, r22
    26a4:	97 f9       	bld	r25, 7
    26a6:	08 95       	ret

000026a8 <__gesf2>:
    26a8:	0e 94 df 12 	call	0x25be	; 0x25be <__fp_cmp>
    26ac:	08 f4       	brcc	.+2      	; 0x26b0 <__gesf2+0x8>
    26ae:	8f ef       	ldi	r24, 0xFF	; 255
    26b0:	08 95       	ret

000026b2 <__mulsf3>:
    26b2:	0e 94 6c 13 	call	0x26d8	; 0x26d8 <__mulsf3x>
    26b6:	0c 94 1a 13 	jmp	0x2634	; 0x2634 <__fp_round>
    26ba:	0e 94 0c 13 	call	0x2618	; 0x2618 <__fp_pscA>
    26be:	38 f0       	brcs	.+14     	; 0x26ce <__mulsf3+0x1c>
    26c0:	0e 94 13 13 	call	0x2626	; 0x2626 <__fp_pscB>
    26c4:	20 f0       	brcs	.+8      	; 0x26ce <__mulsf3+0x1c>
    26c6:	95 23       	and	r25, r21
    26c8:	11 f0       	breq	.+4      	; 0x26ce <__mulsf3+0x1c>
    26ca:	0c 94 03 13 	jmp	0x2606	; 0x2606 <__fp_inf>
    26ce:	0c 94 09 13 	jmp	0x2612	; 0x2612 <__fp_nan>
    26d2:	11 24       	eor	r1, r1
    26d4:	0c 94 4e 13 	jmp	0x269c	; 0x269c <__fp_szero>

000026d8 <__mulsf3x>:
    26d8:	0e 94 2b 13 	call	0x2656	; 0x2656 <__fp_split3>
    26dc:	70 f3       	brcs	.-36     	; 0x26ba <__mulsf3+0x8>

000026de <__mulsf3_pse>:
    26de:	95 9f       	mul	r25, r21
    26e0:	c1 f3       	breq	.-16     	; 0x26d2 <__mulsf3+0x20>
    26e2:	95 0f       	add	r25, r21
    26e4:	50 e0       	ldi	r21, 0x00	; 0
    26e6:	55 1f       	adc	r21, r21
    26e8:	62 9f       	mul	r22, r18
    26ea:	f0 01       	movw	r30, r0
    26ec:	72 9f       	mul	r23, r18
    26ee:	bb 27       	eor	r27, r27
    26f0:	f0 0d       	add	r31, r0
    26f2:	b1 1d       	adc	r27, r1
    26f4:	63 9f       	mul	r22, r19
    26f6:	aa 27       	eor	r26, r26
    26f8:	f0 0d       	add	r31, r0
    26fa:	b1 1d       	adc	r27, r1
    26fc:	aa 1f       	adc	r26, r26
    26fe:	64 9f       	mul	r22, r20
    2700:	66 27       	eor	r22, r22
    2702:	b0 0d       	add	r27, r0
    2704:	a1 1d       	adc	r26, r1
    2706:	66 1f       	adc	r22, r22
    2708:	82 9f       	mul	r24, r18
    270a:	22 27       	eor	r18, r18
    270c:	b0 0d       	add	r27, r0
    270e:	a1 1d       	adc	r26, r1
    2710:	62 1f       	adc	r22, r18
    2712:	73 9f       	mul	r23, r19
    2714:	b0 0d       	add	r27, r0
    2716:	a1 1d       	adc	r26, r1
    2718:	62 1f       	adc	r22, r18
    271a:	83 9f       	mul	r24, r19
    271c:	a0 0d       	add	r26, r0
    271e:	61 1d       	adc	r22, r1
    2720:	22 1f       	adc	r18, r18
    2722:	74 9f       	mul	r23, r20
    2724:	33 27       	eor	r19, r19
    2726:	a0 0d       	add	r26, r0
    2728:	61 1d       	adc	r22, r1
    272a:	23 1f       	adc	r18, r19
    272c:	84 9f       	mul	r24, r20
    272e:	60 0d       	add	r22, r0
    2730:	21 1d       	adc	r18, r1
    2732:	82 2f       	mov	r24, r18
    2734:	76 2f       	mov	r23, r22
    2736:	6a 2f       	mov	r22, r26
    2738:	11 24       	eor	r1, r1
    273a:	9f 57       	subi	r25, 0x7F	; 127
    273c:	50 40       	sbci	r21, 0x00	; 0
    273e:	9a f0       	brmi	.+38     	; 0x2766 <__mulsf3_pse+0x88>
    2740:	f1 f0       	breq	.+60     	; 0x277e <__mulsf3_pse+0xa0>
    2742:	88 23       	and	r24, r24
    2744:	4a f0       	brmi	.+18     	; 0x2758 <__mulsf3_pse+0x7a>
    2746:	ee 0f       	add	r30, r30
    2748:	ff 1f       	adc	r31, r31
    274a:	bb 1f       	adc	r27, r27
    274c:	66 1f       	adc	r22, r22
    274e:	77 1f       	adc	r23, r23
    2750:	88 1f       	adc	r24, r24
    2752:	91 50       	subi	r25, 0x01	; 1
    2754:	50 40       	sbci	r21, 0x00	; 0
    2756:	a9 f7       	brne	.-22     	; 0x2742 <__mulsf3_pse+0x64>
    2758:	9e 3f       	cpi	r25, 0xFE	; 254
    275a:	51 05       	cpc	r21, r1
    275c:	80 f0       	brcs	.+32     	; 0x277e <__mulsf3_pse+0xa0>
    275e:	0c 94 03 13 	jmp	0x2606	; 0x2606 <__fp_inf>
    2762:	0c 94 4e 13 	jmp	0x269c	; 0x269c <__fp_szero>
    2766:	5f 3f       	cpi	r21, 0xFF	; 255
    2768:	e4 f3       	brlt	.-8      	; 0x2762 <__mulsf3_pse+0x84>
    276a:	98 3e       	cpi	r25, 0xE8	; 232
    276c:	d4 f3       	brlt	.-12     	; 0x2762 <__mulsf3_pse+0x84>
    276e:	86 95       	lsr	r24
    2770:	77 95       	ror	r23
    2772:	67 95       	ror	r22
    2774:	b7 95       	ror	r27
    2776:	f7 95       	ror	r31
    2778:	e7 95       	ror	r30
    277a:	9f 5f       	subi	r25, 0xFF	; 255
    277c:	c1 f7       	brne	.-16     	; 0x276e <__mulsf3_pse+0x90>
    277e:	fe 2b       	or	r31, r30
    2780:	88 0f       	add	r24, r24
    2782:	91 1d       	adc	r25, r1
    2784:	96 95       	lsr	r25
    2786:	87 95       	ror	r24
    2788:	97 f9       	bld	r25, 7
    278a:	08 95       	ret

0000278c <__unordsf2>:
    278c:	0e 94 df 12 	call	0x25be	; 0x25be <__fp_cmp>
    2790:	88 0b       	sbc	r24, r24
    2792:	99 0b       	sbc	r25, r25
    2794:	08 95       	ret

00002796 <malloc>:
    2796:	cf 93       	push	r28
    2798:	df 93       	push	r29
    279a:	82 30       	cpi	r24, 0x02	; 2
    279c:	91 05       	cpc	r25, r1
    279e:	10 f4       	brcc	.+4      	; 0x27a4 <malloc+0xe>
    27a0:	82 e0       	ldi	r24, 0x02	; 2
    27a2:	90 e0       	ldi	r25, 0x00	; 0
    27a4:	e0 91 81 02 	lds	r30, 0x0281	; 0x800281 <__flp>
    27a8:	f0 91 82 02 	lds	r31, 0x0282	; 0x800282 <__flp+0x1>
    27ac:	20 e0       	ldi	r18, 0x00	; 0
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	c0 e0       	ldi	r28, 0x00	; 0
    27b2:	d0 e0       	ldi	r29, 0x00	; 0
    27b4:	30 97       	sbiw	r30, 0x00	; 0
    27b6:	11 f1       	breq	.+68     	; 0x27fc <malloc+0x66>
    27b8:	40 81       	ld	r20, Z
    27ba:	51 81       	ldd	r21, Z+1	; 0x01
    27bc:	48 17       	cp	r20, r24
    27be:	59 07       	cpc	r21, r25
    27c0:	c0 f0       	brcs	.+48     	; 0x27f2 <malloc+0x5c>
    27c2:	48 17       	cp	r20, r24
    27c4:	59 07       	cpc	r21, r25
    27c6:	61 f4       	brne	.+24     	; 0x27e0 <malloc+0x4a>
    27c8:	82 81       	ldd	r24, Z+2	; 0x02
    27ca:	93 81       	ldd	r25, Z+3	; 0x03
    27cc:	20 97       	sbiw	r28, 0x00	; 0
    27ce:	19 f0       	breq	.+6      	; 0x27d6 <malloc+0x40>
    27d0:	9b 83       	std	Y+3, r25	; 0x03
    27d2:	8a 83       	std	Y+2, r24	; 0x02
    27d4:	2b c0       	rjmp	.+86     	; 0x282c <malloc+0x96>
    27d6:	90 93 82 02 	sts	0x0282, r25	; 0x800282 <__flp+0x1>
    27da:	80 93 81 02 	sts	0x0281, r24	; 0x800281 <__flp>
    27de:	26 c0       	rjmp	.+76     	; 0x282c <malloc+0x96>
    27e0:	21 15       	cp	r18, r1
    27e2:	31 05       	cpc	r19, r1
    27e4:	19 f0       	breq	.+6      	; 0x27ec <malloc+0x56>
    27e6:	42 17       	cp	r20, r18
    27e8:	53 07       	cpc	r21, r19
    27ea:	18 f4       	brcc	.+6      	; 0x27f2 <malloc+0x5c>
    27ec:	9a 01       	movw	r18, r20
    27ee:	be 01       	movw	r22, r28
    27f0:	df 01       	movw	r26, r30
    27f2:	ef 01       	movw	r28, r30
    27f4:	02 80       	ldd	r0, Z+2	; 0x02
    27f6:	f3 81       	ldd	r31, Z+3	; 0x03
    27f8:	e0 2d       	mov	r30, r0
    27fa:	dc cf       	rjmp	.-72     	; 0x27b4 <malloc+0x1e>
    27fc:	21 15       	cp	r18, r1
    27fe:	31 05       	cpc	r19, r1
    2800:	09 f1       	breq	.+66     	; 0x2844 <malloc+0xae>
    2802:	28 1b       	sub	r18, r24
    2804:	39 0b       	sbc	r19, r25
    2806:	24 30       	cpi	r18, 0x04	; 4
    2808:	31 05       	cpc	r19, r1
    280a:	90 f4       	brcc	.+36     	; 0x2830 <malloc+0x9a>
    280c:	12 96       	adiw	r26, 0x02	; 2
    280e:	8d 91       	ld	r24, X+
    2810:	9c 91       	ld	r25, X
    2812:	13 97       	sbiw	r26, 0x03	; 3
    2814:	61 15       	cp	r22, r1
    2816:	71 05       	cpc	r23, r1
    2818:	21 f0       	breq	.+8      	; 0x2822 <malloc+0x8c>
    281a:	fb 01       	movw	r30, r22
    281c:	93 83       	std	Z+3, r25	; 0x03
    281e:	82 83       	std	Z+2, r24	; 0x02
    2820:	04 c0       	rjmp	.+8      	; 0x282a <malloc+0x94>
    2822:	90 93 82 02 	sts	0x0282, r25	; 0x800282 <__flp+0x1>
    2826:	80 93 81 02 	sts	0x0281, r24	; 0x800281 <__flp>
    282a:	fd 01       	movw	r30, r26
    282c:	32 96       	adiw	r30, 0x02	; 2
    282e:	44 c0       	rjmp	.+136    	; 0x28b8 <malloc+0x122>
    2830:	fd 01       	movw	r30, r26
    2832:	e2 0f       	add	r30, r18
    2834:	f3 1f       	adc	r31, r19
    2836:	81 93       	st	Z+, r24
    2838:	91 93       	st	Z+, r25
    283a:	22 50       	subi	r18, 0x02	; 2
    283c:	31 09       	sbc	r19, r1
    283e:	2d 93       	st	X+, r18
    2840:	3c 93       	st	X, r19
    2842:	3a c0       	rjmp	.+116    	; 0x28b8 <malloc+0x122>
    2844:	20 91 7f 02 	lds	r18, 0x027F	; 0x80027f <__brkval>
    2848:	30 91 80 02 	lds	r19, 0x0280	; 0x800280 <__brkval+0x1>
    284c:	23 2b       	or	r18, r19
    284e:	41 f4       	brne	.+16     	; 0x2860 <malloc+0xca>
    2850:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    2854:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    2858:	30 93 80 02 	sts	0x0280, r19	; 0x800280 <__brkval+0x1>
    285c:	20 93 7f 02 	sts	0x027F, r18	; 0x80027f <__brkval>
    2860:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    2864:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    2868:	21 15       	cp	r18, r1
    286a:	31 05       	cpc	r19, r1
    286c:	41 f4       	brne	.+16     	; 0x287e <malloc+0xe8>
    286e:	2d b7       	in	r18, 0x3d	; 61
    2870:	3e b7       	in	r19, 0x3e	; 62
    2872:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2876:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    287a:	24 1b       	sub	r18, r20
    287c:	35 0b       	sbc	r19, r21
    287e:	e0 91 7f 02 	lds	r30, 0x027F	; 0x80027f <__brkval>
    2882:	f0 91 80 02 	lds	r31, 0x0280	; 0x800280 <__brkval+0x1>
    2886:	e2 17       	cp	r30, r18
    2888:	f3 07       	cpc	r31, r19
    288a:	a0 f4       	brcc	.+40     	; 0x28b4 <malloc+0x11e>
    288c:	2e 1b       	sub	r18, r30
    288e:	3f 0b       	sbc	r19, r31
    2890:	28 17       	cp	r18, r24
    2892:	39 07       	cpc	r19, r25
    2894:	78 f0       	brcs	.+30     	; 0x28b4 <malloc+0x11e>
    2896:	ac 01       	movw	r20, r24
    2898:	4e 5f       	subi	r20, 0xFE	; 254
    289a:	5f 4f       	sbci	r21, 0xFF	; 255
    289c:	24 17       	cp	r18, r20
    289e:	35 07       	cpc	r19, r21
    28a0:	48 f0       	brcs	.+18     	; 0x28b4 <malloc+0x11e>
    28a2:	4e 0f       	add	r20, r30
    28a4:	5f 1f       	adc	r21, r31
    28a6:	50 93 80 02 	sts	0x0280, r21	; 0x800280 <__brkval+0x1>
    28aa:	40 93 7f 02 	sts	0x027F, r20	; 0x80027f <__brkval>
    28ae:	81 93       	st	Z+, r24
    28b0:	91 93       	st	Z+, r25
    28b2:	02 c0       	rjmp	.+4      	; 0x28b8 <malloc+0x122>
    28b4:	e0 e0       	ldi	r30, 0x00	; 0
    28b6:	f0 e0       	ldi	r31, 0x00	; 0
    28b8:	cf 01       	movw	r24, r30
    28ba:	df 91       	pop	r29
    28bc:	cf 91       	pop	r28
    28be:	08 95       	ret

000028c0 <free>:
    28c0:	0f 93       	push	r16
    28c2:	1f 93       	push	r17
    28c4:	cf 93       	push	r28
    28c6:	df 93       	push	r29
    28c8:	00 97       	sbiw	r24, 0x00	; 0
    28ca:	09 f4       	brne	.+2      	; 0x28ce <free+0xe>
    28cc:	8c c0       	rjmp	.+280    	; 0x29e6 <free+0x126>
    28ce:	fc 01       	movw	r30, r24
    28d0:	32 97       	sbiw	r30, 0x02	; 2
    28d2:	13 82       	std	Z+3, r1	; 0x03
    28d4:	12 82       	std	Z+2, r1	; 0x02
    28d6:	00 91 81 02 	lds	r16, 0x0281	; 0x800281 <__flp>
    28da:	10 91 82 02 	lds	r17, 0x0282	; 0x800282 <__flp+0x1>
    28de:	01 15       	cp	r16, r1
    28e0:	11 05       	cpc	r17, r1
    28e2:	81 f4       	brne	.+32     	; 0x2904 <free+0x44>
    28e4:	20 81       	ld	r18, Z
    28e6:	31 81       	ldd	r19, Z+1	; 0x01
    28e8:	82 0f       	add	r24, r18
    28ea:	93 1f       	adc	r25, r19
    28ec:	20 91 7f 02 	lds	r18, 0x027F	; 0x80027f <__brkval>
    28f0:	30 91 80 02 	lds	r19, 0x0280	; 0x800280 <__brkval+0x1>
    28f4:	28 17       	cp	r18, r24
    28f6:	39 07       	cpc	r19, r25
    28f8:	79 f5       	brne	.+94     	; 0x2958 <free+0x98>
    28fa:	f0 93 80 02 	sts	0x0280, r31	; 0x800280 <__brkval+0x1>
    28fe:	e0 93 7f 02 	sts	0x027F, r30	; 0x80027f <__brkval>
    2902:	71 c0       	rjmp	.+226    	; 0x29e6 <free+0x126>
    2904:	d8 01       	movw	r26, r16
    2906:	40 e0       	ldi	r20, 0x00	; 0
    2908:	50 e0       	ldi	r21, 0x00	; 0
    290a:	ae 17       	cp	r26, r30
    290c:	bf 07       	cpc	r27, r31
    290e:	50 f4       	brcc	.+20     	; 0x2924 <free+0x64>
    2910:	12 96       	adiw	r26, 0x02	; 2
    2912:	2d 91       	ld	r18, X+
    2914:	3c 91       	ld	r19, X
    2916:	13 97       	sbiw	r26, 0x03	; 3
    2918:	ad 01       	movw	r20, r26
    291a:	21 15       	cp	r18, r1
    291c:	31 05       	cpc	r19, r1
    291e:	09 f1       	breq	.+66     	; 0x2962 <free+0xa2>
    2920:	d9 01       	movw	r26, r18
    2922:	f3 cf       	rjmp	.-26     	; 0x290a <free+0x4a>
    2924:	9d 01       	movw	r18, r26
    2926:	da 01       	movw	r26, r20
    2928:	33 83       	std	Z+3, r19	; 0x03
    292a:	22 83       	std	Z+2, r18	; 0x02
    292c:	60 81       	ld	r22, Z
    292e:	71 81       	ldd	r23, Z+1	; 0x01
    2930:	86 0f       	add	r24, r22
    2932:	97 1f       	adc	r25, r23
    2934:	82 17       	cp	r24, r18
    2936:	93 07       	cpc	r25, r19
    2938:	69 f4       	brne	.+26     	; 0x2954 <free+0x94>
    293a:	ec 01       	movw	r28, r24
    293c:	28 81       	ld	r18, Y
    293e:	39 81       	ldd	r19, Y+1	; 0x01
    2940:	26 0f       	add	r18, r22
    2942:	37 1f       	adc	r19, r23
    2944:	2e 5f       	subi	r18, 0xFE	; 254
    2946:	3f 4f       	sbci	r19, 0xFF	; 255
    2948:	31 83       	std	Z+1, r19	; 0x01
    294a:	20 83       	st	Z, r18
    294c:	8a 81       	ldd	r24, Y+2	; 0x02
    294e:	9b 81       	ldd	r25, Y+3	; 0x03
    2950:	93 83       	std	Z+3, r25	; 0x03
    2952:	82 83       	std	Z+2, r24	; 0x02
    2954:	45 2b       	or	r20, r21
    2956:	29 f4       	brne	.+10     	; 0x2962 <free+0xa2>
    2958:	f0 93 82 02 	sts	0x0282, r31	; 0x800282 <__flp+0x1>
    295c:	e0 93 81 02 	sts	0x0281, r30	; 0x800281 <__flp>
    2960:	42 c0       	rjmp	.+132    	; 0x29e6 <free+0x126>
    2962:	13 96       	adiw	r26, 0x03	; 3
    2964:	fc 93       	st	X, r31
    2966:	ee 93       	st	-X, r30
    2968:	12 97       	sbiw	r26, 0x02	; 2
    296a:	ed 01       	movw	r28, r26
    296c:	49 91       	ld	r20, Y+
    296e:	59 91       	ld	r21, Y+
    2970:	9e 01       	movw	r18, r28
    2972:	24 0f       	add	r18, r20
    2974:	35 1f       	adc	r19, r21
    2976:	e2 17       	cp	r30, r18
    2978:	f3 07       	cpc	r31, r19
    297a:	71 f4       	brne	.+28     	; 0x2998 <free+0xd8>
    297c:	80 81       	ld	r24, Z
    297e:	91 81       	ldd	r25, Z+1	; 0x01
    2980:	84 0f       	add	r24, r20
    2982:	95 1f       	adc	r25, r21
    2984:	02 96       	adiw	r24, 0x02	; 2
    2986:	11 96       	adiw	r26, 0x01	; 1
    2988:	9c 93       	st	X, r25
    298a:	8e 93       	st	-X, r24
    298c:	82 81       	ldd	r24, Z+2	; 0x02
    298e:	93 81       	ldd	r25, Z+3	; 0x03
    2990:	13 96       	adiw	r26, 0x03	; 3
    2992:	9c 93       	st	X, r25
    2994:	8e 93       	st	-X, r24
    2996:	12 97       	sbiw	r26, 0x02	; 2
    2998:	e0 e0       	ldi	r30, 0x00	; 0
    299a:	f0 e0       	ldi	r31, 0x00	; 0
    299c:	d8 01       	movw	r26, r16
    299e:	12 96       	adiw	r26, 0x02	; 2
    29a0:	8d 91       	ld	r24, X+
    29a2:	9c 91       	ld	r25, X
    29a4:	13 97       	sbiw	r26, 0x03	; 3
    29a6:	00 97       	sbiw	r24, 0x00	; 0
    29a8:	19 f0       	breq	.+6      	; 0x29b0 <free+0xf0>
    29aa:	f8 01       	movw	r30, r16
    29ac:	8c 01       	movw	r16, r24
    29ae:	f6 cf       	rjmp	.-20     	; 0x299c <free+0xdc>
    29b0:	8d 91       	ld	r24, X+
    29b2:	9c 91       	ld	r25, X
    29b4:	98 01       	movw	r18, r16
    29b6:	2e 5f       	subi	r18, 0xFE	; 254
    29b8:	3f 4f       	sbci	r19, 0xFF	; 255
    29ba:	82 0f       	add	r24, r18
    29bc:	93 1f       	adc	r25, r19
    29be:	20 91 7f 02 	lds	r18, 0x027F	; 0x80027f <__brkval>
    29c2:	30 91 80 02 	lds	r19, 0x0280	; 0x800280 <__brkval+0x1>
    29c6:	28 17       	cp	r18, r24
    29c8:	39 07       	cpc	r19, r25
    29ca:	69 f4       	brne	.+26     	; 0x29e6 <free+0x126>
    29cc:	30 97       	sbiw	r30, 0x00	; 0
    29ce:	29 f4       	brne	.+10     	; 0x29da <free+0x11a>
    29d0:	10 92 82 02 	sts	0x0282, r1	; 0x800282 <__flp+0x1>
    29d4:	10 92 81 02 	sts	0x0281, r1	; 0x800281 <__flp>
    29d8:	02 c0       	rjmp	.+4      	; 0x29de <free+0x11e>
    29da:	13 82       	std	Z+3, r1	; 0x03
    29dc:	12 82       	std	Z+2, r1	; 0x02
    29de:	10 93 80 02 	sts	0x0280, r17	; 0x800280 <__brkval+0x1>
    29e2:	00 93 7f 02 	sts	0x027F, r16	; 0x80027f <__brkval>
    29e6:	df 91       	pop	r29
    29e8:	cf 91       	pop	r28
    29ea:	1f 91       	pop	r17
    29ec:	0f 91       	pop	r16
    29ee:	08 95       	ret

000029f0 <realloc>:
    29f0:	a0 e0       	ldi	r26, 0x00	; 0
    29f2:	b0 e0       	ldi	r27, 0x00	; 0
    29f4:	ee ef       	ldi	r30, 0xFE	; 254
    29f6:	f4 e1       	ldi	r31, 0x14	; 20
    29f8:	0c 94 8e 17 	jmp	0x2f1c	; 0x2f1c <__prologue_saves__+0x8>
    29fc:	ec 01       	movw	r28, r24
    29fe:	00 97       	sbiw	r24, 0x00	; 0
    2a00:	21 f4       	brne	.+8      	; 0x2a0a <realloc+0x1a>
    2a02:	cb 01       	movw	r24, r22
    2a04:	0e 94 cb 13 	call	0x2796	; 0x2796 <malloc>
    2a08:	b8 c0       	rjmp	.+368    	; 0x2b7a <realloc+0x18a>
    2a0a:	fc 01       	movw	r30, r24
    2a0c:	e6 0f       	add	r30, r22
    2a0e:	f7 1f       	adc	r31, r23
    2a10:	9c 01       	movw	r18, r24
    2a12:	22 50       	subi	r18, 0x02	; 2
    2a14:	31 09       	sbc	r19, r1
    2a16:	e2 17       	cp	r30, r18
    2a18:	f3 07       	cpc	r31, r19
    2a1a:	08 f4       	brcc	.+2      	; 0x2a1e <realloc+0x2e>
    2a1c:	ac c0       	rjmp	.+344    	; 0x2b76 <realloc+0x186>
    2a1e:	d9 01       	movw	r26, r18
    2a20:	0d 91       	ld	r16, X+
    2a22:	1c 91       	ld	r17, X
    2a24:	11 97       	sbiw	r26, 0x01	; 1
    2a26:	06 17       	cp	r16, r22
    2a28:	17 07       	cpc	r17, r23
    2a2a:	b0 f0       	brcs	.+44     	; 0x2a58 <realloc+0x68>
    2a2c:	05 30       	cpi	r16, 0x05	; 5
    2a2e:	11 05       	cpc	r17, r1
    2a30:	08 f4       	brcc	.+2      	; 0x2a34 <realloc+0x44>
    2a32:	9f c0       	rjmp	.+318    	; 0x2b72 <realloc+0x182>
    2a34:	c8 01       	movw	r24, r16
    2a36:	04 97       	sbiw	r24, 0x04	; 4
    2a38:	86 17       	cp	r24, r22
    2a3a:	97 07       	cpc	r25, r23
    2a3c:	08 f4       	brcc	.+2      	; 0x2a40 <realloc+0x50>
    2a3e:	99 c0       	rjmp	.+306    	; 0x2b72 <realloc+0x182>
    2a40:	02 50       	subi	r16, 0x02	; 2
    2a42:	11 09       	sbc	r17, r1
    2a44:	06 1b       	sub	r16, r22
    2a46:	17 0b       	sbc	r17, r23
    2a48:	01 93       	st	Z+, r16
    2a4a:	11 93       	st	Z+, r17
    2a4c:	6d 93       	st	X+, r22
    2a4e:	7c 93       	st	X, r23
    2a50:	cf 01       	movw	r24, r30
    2a52:	0e 94 60 14 	call	0x28c0	; 0x28c0 <free>
    2a56:	8d c0       	rjmp	.+282    	; 0x2b72 <realloc+0x182>
    2a58:	5b 01       	movw	r10, r22
    2a5a:	a0 1a       	sub	r10, r16
    2a5c:	b1 0a       	sbc	r11, r17
    2a5e:	4c 01       	movw	r8, r24
    2a60:	80 0e       	add	r8, r16
    2a62:	91 1e       	adc	r9, r17
    2a64:	a0 91 81 02 	lds	r26, 0x0281	; 0x800281 <__flp>
    2a68:	b0 91 82 02 	lds	r27, 0x0282	; 0x800282 <__flp+0x1>
    2a6c:	40 e0       	ldi	r20, 0x00	; 0
    2a6e:	50 e0       	ldi	r21, 0x00	; 0
    2a70:	e1 2c       	mov	r14, r1
    2a72:	f1 2c       	mov	r15, r1
    2a74:	10 97       	sbiw	r26, 0x00	; 0
    2a76:	09 f4       	brne	.+2      	; 0x2a7a <realloc+0x8a>
    2a78:	4a c0       	rjmp	.+148    	; 0x2b0e <realloc+0x11e>
    2a7a:	a8 15       	cp	r26, r8
    2a7c:	b9 05       	cpc	r27, r9
    2a7e:	d1 f5       	brne	.+116    	; 0x2af4 <realloc+0x104>
    2a80:	6d 90       	ld	r6, X+
    2a82:	7c 90       	ld	r7, X
    2a84:	11 97       	sbiw	r26, 0x01	; 1
    2a86:	63 01       	movw	r12, r6
    2a88:	82 e0       	ldi	r24, 0x02	; 2
    2a8a:	c8 0e       	add	r12, r24
    2a8c:	d1 1c       	adc	r13, r1
    2a8e:	ca 14       	cp	r12, r10
    2a90:	db 04       	cpc	r13, r11
    2a92:	80 f1       	brcs	.+96     	; 0x2af4 <realloc+0x104>
    2a94:	a3 01       	movw	r20, r6
    2a96:	4a 19       	sub	r20, r10
    2a98:	5b 09       	sbc	r21, r11
    2a9a:	6a 01       	movw	r12, r20
    2a9c:	82 e0       	ldi	r24, 0x02	; 2
    2a9e:	c8 0e       	add	r12, r24
    2aa0:	d1 1c       	adc	r13, r1
    2aa2:	12 96       	adiw	r26, 0x02	; 2
    2aa4:	bc 90       	ld	r11, X
    2aa6:	12 97       	sbiw	r26, 0x02	; 2
    2aa8:	13 96       	adiw	r26, 0x03	; 3
    2aaa:	ac 91       	ld	r26, X
    2aac:	b5 e0       	ldi	r27, 0x05	; 5
    2aae:	cb 16       	cp	r12, r27
    2ab0:	d1 04       	cpc	r13, r1
    2ab2:	40 f0       	brcs	.+16     	; 0x2ac4 <realloc+0xd4>
    2ab4:	b2 82       	std	Z+2, r11	; 0x02
    2ab6:	a3 83       	std	Z+3, r26	; 0x03
    2ab8:	51 83       	std	Z+1, r21	; 0x01
    2aba:	40 83       	st	Z, r20
    2abc:	d9 01       	movw	r26, r18
    2abe:	6d 93       	st	X+, r22
    2ac0:	7c 93       	st	X, r23
    2ac2:	0a c0       	rjmp	.+20     	; 0x2ad8 <realloc+0xe8>
    2ac4:	0e 5f       	subi	r16, 0xFE	; 254
    2ac6:	1f 4f       	sbci	r17, 0xFF	; 255
    2ac8:	c3 01       	movw	r24, r6
    2aca:	80 0f       	add	r24, r16
    2acc:	91 1f       	adc	r25, r17
    2ace:	f9 01       	movw	r30, r18
    2ad0:	91 83       	std	Z+1, r25	; 0x01
    2ad2:	80 83       	st	Z, r24
    2ad4:	eb 2d       	mov	r30, r11
    2ad6:	fa 2f       	mov	r31, r26
    2ad8:	e1 14       	cp	r14, r1
    2ada:	f1 04       	cpc	r15, r1
    2adc:	31 f0       	breq	.+12     	; 0x2aea <realloc+0xfa>
    2ade:	d7 01       	movw	r26, r14
    2ae0:	13 96       	adiw	r26, 0x03	; 3
    2ae2:	fc 93       	st	X, r31
    2ae4:	ee 93       	st	-X, r30
    2ae6:	12 97       	sbiw	r26, 0x02	; 2
    2ae8:	44 c0       	rjmp	.+136    	; 0x2b72 <realloc+0x182>
    2aea:	f0 93 82 02 	sts	0x0282, r31	; 0x800282 <__flp+0x1>
    2aee:	e0 93 81 02 	sts	0x0281, r30	; 0x800281 <__flp>
    2af2:	3f c0       	rjmp	.+126    	; 0x2b72 <realloc+0x182>
    2af4:	8d 91       	ld	r24, X+
    2af6:	9c 91       	ld	r25, X
    2af8:	11 97       	sbiw	r26, 0x01	; 1
    2afa:	48 17       	cp	r20, r24
    2afc:	59 07       	cpc	r21, r25
    2afe:	08 f4       	brcc	.+2      	; 0x2b02 <realloc+0x112>
    2b00:	ac 01       	movw	r20, r24
    2b02:	7d 01       	movw	r14, r26
    2b04:	12 96       	adiw	r26, 0x02	; 2
    2b06:	0d 90       	ld	r0, X+
    2b08:	bc 91       	ld	r27, X
    2b0a:	a0 2d       	mov	r26, r0
    2b0c:	b3 cf       	rjmp	.-154    	; 0x2a74 <realloc+0x84>
    2b0e:	80 91 7f 02 	lds	r24, 0x027F	; 0x80027f <__brkval>
    2b12:	90 91 80 02 	lds	r25, 0x0280	; 0x800280 <__brkval+0x1>
    2b16:	88 15       	cp	r24, r8
    2b18:	99 05       	cpc	r25, r9
    2b1a:	e1 f4       	brne	.+56     	; 0x2b54 <realloc+0x164>
    2b1c:	46 17       	cp	r20, r22
    2b1e:	57 07       	cpc	r21, r23
    2b20:	c8 f4       	brcc	.+50     	; 0x2b54 <realloc+0x164>
    2b22:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    2b26:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
    2b2a:	00 97       	sbiw	r24, 0x00	; 0
    2b2c:	41 f4       	brne	.+16     	; 0x2b3e <realloc+0x14e>
    2b2e:	8d b7       	in	r24, 0x3d	; 61
    2b30:	9e b7       	in	r25, 0x3e	; 62
    2b32:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2b36:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    2b3a:	84 1b       	sub	r24, r20
    2b3c:	95 0b       	sbc	r25, r21
    2b3e:	e8 17       	cp	r30, r24
    2b40:	f9 07       	cpc	r31, r25
    2b42:	c8 f4       	brcc	.+50     	; 0x2b76 <realloc+0x186>
    2b44:	f0 93 80 02 	sts	0x0280, r31	; 0x800280 <__brkval+0x1>
    2b48:	e0 93 7f 02 	sts	0x027F, r30	; 0x80027f <__brkval>
    2b4c:	f9 01       	movw	r30, r18
    2b4e:	71 83       	std	Z+1, r23	; 0x01
    2b50:	60 83       	st	Z, r22
    2b52:	0f c0       	rjmp	.+30     	; 0x2b72 <realloc+0x182>
    2b54:	cb 01       	movw	r24, r22
    2b56:	0e 94 cb 13 	call	0x2796	; 0x2796 <malloc>
    2b5a:	7c 01       	movw	r14, r24
    2b5c:	00 97       	sbiw	r24, 0x00	; 0
    2b5e:	59 f0       	breq	.+22     	; 0x2b76 <realloc+0x186>
    2b60:	a8 01       	movw	r20, r16
    2b62:	be 01       	movw	r22, r28
    2b64:	0e 94 df 15 	call	0x2bbe	; 0x2bbe <memcpy>
    2b68:	ce 01       	movw	r24, r28
    2b6a:	0e 94 60 14 	call	0x28c0	; 0x28c0 <free>
    2b6e:	c7 01       	movw	r24, r14
    2b70:	04 c0       	rjmp	.+8      	; 0x2b7a <realloc+0x18a>
    2b72:	ce 01       	movw	r24, r28
    2b74:	02 c0       	rjmp	.+4      	; 0x2b7a <realloc+0x18a>
    2b76:	80 e0       	ldi	r24, 0x00	; 0
    2b78:	90 e0       	ldi	r25, 0x00	; 0
    2b7a:	cd b7       	in	r28, 0x3d	; 61
    2b7c:	de b7       	in	r29, 0x3e	; 62
    2b7e:	ee e0       	ldi	r30, 0x0E	; 14
    2b80:	0c 94 aa 17 	jmp	0x2f54	; 0x2f54 <__epilogue_restores__+0x8>

00002b84 <atof>:
    2b84:	66 27       	eor	r22, r22
    2b86:	77 27       	eor	r23, r23
    2b88:	0c 94 12 16 	jmp	0x2c24	; 0x2c24 <strtod>

00002b8c <isspace>:
    2b8c:	91 11       	cpse	r25, r1
    2b8e:	0c 94 6f 17 	jmp	0x2ede	; 0x2ede <__ctype_isfalse>
    2b92:	80 32       	cpi	r24, 0x20	; 32
    2b94:	19 f0       	breq	.+6      	; 0x2b9c <isspace+0x10>
    2b96:	89 50       	subi	r24, 0x09	; 9
    2b98:	85 50       	subi	r24, 0x05	; 5
    2b9a:	c8 f7       	brcc	.-14     	; 0x2b8e <isspace+0x2>
    2b9c:	08 95       	ret

00002b9e <tolower>:
    2b9e:	91 11       	cpse	r25, r1
    2ba0:	08 95       	ret
    2ba2:	81 54       	subi	r24, 0x41	; 65
    2ba4:	8a 51       	subi	r24, 0x1A	; 26
    2ba6:	08 f4       	brcc	.+2      	; 0x2baa <tolower+0xc>
    2ba8:	80 5e       	subi	r24, 0xE0	; 224
    2baa:	85 5a       	subi	r24, 0xA5	; 165
    2bac:	08 95       	ret

00002bae <toupper>:
    2bae:	91 11       	cpse	r25, r1
    2bb0:	08 95       	ret
    2bb2:	81 56       	subi	r24, 0x61	; 97
    2bb4:	8a 51       	subi	r24, 0x1A	; 26
    2bb6:	08 f4       	brcc	.+2      	; 0x2bba <toupper+0xc>
    2bb8:	80 52       	subi	r24, 0x20	; 32
    2bba:	85 58       	subi	r24, 0x85	; 133
    2bbc:	08 95       	ret

00002bbe <memcpy>:
    2bbe:	fb 01       	movw	r30, r22
    2bc0:	dc 01       	movw	r26, r24
    2bc2:	02 c0       	rjmp	.+4      	; 0x2bc8 <memcpy+0xa>
    2bc4:	01 90       	ld	r0, Z+
    2bc6:	0d 92       	st	X+, r0
    2bc8:	41 50       	subi	r20, 0x01	; 1
    2bca:	50 40       	sbci	r21, 0x00	; 0
    2bcc:	d8 f7       	brcc	.-10     	; 0x2bc4 <memcpy+0x6>
    2bce:	08 95       	ret

00002bd0 <strcmp>:
    2bd0:	fb 01       	movw	r30, r22
    2bd2:	dc 01       	movw	r26, r24
    2bd4:	8d 91       	ld	r24, X+
    2bd6:	01 90       	ld	r0, Z+
    2bd8:	80 19       	sub	r24, r0
    2bda:	01 10       	cpse	r0, r1
    2bdc:	d9 f3       	breq	.-10     	; 0x2bd4 <strcmp+0x4>
    2bde:	99 0b       	sbc	r25, r25
    2be0:	08 95       	ret

00002be2 <strcpy>:
    2be2:	fb 01       	movw	r30, r22
    2be4:	dc 01       	movw	r26, r24
    2be6:	01 90       	ld	r0, Z+
    2be8:	0d 92       	st	X+, r0
    2bea:	00 20       	and	r0, r0
    2bec:	e1 f7       	brne	.-8      	; 0x2be6 <strcpy+0x4>
    2bee:	08 95       	ret

00002bf0 <strstr>:
    2bf0:	fb 01       	movw	r30, r22
    2bf2:	51 91       	ld	r21, Z+
    2bf4:	55 23       	and	r21, r21
    2bf6:	a9 f0       	breq	.+42     	; 0x2c22 <strstr+0x32>
    2bf8:	bf 01       	movw	r22, r30
    2bfa:	dc 01       	movw	r26, r24
    2bfc:	4d 91       	ld	r20, X+
    2bfe:	45 17       	cp	r20, r21
    2c00:	41 11       	cpse	r20, r1
    2c02:	e1 f7       	brne	.-8      	; 0x2bfc <strstr+0xc>
    2c04:	59 f4       	brne	.+22     	; 0x2c1c <strstr+0x2c>
    2c06:	cd 01       	movw	r24, r26
    2c08:	01 90       	ld	r0, Z+
    2c0a:	00 20       	and	r0, r0
    2c0c:	49 f0       	breq	.+18     	; 0x2c20 <strstr+0x30>
    2c0e:	4d 91       	ld	r20, X+
    2c10:	40 15       	cp	r20, r0
    2c12:	41 11       	cpse	r20, r1
    2c14:	c9 f3       	breq	.-14     	; 0x2c08 <strstr+0x18>
    2c16:	fb 01       	movw	r30, r22
    2c18:	41 11       	cpse	r20, r1
    2c1a:	ef cf       	rjmp	.-34     	; 0x2bfa <strstr+0xa>
    2c1c:	81 e0       	ldi	r24, 0x01	; 1
    2c1e:	90 e0       	ldi	r25, 0x00	; 0
    2c20:	01 97       	sbiw	r24, 0x01	; 1
    2c22:	08 95       	ret

00002c24 <strtod>:
    2c24:	a0 e0       	ldi	r26, 0x00	; 0
    2c26:	b0 e0       	ldi	r27, 0x00	; 0
    2c28:	e8 e1       	ldi	r30, 0x18	; 24
    2c2a:	f6 e1       	ldi	r31, 0x16	; 22
    2c2c:	0c 94 8e 17 	jmp	0x2f1c	; 0x2f1c <__prologue_saves__+0x8>
    2c30:	ec 01       	movw	r28, r24
    2c32:	7b 01       	movw	r14, r22
    2c34:	61 15       	cp	r22, r1
    2c36:	71 05       	cpc	r23, r1
    2c38:	19 f0       	breq	.+6      	; 0x2c40 <strtod+0x1c>
    2c3a:	db 01       	movw	r26, r22
    2c3c:	8d 93       	st	X+, r24
    2c3e:	9c 93       	st	X, r25
    2c40:	8e 01       	movw	r16, r28
    2c42:	0f 5f       	subi	r16, 0xFF	; 255
    2c44:	1f 4f       	sbci	r17, 0xFF	; 255
    2c46:	78 80       	ld	r7, Y
    2c48:	87 2d       	mov	r24, r7
    2c4a:	90 e0       	ldi	r25, 0x00	; 0
    2c4c:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <isspace>
    2c50:	89 2b       	or	r24, r25
    2c52:	11 f0       	breq	.+4      	; 0x2c58 <strtod+0x34>
    2c54:	e8 01       	movw	r28, r16
    2c56:	f4 cf       	rjmp	.-24     	; 0x2c40 <strtod+0x1c>
    2c58:	bd e2       	ldi	r27, 0x2D	; 45
    2c5a:	7b 12       	cpse	r7, r27
    2c5c:	05 c0       	rjmp	.+10     	; 0x2c68 <strtod+0x44>
    2c5e:	0f 5f       	subi	r16, 0xFF	; 255
    2c60:	1f 4f       	sbci	r17, 0xFF	; 255
    2c62:	79 80       	ldd	r7, Y+1	; 0x01
    2c64:	c1 e0       	ldi	r28, 0x01	; 1
    2c66:	08 c0       	rjmp	.+16     	; 0x2c78 <strtod+0x54>
    2c68:	eb e2       	ldi	r30, 0x2B	; 43
    2c6a:	7e 12       	cpse	r7, r30
    2c6c:	04 c0       	rjmp	.+8      	; 0x2c76 <strtod+0x52>
    2c6e:	8e 01       	movw	r16, r28
    2c70:	0e 5f       	subi	r16, 0xFE	; 254
    2c72:	1f 4f       	sbci	r17, 0xFF	; 255
    2c74:	79 80       	ldd	r7, Y+1	; 0x01
    2c76:	c0 e0       	ldi	r28, 0x00	; 0
    2c78:	68 01       	movw	r12, r16
    2c7a:	f1 e0       	ldi	r31, 0x01	; 1
    2c7c:	cf 1a       	sub	r12, r31
    2c7e:	d1 08       	sbc	r13, r1
    2c80:	43 e0       	ldi	r20, 0x03	; 3
    2c82:	50 e0       	ldi	r21, 0x00	; 0
    2c84:	60 e7       	ldi	r22, 0x70	; 112
    2c86:	70 e0       	ldi	r23, 0x00	; 0
    2c88:	c6 01       	movw	r24, r12
    2c8a:	0e 94 72 17 	call	0x2ee4	; 0x2ee4 <strncasecmp_P>
    2c8e:	89 2b       	or	r24, r25
    2c90:	f1 f4       	brne	.+60     	; 0x2cce <strtod+0xaa>
    2c92:	68 01       	movw	r12, r16
    2c94:	22 e0       	ldi	r18, 0x02	; 2
    2c96:	c2 0e       	add	r12, r18
    2c98:	d1 1c       	adc	r13, r1
    2c9a:	45 e0       	ldi	r20, 0x05	; 5
    2c9c:	50 e0       	ldi	r21, 0x00	; 0
    2c9e:	6b e6       	ldi	r22, 0x6B	; 107
    2ca0:	70 e0       	ldi	r23, 0x00	; 0
    2ca2:	c6 01       	movw	r24, r12
    2ca4:	0e 94 72 17 	call	0x2ee4	; 0x2ee4 <strncasecmp_P>
    2ca8:	89 2b       	or	r24, r25
    2caa:	21 f4       	brne	.+8      	; 0x2cb4 <strtod+0x90>
    2cac:	68 01       	movw	r12, r16
    2cae:	87 e0       	ldi	r24, 0x07	; 7
    2cb0:	c8 0e       	add	r12, r24
    2cb2:	d1 1c       	adc	r13, r1
    2cb4:	e1 14       	cp	r14, r1
    2cb6:	f1 04       	cpc	r15, r1
    2cb8:	19 f0       	breq	.+6      	; 0x2cc0 <strtod+0x9c>
    2cba:	d7 01       	movw	r26, r14
    2cbc:	cd 92       	st	X+, r12
    2cbe:	dc 92       	st	X, r13
    2cc0:	c1 11       	cpse	r28, r1
    2cc2:	ff c0       	rjmp	.+510    	; 0x2ec2 <strtod+0x29e>
    2cc4:	60 e0       	ldi	r22, 0x00	; 0
    2cc6:	70 e0       	ldi	r23, 0x00	; 0
    2cc8:	80 e8       	ldi	r24, 0x80	; 128
    2cca:	9f e7       	ldi	r25, 0x7F	; 127
    2ccc:	03 c1       	rjmp	.+518    	; 0x2ed4 <strtod+0x2b0>
    2cce:	43 e0       	ldi	r20, 0x03	; 3
    2cd0:	50 e0       	ldi	r21, 0x00	; 0
    2cd2:	68 e6       	ldi	r22, 0x68	; 104
    2cd4:	70 e0       	ldi	r23, 0x00	; 0
    2cd6:	c6 01       	movw	r24, r12
    2cd8:	0e 94 72 17 	call	0x2ee4	; 0x2ee4 <strncasecmp_P>
    2cdc:	89 2b       	or	r24, r25
    2cde:	51 f4       	brne	.+20     	; 0x2cf4 <strtod+0xd0>
    2ce0:	e1 14       	cp	r14, r1
    2ce2:	f1 04       	cpc	r15, r1
    2ce4:	09 f4       	brne	.+2      	; 0x2ce8 <strtod+0xc4>
    2ce6:	f2 c0       	rjmp	.+484    	; 0x2ecc <strtod+0x2a8>
    2ce8:	0e 5f       	subi	r16, 0xFE	; 254
    2cea:	1f 4f       	sbci	r17, 0xFF	; 255
    2cec:	f7 01       	movw	r30, r14
    2cee:	11 83       	std	Z+1, r17	; 0x01
    2cf0:	00 83       	st	Z, r16
    2cf2:	ec c0       	rjmp	.+472    	; 0x2ecc <strtod+0x2a8>
    2cf4:	68 01       	movw	r12, r16
    2cf6:	60 e0       	ldi	r22, 0x00	; 0
    2cf8:	70 e0       	ldi	r23, 0x00	; 0
    2cfa:	cb 01       	movw	r24, r22
    2cfc:	00 e0       	ldi	r16, 0x00	; 0
    2cfe:	10 e0       	ldi	r17, 0x00	; 0
    2d00:	f6 01       	movw	r30, r12
    2d02:	d0 ed       	ldi	r29, 0xD0	; 208
    2d04:	d7 0d       	add	r29, r7
    2d06:	da 30       	cpi	r29, 0x0A	; 10
    2d08:	58 f5       	brcc	.+86     	; 0x2d60 <strtod+0x13c>
    2d0a:	2c 2f       	mov	r18, r28
    2d0c:	22 60       	ori	r18, 0x02	; 2
    2d0e:	62 2e       	mov	r6, r18
    2d10:	2c 2f       	mov	r18, r28
    2d12:	28 70       	andi	r18, 0x08	; 8
    2d14:	c2 ff       	sbrs	r28, 2
    2d16:	05 c0       	rjmp	.+10     	; 0x2d22 <strtod+0xfe>
    2d18:	21 11       	cpse	r18, r1
    2d1a:	28 c0       	rjmp	.+80     	; 0x2d6c <strtod+0x148>
    2d1c:	0f 5f       	subi	r16, 0xFF	; 255
    2d1e:	1f 4f       	sbci	r17, 0xFF	; 255
    2d20:	25 c0       	rjmp	.+74     	; 0x2d6c <strtod+0x148>
    2d22:	22 23       	and	r18, r18
    2d24:	11 f0       	breq	.+4      	; 0x2d2a <strtod+0x106>
    2d26:	01 50       	subi	r16, 0x01	; 1
    2d28:	11 09       	sbc	r17, r1
    2d2a:	a5 e0       	ldi	r26, 0x05	; 5
    2d2c:	b0 e0       	ldi	r27, 0x00	; 0
    2d2e:	9b 01       	movw	r18, r22
    2d30:	ac 01       	movw	r20, r24
    2d32:	0e 94 54 11 	call	0x22a8	; 0x22a8 <__muluhisi3>
    2d36:	4b 01       	movw	r8, r22
    2d38:	5c 01       	movw	r10, r24
    2d3a:	88 0c       	add	r8, r8
    2d3c:	99 1c       	adc	r9, r9
    2d3e:	aa 1c       	adc	r10, r10
    2d40:	bb 1c       	adc	r11, r11
    2d42:	c5 01       	movw	r24, r10
    2d44:	b4 01       	movw	r22, r8
    2d46:	6d 0f       	add	r22, r29
    2d48:	71 1d       	adc	r23, r1
    2d4a:	81 1d       	adc	r24, r1
    2d4c:	91 1d       	adc	r25, r1
    2d4e:	68 39       	cpi	r22, 0x98	; 152
    2d50:	a9 e9       	ldi	r26, 0x99	; 153
    2d52:	7a 07       	cpc	r23, r26
    2d54:	8a 07       	cpc	r24, r26
    2d56:	a9 e1       	ldi	r26, 0x19	; 25
    2d58:	9a 07       	cpc	r25, r26
    2d5a:	40 f0       	brcs	.+16     	; 0x2d6c <strtod+0x148>
    2d5c:	c6 60       	ori	r28, 0x06	; 6
    2d5e:	05 c0       	rjmp	.+10     	; 0x2d6a <strtod+0x146>
    2d60:	de 3f       	cpi	r29, 0xFE	; 254
    2d62:	51 f4       	brne	.+20     	; 0x2d78 <strtod+0x154>
    2d64:	c3 fd       	sbrc	r28, 3
    2d66:	44 c0       	rjmp	.+136    	; 0x2df0 <strtod+0x1cc>
    2d68:	c8 60       	ori	r28, 0x08	; 8
    2d6a:	6c 2e       	mov	r6, r28
    2d6c:	bf ef       	ldi	r27, 0xFF	; 255
    2d6e:	cb 1a       	sub	r12, r27
    2d70:	db 0a       	sbc	r13, r27
    2d72:	70 80       	ld	r7, Z
    2d74:	c6 2d       	mov	r28, r6
    2d76:	c4 cf       	rjmp	.-120    	; 0x2d00 <strtod+0xdc>
    2d78:	2d 2f       	mov	r18, r29
    2d7a:	2f 7d       	andi	r18, 0xDF	; 223
    2d7c:	25 31       	cpi	r18, 0x15	; 21
    2d7e:	c1 f5       	brne	.+112    	; 0x2df0 <strtod+0x1cc>
    2d80:	40 81       	ld	r20, Z
    2d82:	4d 32       	cpi	r20, 0x2D	; 45
    2d84:	11 f4       	brne	.+4      	; 0x2d8a <strtod+0x166>
    2d86:	c0 61       	ori	r28, 0x10	; 16
    2d88:	06 c0       	rjmp	.+12     	; 0x2d96 <strtod+0x172>
    2d8a:	4b 32       	cpi	r20, 0x2B	; 43
    2d8c:	21 f0       	breq	.+8      	; 0x2d96 <strtod+0x172>
    2d8e:	31 96       	adiw	r30, 0x01	; 1
    2d90:	21 e0       	ldi	r18, 0x01	; 1
    2d92:	30 e0       	ldi	r19, 0x00	; 0
    2d94:	06 c0       	rjmp	.+12     	; 0x2da2 <strtod+0x17e>
    2d96:	32 96       	adiw	r30, 0x02	; 2
    2d98:	d6 01       	movw	r26, r12
    2d9a:	11 96       	adiw	r26, 0x01	; 1
    2d9c:	4c 91       	ld	r20, X
    2d9e:	22 e0       	ldi	r18, 0x02	; 2
    2da0:	30 e0       	ldi	r19, 0x00	; 0
    2da2:	a0 ed       	ldi	r26, 0xD0	; 208
    2da4:	a4 0f       	add	r26, r20
    2da6:	aa 30       	cpi	r26, 0x0A	; 10
    2da8:	18 f0       	brcs	.+6      	; 0x2db0 <strtod+0x18c>
    2daa:	e2 1b       	sub	r30, r18
    2dac:	f3 0b       	sbc	r31, r19
    2dae:	20 c0       	rjmp	.+64     	; 0x2df0 <strtod+0x1cc>
    2db0:	40 e0       	ldi	r20, 0x00	; 0
    2db2:	50 e0       	ldi	r21, 0x00	; 0
    2db4:	40 38       	cpi	r20, 0x80	; 128
    2db6:	bc e0       	ldi	r27, 0x0C	; 12
    2db8:	5b 07       	cpc	r21, r27
    2dba:	5c f4       	brge	.+22     	; 0x2dd2 <strtod+0x1ae>
    2dbc:	9a 01       	movw	r18, r20
    2dbe:	22 0f       	add	r18, r18
    2dc0:	33 1f       	adc	r19, r19
    2dc2:	22 0f       	add	r18, r18
    2dc4:	33 1f       	adc	r19, r19
    2dc6:	42 0f       	add	r20, r18
    2dc8:	53 1f       	adc	r21, r19
    2dca:	44 0f       	add	r20, r20
    2dcc:	55 1f       	adc	r21, r21
    2dce:	4a 0f       	add	r20, r26
    2dd0:	51 1d       	adc	r21, r1
    2dd2:	31 96       	adiw	r30, 0x01	; 1
    2dd4:	df 01       	movw	r26, r30
    2dd6:	11 97       	sbiw	r26, 0x01	; 1
    2dd8:	2c 91       	ld	r18, X
    2dda:	a0 ed       	ldi	r26, 0xD0	; 208
    2ddc:	a2 0f       	add	r26, r18
    2dde:	aa 30       	cpi	r26, 0x0A	; 10
    2de0:	48 f3       	brcs	.-46     	; 0x2db4 <strtod+0x190>
    2de2:	c4 ff       	sbrs	r28, 4
    2de4:	03 c0       	rjmp	.+6      	; 0x2dec <strtod+0x1c8>
    2de6:	51 95       	neg	r21
    2de8:	41 95       	neg	r20
    2dea:	51 09       	sbc	r21, r1
    2dec:	04 0f       	add	r16, r20
    2dee:	15 1f       	adc	r17, r21
    2df0:	c1 ff       	sbrs	r28, 1
    2df2:	07 c0       	rjmp	.+14     	; 0x2e02 <strtod+0x1de>
    2df4:	e1 14       	cp	r14, r1
    2df6:	f1 04       	cpc	r15, r1
    2df8:	21 f0       	breq	.+8      	; 0x2e02 <strtod+0x1de>
    2dfa:	31 97       	sbiw	r30, 0x01	; 1
    2dfc:	d7 01       	movw	r26, r14
    2dfe:	ed 93       	st	X+, r30
    2e00:	fc 93       	st	X, r31
    2e02:	0e 94 a2 12 	call	0x2544	; 0x2544 <__floatunsisf>
    2e06:	c3 70       	andi	r28, 0x03	; 3
    2e08:	c3 30       	cpi	r28, 0x03	; 3
    2e0a:	19 f0       	breq	.+6      	; 0x2e12 <strtod+0x1ee>
    2e0c:	6b 01       	movw	r12, r22
    2e0e:	7c 01       	movw	r14, r24
    2e10:	06 c0       	rjmp	.+12     	; 0x2e1e <strtod+0x1fa>
    2e12:	6b 01       	movw	r12, r22
    2e14:	7c 01       	movw	r14, r24
    2e16:	f7 fa       	bst	r15, 7
    2e18:	f0 94       	com	r15
    2e1a:	f7 f8       	bld	r15, 7
    2e1c:	f0 94       	com	r15
    2e1e:	20 e0       	ldi	r18, 0x00	; 0
    2e20:	30 e0       	ldi	r19, 0x00	; 0
    2e22:	a9 01       	movw	r20, r18
    2e24:	c7 01       	movw	r24, r14
    2e26:	b6 01       	movw	r22, r12
    2e28:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
    2e2c:	88 23       	and	r24, r24
    2e2e:	09 f4       	brne	.+2      	; 0x2e32 <strtod+0x20e>
    2e30:	45 c0       	rjmp	.+138    	; 0x2ebc <strtod+0x298>
    2e32:	17 ff       	sbrs	r17, 7
    2e34:	06 c0       	rjmp	.+12     	; 0x2e42 <strtod+0x21e>
    2e36:	11 95       	neg	r17
    2e38:	01 95       	neg	r16
    2e3a:	11 09       	sbc	r17, r1
    2e3c:	c7 e8       	ldi	r28, 0x87	; 135
    2e3e:	d0 e0       	ldi	r29, 0x00	; 0
    2e40:	02 c0       	rjmp	.+4      	; 0x2e46 <strtod+0x222>
    2e42:	cf e9       	ldi	r28, 0x9F	; 159
    2e44:	d0 e0       	ldi	r29, 0x00	; 0
    2e46:	5e 01       	movw	r10, r28
    2e48:	b8 e1       	ldi	r27, 0x18	; 24
    2e4a:	ab 1a       	sub	r10, r27
    2e4c:	b1 08       	sbc	r11, r1
    2e4e:	46 01       	movw	r8, r12
    2e50:	be 2d       	mov	r27, r14
    2e52:	af 2d       	mov	r26, r15
    2e54:	90 e2       	ldi	r25, 0x20	; 32
    2e56:	e9 2e       	mov	r14, r25
    2e58:	f1 2c       	mov	r15, r1
    2e5a:	0e 15       	cp	r16, r14
    2e5c:	1f 05       	cpc	r17, r15
    2e5e:	84 f0       	brlt	.+32     	; 0x2e80 <strtod+0x25c>
    2e60:	fe 01       	movw	r30, r28
    2e62:	25 91       	lpm	r18, Z+
    2e64:	35 91       	lpm	r19, Z+
    2e66:	45 91       	lpm	r20, Z+
    2e68:	54 91       	lpm	r21, Z
    2e6a:	b4 01       	movw	r22, r8
    2e6c:	8b 2f       	mov	r24, r27
    2e6e:	9a 2f       	mov	r25, r26
    2e70:	0e 94 59 13 	call	0x26b2	; 0x26b2 <__mulsf3>
    2e74:	4b 01       	movw	r8, r22
    2e76:	b8 2f       	mov	r27, r24
    2e78:	a9 2f       	mov	r26, r25
    2e7a:	0e 19       	sub	r16, r14
    2e7c:	1f 09       	sbc	r17, r15
    2e7e:	ed cf       	rjmp	.-38     	; 0x2e5a <strtod+0x236>
    2e80:	24 97       	sbiw	r28, 0x04	; 4
    2e82:	f5 94       	asr	r15
    2e84:	e7 94       	ror	r14
    2e86:	ca 15       	cp	r28, r10
    2e88:	db 05       	cpc	r29, r11
    2e8a:	39 f7       	brne	.-50     	; 0x2e5a <strtod+0x236>
    2e8c:	64 01       	movw	r12, r8
    2e8e:	eb 2e       	mov	r14, r27
    2e90:	fa 2e       	mov	r15, r26
    2e92:	8e 2d       	mov	r24, r14
    2e94:	88 0f       	add	r24, r24
    2e96:	8f 2d       	mov	r24, r15
    2e98:	88 1f       	adc	r24, r24
    2e9a:	8f 3f       	cpi	r24, 0xFF	; 255
    2e9c:	49 f0       	breq	.+18     	; 0x2eb0 <strtod+0x28c>
    2e9e:	20 e0       	ldi	r18, 0x00	; 0
    2ea0:	30 e0       	ldi	r19, 0x00	; 0
    2ea2:	a9 01       	movw	r20, r18
    2ea4:	c7 01       	movw	r24, r14
    2ea6:	b6 01       	movw	r22, r12
    2ea8:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__cmpsf2>
    2eac:	81 11       	cpse	r24, r1
    2eae:	06 c0       	rjmp	.+12     	; 0x2ebc <strtod+0x298>
    2eb0:	82 e2       	ldi	r24, 0x22	; 34
    2eb2:	90 e0       	ldi	r25, 0x00	; 0
    2eb4:	90 93 84 02 	sts	0x0284, r25	; 0x800284 <errno+0x1>
    2eb8:	80 93 83 02 	sts	0x0283, r24	; 0x800283 <errno>
    2ebc:	c7 01       	movw	r24, r14
    2ebe:	b6 01       	movw	r22, r12
    2ec0:	09 c0       	rjmp	.+18     	; 0x2ed4 <strtod+0x2b0>
    2ec2:	60 e0       	ldi	r22, 0x00	; 0
    2ec4:	70 e0       	ldi	r23, 0x00	; 0
    2ec6:	80 e8       	ldi	r24, 0x80	; 128
    2ec8:	9f ef       	ldi	r25, 0xFF	; 255
    2eca:	04 c0       	rjmp	.+8      	; 0x2ed4 <strtod+0x2b0>
    2ecc:	60 e0       	ldi	r22, 0x00	; 0
    2ece:	70 e0       	ldi	r23, 0x00	; 0
    2ed0:	80 ec       	ldi	r24, 0xC0	; 192
    2ed2:	9f e7       	ldi	r25, 0x7F	; 127
    2ed4:	cd b7       	in	r28, 0x3d	; 61
    2ed6:	de b7       	in	r29, 0x3e	; 62
    2ed8:	ee e0       	ldi	r30, 0x0E	; 14
    2eda:	0c 94 aa 17 	jmp	0x2f54	; 0x2f54 <__epilogue_restores__+0x8>

00002ede <__ctype_isfalse>:
    2ede:	99 27       	eor	r25, r25
    2ee0:	88 27       	eor	r24, r24

00002ee2 <__ctype_istrue>:
    2ee2:	08 95       	ret

00002ee4 <strncasecmp_P>:
    2ee4:	fb 01       	movw	r30, r22
    2ee6:	dc 01       	movw	r26, r24
    2ee8:	41 50       	subi	r20, 0x01	; 1
    2eea:	50 40       	sbci	r21, 0x00	; 0
    2eec:	88 f0       	brcs	.+34     	; 0x2f10 <strncasecmp_P+0x2c>
    2eee:	8d 91       	ld	r24, X+
    2ef0:	81 34       	cpi	r24, 0x41	; 65
    2ef2:	1c f0       	brlt	.+6      	; 0x2efa <strncasecmp_P+0x16>
    2ef4:	8b 35       	cpi	r24, 0x5B	; 91
    2ef6:	0c f4       	brge	.+2      	; 0x2efa <strncasecmp_P+0x16>
    2ef8:	80 5e       	subi	r24, 0xE0	; 224
    2efa:	65 91       	lpm	r22, Z+
    2efc:	61 34       	cpi	r22, 0x41	; 65
    2efe:	1c f0       	brlt	.+6      	; 0x2f06 <strncasecmp_P+0x22>
    2f00:	6b 35       	cpi	r22, 0x5B	; 91
    2f02:	0c f4       	brge	.+2      	; 0x2f06 <strncasecmp_P+0x22>
    2f04:	60 5e       	subi	r22, 0xE0	; 224
    2f06:	86 1b       	sub	r24, r22
    2f08:	61 11       	cpse	r22, r1
    2f0a:	71 f3       	breq	.-36     	; 0x2ee8 <strncasecmp_P+0x4>
    2f0c:	99 0b       	sbc	r25, r25
    2f0e:	08 95       	ret
    2f10:	88 1b       	sub	r24, r24
    2f12:	fc cf       	rjmp	.-8      	; 0x2f0c <strncasecmp_P+0x28>

00002f14 <__prologue_saves__>:
    2f14:	2f 92       	push	r2
    2f16:	3f 92       	push	r3
    2f18:	4f 92       	push	r4
    2f1a:	5f 92       	push	r5
    2f1c:	6f 92       	push	r6
    2f1e:	7f 92       	push	r7
    2f20:	8f 92       	push	r8
    2f22:	9f 92       	push	r9
    2f24:	af 92       	push	r10
    2f26:	bf 92       	push	r11
    2f28:	cf 92       	push	r12
    2f2a:	df 92       	push	r13
    2f2c:	ef 92       	push	r14
    2f2e:	ff 92       	push	r15
    2f30:	0f 93       	push	r16
    2f32:	1f 93       	push	r17
    2f34:	cf 93       	push	r28
    2f36:	df 93       	push	r29
    2f38:	cd b7       	in	r28, 0x3d	; 61
    2f3a:	de b7       	in	r29, 0x3e	; 62
    2f3c:	ca 1b       	sub	r28, r26
    2f3e:	db 0b       	sbc	r29, r27
    2f40:	0f b6       	in	r0, 0x3f	; 63
    2f42:	f8 94       	cli
    2f44:	de bf       	out	0x3e, r29	; 62
    2f46:	0f be       	out	0x3f, r0	; 63
    2f48:	cd bf       	out	0x3d, r28	; 61
    2f4a:	09 94       	ijmp

00002f4c <__epilogue_restores__>:
    2f4c:	2a 88       	ldd	r2, Y+18	; 0x12
    2f4e:	39 88       	ldd	r3, Y+17	; 0x11
    2f50:	48 88       	ldd	r4, Y+16	; 0x10
    2f52:	5f 84       	ldd	r5, Y+15	; 0x0f
    2f54:	6e 84       	ldd	r6, Y+14	; 0x0e
    2f56:	7d 84       	ldd	r7, Y+13	; 0x0d
    2f58:	8c 84       	ldd	r8, Y+12	; 0x0c
    2f5a:	9b 84       	ldd	r9, Y+11	; 0x0b
    2f5c:	aa 84       	ldd	r10, Y+10	; 0x0a
    2f5e:	b9 84       	ldd	r11, Y+9	; 0x09
    2f60:	c8 84       	ldd	r12, Y+8	; 0x08
    2f62:	df 80       	ldd	r13, Y+7	; 0x07
    2f64:	ee 80       	ldd	r14, Y+6	; 0x06
    2f66:	fd 80       	ldd	r15, Y+5	; 0x05
    2f68:	0c 81       	ldd	r16, Y+4	; 0x04
    2f6a:	1b 81       	ldd	r17, Y+3	; 0x03
    2f6c:	aa 81       	ldd	r26, Y+2	; 0x02
    2f6e:	b9 81       	ldd	r27, Y+1	; 0x01
    2f70:	ce 0f       	add	r28, r30
    2f72:	d1 1d       	adc	r29, r1
    2f74:	0f b6       	in	r0, 0x3f	; 63
    2f76:	f8 94       	cli
    2f78:	de bf       	out	0x3e, r29	; 62
    2f7a:	0f be       	out	0x3f, r0	; 63
    2f7c:	cd bf       	out	0x3d, r28	; 61
    2f7e:	ed 01       	movw	r28, r26
    2f80:	08 95       	ret

00002f82 <__do_global_dtors>:
    2f82:	10 e0       	ldi	r17, 0x00	; 0
    2f84:	cd e7       	ldi	r28, 0x7D	; 125
    2f86:	d0 e0       	ldi	r29, 0x00	; 0
    2f88:	04 c0       	rjmp	.+8      	; 0x2f92 <__do_global_dtors+0x10>
    2f8a:	fe 01       	movw	r30, r28
    2f8c:	0e 94 73 11 	call	0x22e6	; 0x22e6 <__tablejump2__>
    2f90:	21 96       	adiw	r28, 0x01	; 1
    2f92:	ce 37       	cpi	r28, 0x7E	; 126
    2f94:	d1 07       	cpc	r29, r17
    2f96:	c9 f7       	brne	.-14     	; 0x2f8a <__do_global_dtors+0x8>
    2f98:	f8 94       	cli

00002f9a <__stop_program>:
    2f9a:	ff cf       	rjmp	.-2      	; 0x2f9a <__stop_program>
