{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655828623683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655828623683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 00:23:43 2022 " "Processing started: Wed Jun 22 00:23:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655828623683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655828623683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655828623683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655828623956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828623987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655828623987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointsmemory/point.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pointsmemory/point.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Point-Main " "Found design unit 1: Point-Main" {  } { { "pointsMemory/Point.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624239 ""} { "Info" "ISGN_ENTITY_NAME" "1 Point " "Found entity 1: Point" {  } { { "pointsMemory/Point.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/pointsMemory/Point.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655828624239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectortobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectortobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorToBits-main " "Found design unit 1: vectorToBits-main" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624241 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorToBits " "Found entity 1: vectorToBits" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655828624241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655828624268 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seven inst11 " "Block or symbol \"seven\" of instance \"inst11\" overlaps another block or symbol" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -256 2016 2128 -80 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1655828624270 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst22 " "Primitive \"OR2\" of instance \"inst22\" not used" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 32 1184 1248 80 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1655828624271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "win_lose.vhd 2 1 " "Using design file win_lose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win_lose-dise " "Found design unit 1: win_lose-dise" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624282 ""} { "Info" "ISGN_ENTITY_NAME" "1 win_lose " "Found entity 1: win_lose" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_lose win_lose:inst2 " "Elaborating entity \"win_lose\" for hierarchy \"win_lose:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1976 2144 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624283 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"E2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"D3\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"C2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"C1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"L2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"L1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"G2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"G1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"U2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"N1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AA2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"AA2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AA1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"AA1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W2 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"W2\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1 win_lose.vhd(28) " "VHDL Process Statement warning at win_lose.vhd(28): inferring latch(es) for signal or variable \"U1\", which holds its previous value in one or more paths through the process" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1 win_lose.vhd(28) " "Inferred latch for \"U1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W2 win_lose.vhd(28) " "Inferred latch for \"W2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AA1 win_lose.vhd(28) " "Inferred latch for \"AA1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AA2 win_lose.vhd(28) " "Inferred latch for \"AA2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1 win_lose.vhd(28) " "Inferred latch for \"N1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624284 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U2 win_lose.vhd(28) " "Inferred latch for \"U2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G1 win_lose.vhd(28) " "Inferred latch for \"G1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G2 win_lose.vhd(28) " "Inferred latch for \"G2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1 win_lose.vhd(28) " "Inferred latch for \"L1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2 win_lose.vhd(28) " "Inferred latch for \"L2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 win_lose.vhd(28) " "Inferred latch for \"C1\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 win_lose.vhd(28) " "Inferred latch for \"C2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3 win_lose.vhd(28) " "Inferred latch for \"D3\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E2 win_lose.vhd(28) " "Inferred latch for \"E2\" at win_lose.vhd(28)" {  } { { "win_lose.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/win_lose.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655828624285 "|final|win_lose:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator8.vhd 2 1 " "Using design file comparator8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8-testDemo " "Found design unit 1: comparator8-testDemo" {  } { { "comparator8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624293 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8 " "Found entity 1: comparator8" {  } { { "comparator8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/comparator8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8 comparator8:inst1 " "Elaborating entity \"comparator8\" for hierarchy \"comparator8:inst1\"" {  } { { "final.bdf" "inst1" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 440 1808 1976 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bits8_comp.vhd 2 1 " "Using design file bits8_comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits8_comp-comp " "Found design unit 1: bits8_comp-comp" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624301 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits8_comp " "Found entity 1: bits8_comp" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits8_comp bits8_comp:inst8 " "Elaborating entity \"bits8_comp\" for hierarchy \"bits8_comp:inst8\"" {  } { { "final.bdf" "inst8" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 216 1512 1680 296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624302 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nofc bits8_comp.vhd(19) " "VHDL Process Statement warning at bits8_comp.vhd(19): signal \"nofc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bits8_comp.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655828624302 "|final|bits8_comp:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Point Point:inst4 " "Elaborating entity \"Point\" for hierarchy \"Point:inst4\"" {  } { { "final.bdf" "inst4" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 160 1232 1424 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624317 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst23 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst23\"" {  } { { "final.bdf" "inst23" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -144 224 344 -16 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst23\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst23\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.vhd 2 1 " "Using design file switch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-addcard " "Found design unit 1: switch-addcard" {  } { { "switch.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624336 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/switch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:inst5 " "Elaborating entity \"switch\" for hierarchy \"switch:inst5\"" {  } { { "final.bdf" "inst5" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 72 512 648 152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.vhd 2 1 " "Using design file lfsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-Main " "Found design unit 1: lfsr-Main" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624344 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst\"" {  } { { "final.bdf" "inst" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 168 912 1096 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cardnum.vhd 2 1 " "Using design file cardnum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cardNum-Main " "Found design unit 1: cardNum-Main" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624353 ""} { "Info" "ISGN_ENTITY_NAME" "1 cardNum " "Found entity 1: cardNum" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cardNum cardNum:inst7 " "Elaborating entity \"cardNum\" for hierarchy \"cardNum:inst7\"" {  } { { "final.bdf" "inst7" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 352 1240 1424 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624353 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nowC cardnum.vhd(32) " "VHDL Process Statement warning at cardnum.vhd(32): signal \"nowC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cardnum.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/cardnum.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1655828624354 "|final|cardNum:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "bits8_comp_b.vhd 2 1 " "Using design file bits8_comp_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits8_comp_b-comp " "Found design unit 1: bits8_comp_b-comp" {  } { { "bits8_comp_b.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624361 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits8_comp_b " "Found entity 1: bits8_comp_b" {  } { { "bits8_comp_b.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/bits8_comp_b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits8_comp_b bits8_comp_b:inst20 " "Elaborating entity \"bits8_comp_b\" for hierarchy \"bits8_comp_b:inst20\"" {  } { { "final.bdf" "inst20" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 736 1480 1632 816 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "over11.vhd 2 1 " "Using design file over11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 over11-testDemo " "Found design unit 1: over11-testDemo" {  } { { "over11.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624369 ""} { "Info" "ISGN_ENTITY_NAME" "1 over11 " "Found entity 1: over11" {  } { { "over11.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/over11.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over11 over11:inst18 " "Elaborating entity \"over11\" for hierarchy \"over11:inst18\"" {  } { { "final.bdf" "inst18" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 552 1440 1568 632 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr_add.vhd 2 1 " "Using design file lfsr_add.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_add-Main " "Found design unit 1: lfsr_add-Main" {  } { { "lfsr_add.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624377 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_add " "Found entity 1: lfsr_add" {  } { { "lfsr_add.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr_add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_add lfsr_add:inst12 " "Elaborating entity \"lfsr_add\" for hierarchy \"lfsr_add:inst12\"" {  } { { "final.bdf" "inst12" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 688 872 1056 768 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven.vhd 2 1 " "Using design file seven.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven-arch " "Found design unit 1: seven-arch" {  } { { "seven.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624386 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "seven.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/seven.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1655828624386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:inst11 " "Elaborating entity \"seven\" for hierarchy \"seven:inst11\"" {  } { { "final.bdf" "inst11" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -256 2016 2128 -80 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorToBits vectorToBits:inst21 " "Elaborating entity \"vectorToBits\" for hierarchy \"vectorToBits:inst21\"" {  } { { "final.bdf" "inst21" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -216 1680 1856 -40 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624388 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "de1 vectorToBits.vhd(9) " "VHDL Signal Declaration warning at vectorToBits.vhd(9): used implicit default value for signal \"de1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1655828624389 "|final|vectorToBits:inst21"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "de2 vectorToBits.vhd(9) " "VHDL Signal Declaration warning at vectorToBits.vhd(9): used implicit default value for signal \"de2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1655828624389 "|final|vectorToBits:inst21"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "de3 vectorToBits.vhd(9) " "VHDL Signal Declaration warning at vectorToBits.vhd(9): used implicit default value for signal \"de3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1655828624389 "|final|vectorToBits:inst21"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de vectorToBits.vhd(22) " "Verilog HDL or VHDL warning at vectorToBits.vhd(22): object \"de\" assigned a value but never read" {  } { { "vectorToBits.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/vectorToBits.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1655828624389 "|final|vectorToBits:inst21"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lfsr:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lfsr:inst\|Mod0\"" {  } { { "lfsr.vhd" "Mod0" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655828624592 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1655828624592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lfsr:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lfsr:inst\|lpm_divide:Mod0\"" {  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655828624621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lfsr:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"lfsr:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655828624621 ""}  } { { "lfsr.vhd" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/lfsr.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1655828624621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655828624664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655828624673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655828624683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655828624683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n21 VCC " "Pin \"n21\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 864 1912 2088 880 "n21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|n21"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3 VCC " "Pin \"d3\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 480 2144 2320 496 "d3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 VCC " "Pin \"c2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 496 2144 2320 512 "c2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 VCC " "Pin \"c1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 512 2144 2320 528 "c1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1 VCC " "Pin \"L1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 544 2144 2320 560 "L1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L2 VCC " "Pin \"L2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 528 2144 2320 544 "L2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "G2 VCC " "Pin \"G2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 560 2144 2320 576 "G2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1 VCC " "Pin \"G1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 576 2144 2320 592 "G1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "U2 VCC " "Pin \"U2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 592 2144 2320 608 "U2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|U2"} { "Warning" "WMLS_MLS_STUCK_PIN" "N1 VCC " "Pin \"N1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 608 2144 2320 624 "N1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|N1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA2 VCC " "Pin \"AA2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 624 2144 2320 640 "AA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|AA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA1 VCC " "Pin \"AA1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 640 2144 2320 656 "AA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|AA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "W2 VCC " "Pin \"W2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 656 2144 2320 672 "W2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|W2"} { "Warning" "WMLS_MLS_STUCK_PIN" "U1 VCC " "Pin \"U1\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 672 2144 2320 688 "U1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|U1"} { "Warning" "WMLS_MLS_STUCK_PIN" "de1 GND " "Pin \"de1\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -120 1864 2040 -104 "de1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|de1"} { "Warning" "WMLS_MLS_STUCK_PIN" "de2 GND " "Pin \"de2\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -96 1864 2040 -80 "de2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|de2"} { "Warning" "WMLS_MLS_STUCK_PIN" "de3 GND " "Pin \"de3\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { -80 1856 2032 -64 "de3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|de3"} { "Warning" "WMLS_MLS_STUCK_PIN" "e2 VCC " "Pin \"e2\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 464 2144 2320 480 "e2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655828624815 "|final|e2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655828624815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1655828624889 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1655828624994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655828625103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655828625103 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b13 " "No output dependent on input pin \"b13\"" {  } { { "final.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/Digital_electronics_study/src/final/final.bdf" { { 112 312 488 128 "b13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655828625136 "|final|b13"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655828625136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655828625137 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655828625137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655828625137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655828625137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655828625159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 00:23:45 2022 " "Processing ended: Wed Jun 22 00:23:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655828625159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655828625159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655828625159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655828625159 ""}
