{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 28 09:25:40 2015 " "Info: Processing started: Sat Feb 28 09:25:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/altera/11.1sp2/quartus/bin64/assignment_defaults.qdf " "Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/11.1sp2/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Info (20032): Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ov7670_vga " "Info (12023): Found entity 1: sdram_ov7670_vga" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Info (12023): Found entity 1: system_ctrl" {  } { { "../src/system_ctrl.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Info (12023): Found entity 2: system_delay" {  } { { "../src/system_ctrl.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/key_down_scan.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/key_down_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_down_scan " "Info (12023): Found entity 1: key_down_scan" {  } { { "../src/key_down_scan.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/key_down_scan.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/alpha_control.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/alpha_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alpha_control " "Info (12023): Found entity 1: alpha_control" {  } { { "../src/alpha_control.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/alpha_control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/seg7_lut.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7_lut " "Info (12023): Found entity 1: Seg7_lut" {  } { { "../src/seg7_lut.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/seg7_lut.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_vga_top " "Info (12023): Found entity 1: sdram_vga_top" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Info (12023): Found entity 1: dcfifo_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Info (12023): Found entity 1: rdfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Info (12023): Found entity 1: sdbank_switch" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Info (12023): Found entity 1: sdram_2fifo_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Info (12023): Found entity 1: sdram_cmd" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Info (12023): Found entity 1: sdram_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_para.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Info (12023): Found entity 1: sdram_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Info (12023): Found entity 1: sdram_wr_data" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Info (12023): Found entity 1: wrfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/vip_rom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/vip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 vip_rom " "Info (12023): Found entity 1: vip_rom" {  } { { "../core/vip_rom.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/vip_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/osd_rom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/osd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_rom " "Info (12023): Found entity 1: osd_rom" {  } { { "../core/osd_rom.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/osd_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_display.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Info (12023): Found entity 1: lcd_display" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_display.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_display.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_driver.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Info (12023): Found entity 1: lcd_driver" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_para.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Info (12023): Found entity 1: lcd_top" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/cmos_capture.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Info (12023): Found entity 1: CMOS_Capture" {  } { { "../src/cmos_i2c_ov7670/CMOS_Capture.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/CMOS_Capture.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_av_config.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info (12023): Found entity 1: I2C_AV_Config" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_AV_Config.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info (12023): Found entity 1: I2C_Controller" {  } { { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_Controller.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_ov7670_rgb565_config.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_ov7670_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7670_RGB565_Config " "Info (12023): Found entity 1: I2C_OV7670_RGB565_Config" {  } { { "../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/sdram_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info (12023): Found entity 1: sdram_pll" {  } { { "../core/sdram_pll.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROYAL ../src/sdram_vga_ip/lcd_ip/lcd_display.v 38 data_generate.v(40) " "Warning (10274): Verilog HDL macro warning at data_generate.v(40): overriding existing definition for macro \"ROYAL\", which was defined in \"../src/sdram_vga_ip/lcd_ip/lcd_display.v\", line 38" {  } { { "../src/data_generate.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/data_generate.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/data_generate.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /aa_io_bd/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/data_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_generate " "Info (12023): Found entity 1: data_generate" {  } { { "../src/data_generate.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/data_generate.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/CMOS_Capture.v " "Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_AV_Config.v " "Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_Controller.v " "Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_OV7670_Config.v " "Warning (12019): Can't analyze file -- file ../src/cmos_i2c_ip/I2C_OV7670_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/dcfifo_ctrl.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/rdfifo.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_2fifo_top.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_cmd.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_ctrl.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_para.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_top.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_wr_data.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/wrfifo.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdbank_switch.v " "Warning (12019): Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_driver.v " "Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_para.v " "Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_para.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_top.v " "Warning (12019): Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n sdram_ov7670_vga.v(53) " "Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(53): created implicit net for \"rst_n\"" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_data sdram_ov7670_vga.v(90) " "Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(90): created implicit net for \"led_data\"" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_ov7670_vga " "Info (12127): Elaborating entity \"sdram_ov7670_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_data sdram_ov7670_vga.v(90) " "Warning (10036): Verilog HDL or VHDL warning at sdram_ov7670_vga.v(90): object \"led_data\" assigned a value but never read" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sdram_ov7670_vga.v(90) " "Warning (10230): Verilog HDL assignment warning at sdram_ov7670_vga.v(90): truncated value with size 8 to match size of target (1)" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED sdram_ov7670_vga.v(52) " "Warning (10034): Output port \"LED\" at sdram_ov7670_vga.v(52) has no driver" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Info (12128): Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "../src/sdram_ov7670_vga.v" "u_system_ctrl" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay system_ctrl:u_system_ctrl\|system_delay:u_system_delay " "Info (12128): Elaborating entity \"system_delay\" for hierarchy \"system_ctrl:u_system_ctrl\|system_delay:u_system_delay\"" {  } { { "../src/system_ctrl.v" "u_system_delay" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll " "Info (12128): Elaborating entity \"sdram_pll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "../src/system_ctrl.v" "u_sdram_pll" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "../core/sdram_pll.v" "altpll_component" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/sdram_pll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "../core/sdram_pll.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/sdram_pll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info (12134): Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info (12134): Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info (12134): Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info (12134): Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info (12134): Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1250 " "Info (12134): Parameter \"clk2_phase_shift\" = \"-1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info (12134): Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info (12134): Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info (12134): Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info (12134): Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info (12134): Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../core/sdram_pll.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/sdram_pll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u_I2C_AV_Config " "Info (12128): Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\"" {  } { { "../src/sdram_ov7670_vga.v" "u_I2C_AV_Config" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7670_RGB565_Config I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config " "Info (12128): Elaborating entity \"I2C_OV7670_RGB565_Config\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config\"" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "u_I2C_OV7670_RGB565_Config" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_AV_Config.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u_I2C_Controller " "Info (12128): Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u_I2C_Controller\"" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "u_I2C_Controller" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_AV_Config.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u_CMOS_Capture " "Info (12128): Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u_CMOS_Capture\"" {  } { { "../src/sdram_ov7670_vga.v" "u_CMOS_Capture" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_vga_top sdram_vga_top:u_sdram_vga_top " "Info (12128): Elaborating entity \"sdram_vga_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\"" {  } { { "../src/sdram_ov7670_vga.v" "u_sdram_vga_top" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top " "Info (12128): Elaborating entity \"sdram_2fifo_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_sdram_2fifo_top" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop " "Info (12128): Elaborating entity \"sdram_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_sdramtop" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001 " "Info (12128): Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_001" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(240) " "Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(240): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 240 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002 " "Info (12128): Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_002" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003 " "Info (12128): Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_003" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Info (12128): Elaborating entity \"dcfifo_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Info (12128): Elaborating entity \"wrfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_wrfifo" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "dcfifo_component" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info (12130): Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info (12133): Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Info (12134): Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info (12134): Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info (12134): Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info (12134): Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_4en1.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 191 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4en1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4en1 " "Info (12023): Found entity 1: dcfifo_4en1" {  } { { "db/dcfifo_4en1.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4en1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_4en1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Info (12023): Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Info (12128): Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g_gray2bin" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Info (12023): Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g1p" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Info (12023): Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "wrptr_g1p" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf51.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf51 " "Info (12023): Found entity 1: altsyncram_mf51" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/altsyncram_mf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf51 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_mf51\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\"" {  } { { "db/dcfifo_4en1.tdf" "fifo_ram" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info (12023): Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp " "Info (12128): Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_brp" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Info (12023): Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_dgwp" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info (12023): Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11 " "Info (12128): Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe11" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_4en1.tdf" "ws_dgrp" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Info (12023): Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Info (12128): Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4en1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info (12023): Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info (12128): Elaborating entity \"mux_j28\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4en1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Info (12128): Elaborating entity \"rdfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_rdfifo" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "dcfifo_component" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info (12130): Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info (12133): Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Info (12134): Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info (12134): Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info (12134): Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info (12134): Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nen1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nen1 " "Info (12023): Found entity 1: dcfifo_nen1" {  } { { "db/dcfifo_nen1.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nen1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_nen1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Info (12023): Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_nen1.tdf" "rs_dgwp" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info (12023): Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nen1.tdf" "ws_dgrp" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info (12023): Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4 " "Info (12128): Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe4" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbank_switch sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch " "Info (12128): Elaborating entity \"sdbank_switch\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_sdbank_switch" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top " "Info (12128): Elaborating entity \"lcd_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_lcd_top" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver " "Info (12128): Elaborating entity \"lcd_driver\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\"" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "u_lcd_driver" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "Info (12206): 0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "Info (12207): 1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Info (12229): Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Info: Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 28 09:25:43 2015 " "Info: Processing ended: Sat Feb 28 09:25:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 28 09:25:44 2015 " "Info: Processing started: Sat Feb 28 09:25:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga --merge=on " "Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/altera/11.1sp2/quartus/bin64/assignment_defaults.qdf " "Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/11.1sp2/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Warning (35010): Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "" 0 -1}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Info (35007): Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Info (35002): Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1240 " "Info (21057): Implemented 1240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info (21058): Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info (21059): Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Info (21060): Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1132 " "Info (21061): Implemented 1132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info (21064): Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Info: Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 28 09:25:45 2015 " "Info: Processing ended: Sat Feb 28 09:25:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 28 09:25:46 2015 " "Info: Processing started: Sat Feb 28 09:25:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Info (20032): Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov7670_vga EP4CE6E22C8 " "Info (119006): Selected device EP4CE6E22C8 for design \"sdram_ov7670_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Info (15535): Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 2 1 -45 -1250 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -45 degrees (-1250 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info (176445): Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info (176445): Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info (176445): Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info (169124): Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2947 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2949 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2951 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2953 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Error" "EFIOMGR_INVALID_SETTING_FOR_PROGRAMMING_SCHEME_IO_ATOM_GROUP" "~ALTERA_ASDO_DATA1~ ACTIVE_SERIAL 6 " "Error (169187): Following feature(s) of I/O pin ~ALTERA_ASDO_DATA1~ has invalid setting(s) in the configuration scheme ACTIVE_SERIAL when the pin is placed at pin location 6" { { "Info" "IFIOMGR_CORRECT_SETTING_FOR_PROGRAMMING_SCHEME_IO_ATOM" "Weak Pull Up ON " "Info (169189): I/O feature 'Weak Pull Up' has an invalid setting. The setting should be ON." {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2947 6071 6994 0}  }  } }  } 0 169189 "I/O feature '%1!s!' has an invalid setting. The setting should be %2!s!." 0 0 "" 0 -1}  } {  } 0 169187 "Following feature(s) of I/O pin %1!s! has invalid setting(s) in the configuration scheme %2!s! when the pin is placed at pin location %3!s!" 0 0 "" 0 -1}
{ "Error" "EFIOMGR_INVALID_SETTING_FOR_PROGRAMMING_SCHEME_IO_ATOM_GROUP" "~ALTERA_FLASH_nCE_nCSO~ ACTIVE_SERIAL 8 " "Error (169187): Following feature(s) of I/O pin ~ALTERA_FLASH_nCE_nCSO~ has invalid setting(s) in the configuration scheme ACTIVE_SERIAL when the pin is placed at pin location 8" { { "Info" "IFIOMGR_CORRECT_SETTING_FOR_PROGRAMMING_SCHEME_IO_ATOM" "Weak Pull Up ON " "Info (169189): I/O feature 'Weak Pull Up' has an invalid setting. The setting should be ON." {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2949 6071 6994 0}  }  } }  } 0 169189 "I/O feature '%1!s!' has an invalid setting. The setting should be %2!s!." 0 0 "" 0 -1}  } {  } 0 169187 "Following feature(s) of I/O pin %1!s! has invalid setting(s) in the configuration scheme %2!s! when the pin is placed at pin location %3!s!" 0 0 "" 0 -1}
{ "Error" "EFIOMGR_INVALID_SETTING_FOR_PROGRAMMING_SCHEME_IO_ATOM_GROUP" "~ALTERA_DCLK~ ACTIVE_SERIAL 12 " "Error (169187): Following feature(s) of I/O pin ~ALTERA_DCLK~ has invalid setting(s) in the configuration scheme ACTIVE_SERIAL when the pin is placed at pin location 12" { { "Info" "IFIOMGR_CORRECT_SETTING_FOR_PROGRAMMING_SCHEME_IO_ATOM" "Weak Pull Up ON " "Info (169189): I/O feature 'Weak Pull Up' has an invalid setting. The setting should be ON." {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2951 6071 6994 0}  }  } }  } 0 169189 "I/O feature '%1!s!' has an invalid setting. The setting should be %2!s!." 0 0 "" 0 -1}  } {  } 0 169187 "Following feature(s) of I/O pin %1!s! has invalid setting(s) in the configuration scheme %2!s! when the pin is placed at pin location %3!s!" 0 0 "" 0 -1}
{ "Error" "EFIOMGR_INVALID_SETTING_FOR_PROGRAMMING_SCHEME_IO_ATOM_GROUP" "~ALTERA_DATA0~ ACTIVE_SERIAL 13 " "Error (169187): Following feature(s) of I/O pin ~ALTERA_DATA0~ has invalid setting(s) in the configuration scheme ACTIVE_SERIAL when the pin is placed at pin location 13" { { "Info" "IFIOMGR_CORRECT_SETTING_FOR_PROGRAMMING_SCHEME_IO_ATOM" "Weak Pull Up ON " "Info (169189): I/O feature 'Weak Pull Up' has an invalid setting. The setting should be ON." {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2953 6071 6994 0}  }  } }  } 0 169189 "I/O feature '%1!s!' has an invalid setting. The setting should be %2!s!." 0 0 "" 0 -1}  } {  } 0 169187 "Following feature(s) of I/O pin %1!s! has invalid setting(s) in the configuration scheme %2!s! when the pin is placed at pin location %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error (171000): Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "29 " "Warning (169180): Following 29 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS 28 " "Info (169178): Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 95 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS 30 " "Info (169178): Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 96 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS 31 " "Info (169178): Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 97 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS 32 " "Info (169178): Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 98 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS 33 " "Info (169178): Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 99 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS 34 " "Info (169178): Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS 38 " "Info (169178): Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 101 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS 39 " "Info (169178): Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 102 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS 54 " "Info (169178): Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 103 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS 53 " "Info (169178): Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 104 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS 52 " "Info (169178): Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 105 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS 51 " "Info (169178): Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 106 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS 50 " "Info (169178): Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 107 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS 49 " "Info (169178): Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 108 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS 46 " "Info (169178): Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 109 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS 44 " "Info (169178): Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 110 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS 85 " "Info (169178): Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 42 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS 23 " "Info (169178): Pin CLOCK uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS 90 " "Info (169178): Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS 106 " "Info (169178): Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS 89 " "Info (169178): Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 44 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 147 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS 88 " "Info (169178): Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 43 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 146 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS 105 " "Info (169178): Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS 104 " "Info (169178): Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at 104" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS 103 " "Info (169178): Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS 101 " "Info (169178): Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS 100 " "Info (169178): Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 132 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS 99 " "Info (169178): Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 133 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS 98 " "Info (169178): Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 Cyclone IV E " "Warning (169177): 29 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS 28 " "Info (169178): Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 95 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS 30 " "Info (169178): Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 96 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS 31 " "Info (169178): Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 97 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS 32 " "Info (169178): Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 98 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS 33 " "Info (169178): Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 99 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS 34 " "Info (169178): Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS 38 " "Info (169178): Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 101 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS 39 " "Info (169178): Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 102 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS 54 " "Info (169178): Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 103 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS 53 " "Info (169178): Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 104 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS 52 " "Info (169178): Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 105 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS 51 " "Info (169178): Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 106 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS 50 " "Info (169178): Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 107 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS 49 " "Info (169178): Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 108 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS 46 " "Info (169178): Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 109 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS 44 " "Info (169178): Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 110 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS 85 " "Info (169178): Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 42 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS 23 " "Info (169178): Pin CLOCK uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS 90 " "Info (169178): Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS 106 " "Info (169178): Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS 89 " "Info (169178): Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 44 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 147 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS 88 " "Info (169178): Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 43 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 146 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS 105 " "Info (169178): Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS 104 " "Info (169178): Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at 104" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS 103 " "Info (169178): Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS 101 " "Info (169178): Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS 100 " "Info (169178): Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 132 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS 99 " "Info (169178): Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 133 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS 98 " "Info (169178): Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning (169069): Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[0\] GND " "Info (169070): Pin LED\[0\] has GND driving its datain port" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 839 6071 6994 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Info (169070): Pin LED\[1\] has GND driving its datain port" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 840 6071 6994 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Info (169070): Pin LED\[2\] has GND driving its datain port" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 841 6071 6994 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Info (169070): Pin LED\[3\] has GND driving its datain port" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 842 6071 6994 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 5 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Fitter was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Error: Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 28 09:25:48 2015 " "Error: Processing ended: Sat Feb 28 09:25:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 30 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 7 errors, 30 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
