\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+cryp.h File Reference}
\label{stm32f4xx__cryp_8h}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+cryp.\+h@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+cryp.\+h}}


This file contains all the functions prototypes for the Cryptographic processor(\+C\+R\+Y\+P) firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ C\+R\+Y\+P\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+R\+YP Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ C\+R\+Y\+P\+\_\+\+Key\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+R\+YP Key(s) structure definition. \end{DoxyCompactList}\item 
struct \textbf{ C\+R\+Y\+P\+\_\+\+I\+V\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+R\+YP Initialization Vectors (IV) structure definition. \end{DoxyCompactList}\item 
struct \textbf{ C\+R\+Y\+P\+\_\+\+Context}
\begin{DoxyCompactList}\small\item\em C\+R\+YP context swapping structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Dir\+\_\+\+Encrypt}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Dir\+\_\+\+Decrypt}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ I\+S\+\_\+\+C\+R\+Y\+P\+\_\+\+A\+L\+G\+O\+D\+IR}(A\+L\+G\+O\+D\+IR)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Mode\+\_\+\+T\+D\+E\+S\+\_\+\+E\+CB}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Mode\+\_\+\+T\+D\+E\+S\+\_\+\+C\+BC}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Mode\+\_\+\+D\+E\+S\+\_\+\+E\+CB}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Mode\+\_\+\+D\+E\+S\+\_\+\+C\+BC}~((uint16\+\_\+t)0x0018)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Mode\+\_\+\+A\+E\+S\+\_\+\+E\+CB}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Mode\+\_\+\+A\+E\+S\+\_\+\+C\+BC}~((uint16\+\_\+t)0x0028)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Mode\+\_\+\+A\+E\+S\+\_\+\+C\+TR}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Algo\+Mode\+\_\+\+A\+E\+S\+\_\+\+Key}~((uint16\+\_\+t)0x0038)
\item 
\#define \textbf{ I\+S\+\_\+\+C\+R\+Y\+P\+\_\+\+A\+L\+G\+O\+M\+O\+DE}(A\+L\+G\+O\+M\+O\+DE)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Data\+Type\+\_\+32b}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Data\+Type\+\_\+16b}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Data\+Type\+\_\+8b}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Data\+Type\+\_\+1b}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \textbf{ I\+S\+\_\+\+C\+R\+Y\+P\+\_\+\+D\+A\+T\+A\+T\+Y\+PE}(D\+A\+T\+A\+T\+Y\+PE)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Key\+Size\+\_\+128b}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Key\+Size\+\_\+192b}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+Key\+Size\+\_\+256b}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ I\+S\+\_\+\+C\+R\+Y\+P\+\_\+\+K\+E\+Y\+S\+I\+ZE}(K\+E\+Y\+S\+I\+ZE)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+F\+L\+A\+G\+\_\+\+B\+U\+SY}~((uint8\+\_\+t)0x10)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+F\+L\+A\+G\+\_\+\+I\+F\+EM}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+F\+L\+A\+G\+\_\+\+I\+F\+NF}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+F\+L\+A\+G\+\_\+\+I\+N\+R\+IS}~((uint8\+\_\+t)0x22)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+F\+L\+A\+G\+\_\+\+O\+F\+NE}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+F\+L\+A\+G\+\_\+\+O\+F\+FU}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+F\+L\+A\+G\+\_\+\+O\+U\+T\+R\+IS}~((uint8\+\_\+t)0x21)
\item 
\#define \textbf{ I\+S\+\_\+\+C\+R\+Y\+P\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+I\+T\+\_\+\+I\+NI}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+I\+T\+\_\+\+O\+U\+TI}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ I\+S\+\_\+\+C\+R\+Y\+P\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+IT}(IT)~((((IT) \& (uint8\+\_\+t)0x\+F\+C) == 0x00) \&\& ((\+I\+T) != 0x00))
\item 
\#define \textbf{ I\+S\+\_\+\+C\+R\+Y\+P\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)~(((IT) == \textbf{ C\+R\+Y\+P\+\_\+\+I\+T\+\_\+\+I\+NI}) $\vert$$\vert$ ((IT) == \textbf{ C\+R\+Y\+P\+\_\+\+I\+T\+\_\+\+O\+U\+TI}))
\item 
\#define \textbf{ M\+O\+D\+E\+\_\+\+E\+N\+C\+R\+Y\+PT}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ M\+O\+D\+E\+\_\+\+D\+E\+C\+R\+Y\+PT}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+D\+M\+A\+Req\+\_\+\+Data\+IN}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ C\+R\+Y\+P\+\_\+\+D\+M\+A\+Req\+\_\+\+Data\+O\+UT}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ I\+S\+\_\+\+C\+R\+Y\+P\+\_\+\+D\+M\+A\+R\+EQ}(D\+M\+A\+R\+EQ)~((((D\+M\+A\+R\+EQ) \& (uint8\+\_\+t)0x\+F\+C) == 0x00) \&\& ((\+D\+M\+A\+R\+E\+Q) != 0x00))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the C\+R\+YP peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+Init} (\textbf{ C\+R\+Y\+P\+\_\+\+Init\+Type\+Def} $\ast$C\+R\+Y\+P\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the C\+R\+YP peripheral according to the specified parameters in the C\+R\+Y\+P\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+Struct\+Init} (\textbf{ C\+R\+Y\+P\+\_\+\+Init\+Type\+Def} $\ast$C\+R\+Y\+P\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each C\+R\+Y\+P\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+Key\+Init} (\textbf{ C\+R\+Y\+P\+\_\+\+Key\+Init\+Type\+Def} $\ast$C\+R\+Y\+P\+\_\+\+Key\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the C\+R\+YP Keys according to the specified parameters in the C\+R\+Y\+P\+\_\+\+Key\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+Key\+Struct\+Init} (\textbf{ C\+R\+Y\+P\+\_\+\+Key\+Init\+Type\+Def} $\ast$C\+R\+Y\+P\+\_\+\+Key\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each C\+R\+Y\+P\+\_\+\+Key\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+I\+V\+Init} (\textbf{ C\+R\+Y\+P\+\_\+\+I\+V\+Init\+Type\+Def} $\ast$C\+R\+Y\+P\+\_\+\+I\+V\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the C\+R\+YP Initialization Vectors(\+I\+V) according to the specified parameters in the C\+R\+Y\+P\+\_\+\+I\+V\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+I\+V\+Struct\+Init} (\textbf{ C\+R\+Y\+P\+\_\+\+I\+V\+Init\+Type\+Def} $\ast$C\+R\+Y\+P\+\_\+\+I\+V\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each C\+R\+Y\+P\+\_\+\+I\+V\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the C\+R\+YP peripheral. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+Data\+In} (uint32\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Writes data in the Data Input register (D\+IN). \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ C\+R\+Y\+P\+\_\+\+Data\+Out} (void)
\begin{DoxyCompactList}\small\item\em Returns the last data entered into the output F\+I\+FO. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+F\+I\+F\+O\+Flush} (void)
\begin{DoxyCompactList}\small\item\em Flushes the IN and O\+UT F\+I\+F\+Os (that is read and write pointers of the F\+I\+F\+Os are reset) \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+Save\+Context} (\textbf{ C\+R\+Y\+P\+\_\+\+Context} $\ast$C\+R\+Y\+P\+\_\+\+Context\+Save, \textbf{ C\+R\+Y\+P\+\_\+\+Key\+Init\+Type\+Def} $\ast$C\+R\+Y\+P\+\_\+\+Key\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Saves the C\+R\+YP peripheral Context. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+Restore\+Context} (\textbf{ C\+R\+Y\+P\+\_\+\+Context} $\ast$C\+R\+Y\+P\+\_\+\+Context\+Restore)
\begin{DoxyCompactList}\small\item\em Restores the C\+R\+YP peripheral Context. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+D\+M\+A\+Cmd} (uint8\+\_\+t C\+R\+Y\+P\+\_\+\+D\+M\+A\+Req, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the C\+R\+YP D\+MA interface. \end{DoxyCompactList}\item 
void \textbf{ C\+R\+Y\+P\+\_\+\+I\+T\+Config} (uint8\+\_\+t C\+R\+Y\+P\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified C\+R\+YP interrupts. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+Get\+I\+T\+Status} (uint8\+\_\+t C\+R\+Y\+P\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified C\+R\+YP interrupt has occurred or not. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+Get\+Flag\+Status} (uint8\+\_\+t C\+R\+Y\+P\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified C\+R\+YP flag is set or not. \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+A\+E\+S\+\_\+\+E\+CB} (uint8\+\_\+t Mode, uint8\+\_\+t $\ast$Key, uint16\+\_\+t Keysize, uint8\+\_\+t $\ast$Input, uint32\+\_\+t Ilength, uint8\+\_\+t $\ast$Output)
\begin{DoxyCompactList}\small\item\em Encrypt and decrypt using A\+ES in E\+CB Mode. \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+A\+E\+S\+\_\+\+C\+BC} (uint8\+\_\+t Mode, uint8\+\_\+t Init\+Vectors[16], uint8\+\_\+t $\ast$Key, uint16\+\_\+t Keysize, uint8\+\_\+t $\ast$Input, uint32\+\_\+t Ilength, uint8\+\_\+t $\ast$Output)
\begin{DoxyCompactList}\small\item\em Encrypt and decrypt using A\+ES in C\+BC Mode. \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+A\+E\+S\+\_\+\+C\+TR} (uint8\+\_\+t Mode, uint8\+\_\+t Init\+Vectors[16], uint8\+\_\+t $\ast$Key, uint16\+\_\+t Keysize, uint8\+\_\+t $\ast$Input, uint32\+\_\+t Ilength, uint8\+\_\+t $\ast$Output)
\begin{DoxyCompactList}\small\item\em Encrypt and decrypt using A\+ES in C\+TR Mode. \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+T\+D\+E\+S\+\_\+\+E\+CB} (uint8\+\_\+t Mode, uint8\+\_\+t Key[24], uint8\+\_\+t $\ast$Input, uint32\+\_\+t Ilength, uint8\+\_\+t $\ast$Output)
\begin{DoxyCompactList}\small\item\em Encrypt and decrypt using T\+D\+ES in E\+CB Mode. \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+T\+D\+E\+S\+\_\+\+C\+BC} (uint8\+\_\+t Mode, uint8\+\_\+t Key[24], uint8\+\_\+t Init\+Vectors[8], uint8\+\_\+t $\ast$Input, uint32\+\_\+t Ilength, uint8\+\_\+t $\ast$Output)
\begin{DoxyCompactList}\small\item\em Encrypt and decrypt using T\+D\+ES in C\+BC Mode. \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+D\+E\+S\+\_\+\+E\+CB} (uint8\+\_\+t Mode, uint8\+\_\+t Key[8], uint8\+\_\+t $\ast$Input, uint32\+\_\+t Ilength, uint8\+\_\+t $\ast$Output)
\begin{DoxyCompactList}\small\item\em Encrypt and decrypt using D\+ES in E\+CB Mode. \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ C\+R\+Y\+P\+\_\+\+D\+E\+S\+\_\+\+C\+BC} (uint8\+\_\+t Mode, uint8\+\_\+t Key[8], uint8\+\_\+t Init\+Vectors[8], uint8\+\_\+t $\ast$Input, uint32\+\_\+t Ilength, uint8\+\_\+t $\ast$Output)
\begin{DoxyCompactList}\small\item\em Encrypt and decrypt using D\+ES in C\+BC Mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the Cryptographic processor(\+C\+R\+Y\+P) firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+cryp.\+h}.

