module imm_gen (
    input  logic [31:0] instr,
    output logic [31:0] imm
);
    always_comb begin
        unique case (instr[6:0])
            7'b0000011, 7'b0010011, 7'b1100111: // I-type: LOAD, ALUI, JALR
                imm = {{20{instr[31]}}, instr[31:20]};
            7'b0100011: // S-type: STORE
                imm = {{20{instr[31]}}, instr[31:25], instr[11:7]};
            7'b1100011: // B-type: BRANCH (PC相对)
                imm = {{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0};
            7'b0110111, 7'b0010111: // U-type: LUI, AUIPC
                imm = {instr[31:12], 12'b0};
            7'b1101111: // J-type: JAL (PC相对)
                imm = {{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0};
            default: imm = 32'h0;
        endcase
    end
endmodule
