

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Wed Jul 19 12:48:04 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.670 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   12|   12|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 12, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.67>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 13 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i8 %p_read_13"   --->   Operation 14 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [5/5] (4.67ns)   --->   "%mul_ln717 = mul i12 %zext_ln717, i12 11"   --->   Operation 15 'mul' 'mul_ln717' <Predicate = true> <Delay = 4.67> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.67>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 16 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [4/5] (3.81ns)   --->   "%mul_ln717 = mul i12 %zext_ln717, i12 11"   --->   Operation 17 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i8 %p_read_12"   --->   Operation 18 'zext' 'zext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [5/5] (4.67ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100"   --->   Operation 19 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 4.67> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.67>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 20 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [3/5] (3.81ns)   --->   "%mul_ln717 = mul i12 %zext_ln717, i12 11"   --->   Operation 21 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [4/5] (3.81ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100"   --->   Operation 22 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i8 %p_read_11"   --->   Operation 23 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [5/5] (4.67ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44"   --->   Operation 24 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 4.67> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read_13"   --->   Operation 25 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/5] (3.81ns)   --->   "%mul_ln717 = mul i12 %zext_ln717, i12 11"   --->   Operation 26 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [5/5] (4.67ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 59"   --->   Operation 27 'mul' 'mul_ln1171' <Predicate = true> <Delay = 4.67> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [3/5] (3.81ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100"   --->   Operation 28 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [4/5] (3.81ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44"   --->   Operation 29 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%p_read111 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 30 'read' 'p_read111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/5] (3.81ns)   --->   "%mul_ln717 = mul i12 %zext_ln717, i12 11"   --->   Operation 31 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717, i32 3, i32 11"   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [4/5] (3.81ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 59"   --->   Operation 33 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i8 %p_read111"   --->   Operation 34 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [5/5] (4.67ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722"   --->   Operation 35 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 4.67> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [2/5] (3.81ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100"   --->   Operation 36 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [3/5] (3.81ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44"   --->   Operation 37 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 38 [3/5] (3.81ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 59"   --->   Operation 38 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [4/5] (3.81ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722"   --->   Operation 39 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/5] (3.81ns)   --->   "%mul_ln1171_2 = mul i15 %zext_ln1171_10, i15 100"   --->   Operation 40 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_2, i32 3, i32 14"   --->   Operation 41 'partselect' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read_11"   --->   Operation 42 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [5/5] (4.67ns)   --->   "%mul_ln1171_3 = mul i16 %r_V_3, i16 65437"   --->   Operation 43 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 4.67> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [2/5] (3.81ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44"   --->   Operation 44 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 45 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i9 %lshr_ln"   --->   Operation 46 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [2/5] (3.81ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 59"   --->   Operation 47 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read111, i6 0"   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i14 %shl_ln"   --->   Operation 49 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read111, i2 0"   --->   Operation 50 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i10 %shl_ln1171_5"   --->   Operation 51 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.52ns)   --->   "%add_ln1171 = add i15 %zext_ln1171_7, i15 %zext_ln1171_8"   --->   Operation 52 'add' 'add_ln1171' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171, i32 3, i32 14"   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i12 %trunc_ln"   --->   Operation 54 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [3/5] (3.81ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722"   --->   Operation 55 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [4/5] (3.81ns)   --->   "%mul_ln1171_3 = mul i16 %r_V_3, i16 65437"   --->   Operation 56 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/5] (3.81ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_13, i14 44"   --->   Operation 57 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_4, i32 3, i32 13"   --->   Operation 58 'partselect' 'lshr_ln717_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_4 = zext i8 %p_read_10"   --->   Operation 59 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i8 %p_read_10"   --->   Operation 60 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [5/5] (4.67ns)   --->   "%mul_ln1171_5 = mul i16 %r_V_4, i16 65469"   --->   Operation 61 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 4.67> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_10, i5 0"   --->   Operation 62 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i13 %shl_ln1171_8"   --->   Operation 63 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i14 0, i14 %zext_ln1171_15"   --->   Operation 64 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i14 %sub_ln1171_1"   --->   Operation 65 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.52ns)   --->   "%sub_ln1171_2 = sub i15 %sext_ln1171_4, i15 %zext_ln1171_14"   --->   Operation 66 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_2, i32 3, i32 14"   --->   Operation 67 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.54ns)   --->   "%add_ln712_2 = add i12 %zext_ln717_1, i12 %trunc_ln1171_1"   --->   Operation 68 'add' 'add_ln712_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i12 %add_ln712_2"   --->   Operation 69 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.54ns)   --->   "%add_ln712_3 = add i13 %zext_ln712, i13 %zext_ln1171_9"   --->   Operation 70 'add' 'add_ln712_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.81>
ST_8 : Operation 71 [1/5] (3.81ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 59"   --->   Operation 71 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13"   --->   Operation 72 'partselect' 'lshr_ln717_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [2/5] (3.81ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722"   --->   Operation 73 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_12, i5 0"   --->   Operation 74 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i13 %shl_ln1171_6"   --->   Operation 75 'zext' 'zext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_12, i3 0"   --->   Operation 76 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i11 %shl_ln1171_7"   --->   Operation 77 'zext' 'zext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i14 %zext_ln1171_12, i14 %zext_ln1171_11"   --->   Operation 78 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171, i32 3, i32 13"   --->   Operation 79 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln717_cast = sext i11 %trunc_ln717_s"   --->   Operation 80 'sext' 'trunc_ln717_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [3/5] (3.81ns)   --->   "%mul_ln1171_3 = mul i16 %r_V_3, i16 65437"   --->   Operation 81 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln717_cast = zext i11 %lshr_ln717_s"   --->   Operation 82 'zext' 'lshr_ln717_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [4/5] (3.81ns)   --->   "%mul_ln1171_5 = mul i16 %r_V_4, i16 65469"   --->   Operation 83 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %trunc_ln717_3"   --->   Operation 84 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.54ns)   --->   "%add_ln712_6 = add i13 %sext_ln712, i13 %lshr_ln717_cast"   --->   Operation 85 'add' 'add_ln712_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i13 %add_ln712_6"   --->   Operation 86 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.53ns)   --->   "%add_ln712_7 = add i14 %sext_ln712_5, i14 %trunc_ln717_cast"   --->   Operation 87 'add' 'add_ln712_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.81>
ST_9 : Operation 88 [1/5] (3.81ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_6, i15 32722"   --->   Operation 88 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_1, i32 3, i32 14"   --->   Operation 89 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [2/5] (3.81ns)   --->   "%mul_ln1171_3 = mul i16 %r_V_3, i16 65437"   --->   Operation 90 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [3/5] (3.81ns)   --->   "%mul_ln1171_5 = mul i16 %r_V_4, i16 65469"   --->   Operation 91 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.81>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i11 %lshr_ln717_8"   --->   Operation 92 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i12 %trunc_ln6"   --->   Operation 93 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/5] (3.81ns)   --->   "%mul_ln1171_3 = mul i16 %r_V_3, i16 65437"   --->   Operation 94 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_3, i32 3, i32 15"   --->   Operation 95 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [2/5] (3.81ns)   --->   "%mul_ln1171_5 = mul i16 %r_V_4, i16 65469"   --->   Operation 96 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (1.54ns)   --->   "%add_ln712_5 = add i13 %sext_ln1171_5, i13 %zext_ln1171_16"   --->   Operation 97 'add' 'add_ln712_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i13 %add_ln712_5"   --->   Operation 98 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i14 %add_ln712_7"   --->   Operation 99 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.52ns)   --->   "%add_ln712_8 = add i15 %sext_ln712_6, i15 %sext_ln712_4"   --->   Operation 100 'add' 'add_ln712_8' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.81>
ST_11 : Operation 101 [1/5] (3.81ns)   --->   "%mul_ln1171_5 = mul i16 %r_V_4, i16 65469"   --->   Operation 101 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_5, i32 3, i32 15"   --->   Operation 102 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.06>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 104 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i13 %trunc_ln717_1"   --->   Operation 105 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i13 %trunc_ln717_2"   --->   Operation 106 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.53ns)   --->   "%add_ln712 = add i14 %sext_ln1171, i14 %sext_ln1171_3"   --->   Operation 107 'add' 'add_ln712' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i14 %add_ln712"   --->   Operation 108 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i13 %add_ln712_3"   --->   Operation 109 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.52ns)   --->   "%add_ln712_4 = add i15 %zext_ln712_1, i15 %sext_ln712_2"   --->   Operation 110 'add' 'add_ln712_4' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i15 %add_ln712_4"   --->   Operation 111 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%add_ln712_8_cast = sext i15 %add_ln712_8"   --->   Operation 112 'sext' 'add_ln712_8_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%newret = insertvalue i32 <undef>, i16 %sext_ln712_3"   --->   Operation 113 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i32 %newret, i16 %add_ln712_8_cast"   --->   Operation 114 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i32 %newret2"   --->   Operation 115 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_13              (read             ) [ 0011100000000]
zext_ln717             (zext             ) [ 0011110000000]
p_read_12              (read             ) [ 0001111110000]
zext_ln1171_10         (zext             ) [ 0001111000000]
p_read_11              (read             ) [ 0000111000000]
zext_ln1171_13         (zext             ) [ 0000111100000]
zext_ln1171            (zext             ) [ 0000011110000]
p_read111              (read             ) [ 0000001100000]
mul_ln717              (mul              ) [ 0000000000000]
lshr_ln                (partselect       ) [ 0000001100000]
zext_ln1171_6          (zext             ) [ 0000001111000]
mul_ln1171_2           (mul              ) [ 0000000000000]
trunc_ln1171_1         (partselect       ) [ 0000000100000]
r_V_3                  (zext             ) [ 0000000111100]
p_read_10              (read             ) [ 0000000000000]
zext_ln717_1           (zext             ) [ 0000000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000]
zext_ln1171_7          (zext             ) [ 0000000000000]
shl_ln1171_5           (bitconcatenate   ) [ 0000000000000]
zext_ln1171_8          (zext             ) [ 0000000000000]
add_ln1171             (add              ) [ 0000000000000]
trunc_ln               (partselect       ) [ 0000000000000]
zext_ln1171_9          (zext             ) [ 0000000000000]
mul_ln1171_4           (mul              ) [ 0000000000000]
lshr_ln717_s           (partselect       ) [ 0000000010000]
r_V_4                  (zext             ) [ 0000000011110]
zext_ln1171_14         (zext             ) [ 0000000000000]
shl_ln1171_8           (bitconcatenate   ) [ 0000000000000]
zext_ln1171_15         (zext             ) [ 0000000000000]
sub_ln1171_1           (sub              ) [ 0000000000000]
sext_ln1171_4          (sext             ) [ 0000000000000]
sub_ln1171_2           (sub              ) [ 0000000000000]
trunc_ln717_3          (partselect       ) [ 0000000010000]
add_ln712_2            (add              ) [ 0000000000000]
zext_ln712             (zext             ) [ 0000000000000]
add_ln712_3            (add              ) [ 0000000011111]
mul_ln1171             (mul              ) [ 0000000000000]
lshr_ln717_8           (partselect       ) [ 0000000001100]
shl_ln1171_6           (bitconcatenate   ) [ 0000000000000]
zext_ln1171_11         (zext             ) [ 0000000000000]
shl_ln1171_7           (bitconcatenate   ) [ 0000000000000]
zext_ln1171_12         (zext             ) [ 0000000000000]
sub_ln1171             (sub              ) [ 0000000000000]
trunc_ln717_s          (partselect       ) [ 0000000000000]
trunc_ln717_cast       (sext             ) [ 0000000000000]
lshr_ln717_cast        (zext             ) [ 0000000000000]
sext_ln712             (sext             ) [ 0000000000000]
add_ln712_6            (add              ) [ 0000000000000]
sext_ln712_5           (sext             ) [ 0000000000000]
add_ln712_7            (add              ) [ 0000000001100]
mul_ln1171_1           (mul              ) [ 0000000000000]
trunc_ln6              (partselect       ) [ 0000000000100]
zext_ln1171_16         (zext             ) [ 0000000000000]
sext_ln1171_5          (sext             ) [ 0000000000000]
mul_ln1171_3           (mul              ) [ 0000000000000]
trunc_ln717_1          (partselect       ) [ 0000000000011]
add_ln712_5            (add              ) [ 0000000000000]
sext_ln712_4           (sext             ) [ 0000000000000]
sext_ln712_6           (sext             ) [ 0000000000000]
add_ln712_8            (add              ) [ 0000000000011]
mul_ln1171_5           (mul              ) [ 0000000000000]
trunc_ln717_2          (partselect       ) [ 0000000000001]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
specresourcelimit_ln31 (specresourcelimit) [ 0000000000000]
sext_ln1171            (sext             ) [ 0000000000000]
sext_ln1171_3          (sext             ) [ 0000000000000]
add_ln712              (add              ) [ 0000000000000]
sext_ln712_2           (sext             ) [ 0000000000000]
zext_ln712_1           (zext             ) [ 0000000000000]
add_ln712_4            (add              ) [ 0000000000000]
sext_ln712_3           (sext             ) [ 0000000000000]
add_ln712_8_cast       (sext             ) [ 0000000000000]
newret                 (insertvalue      ) [ 0000000000000]
newret2                (insertvalue      ) [ 0000000000000]
ret_ln712              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_13_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_12_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_11_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read111_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read111/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_10_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln717/1 mul_ln1171_2/2 mul_ln1171_4/3 mul_ln1171/4 mul_ln1171_1/5 mul_ln1171_3/6 mul_ln1171_5/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="15" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="0" index="3" bw="5" slack="0"/>
<pin id="156" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1171_1/6 trunc_ln6/9 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="0" index="1" bw="14" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="5" slack="0"/>
<pin id="166" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln717_s/7 lshr_ln717_8/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="5" slack="0"/>
<pin id="176" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_1/10 trunc_ln717_2/11 "/>
</bind>
</comp>

<comp id="181" class="1005" name="reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="1"/>
<pin id="183" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1171_1 trunc_ln6 "/>
</bind>
</comp>

<comp id="185" class="1005" name="reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="1"/>
<pin id="187" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln717_s lshr_ln717_8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln717_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln1171_10_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_10/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln1171_13_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_13/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln1171_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="3"/>
<pin id="206" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="lshr_ln_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="0" index="3" bw="5" slack="0"/>
<pin id="213" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln1171_6_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_6/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="r_V_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="3"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_3/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln717_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="2"/>
<pin id="229" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717_1/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shl_ln_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="2"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln1171_7_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_7/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln1171_5_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="2"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_5/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln1171_8_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_8/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln1171_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1171/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="15" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln1171_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_9/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="r_V_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln1171_14_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_14/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln1171_8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_8/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln1171_15_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="0"/>
<pin id="291" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_15/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln1171_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="13" slack="0"/>
<pin id="296" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_1/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln1171_4_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sub_ln1171_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_2/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln717_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="15" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="0" index="3" bw="5" slack="0"/>
<pin id="314" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_3/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln712_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="0" index="1" bw="12" slack="1"/>
<pin id="322" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_2/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln712_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln712_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="12" slack="0"/>
<pin id="332" dir="1" index="2" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_3/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln1171_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="6"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_6/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln1171_11_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="13" slack="0"/>
<pin id="344" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_11/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="shl_ln1171_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="6"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_7/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln1171_12_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_12/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln1171_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="13" slack="0"/>
<pin id="360" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln717_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="14" slack="0"/>
<pin id="366" dir="0" index="2" bw="3" slack="0"/>
<pin id="367" dir="0" index="3" bw="5" slack="0"/>
<pin id="368" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_s/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln717_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc_ln717_cast/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="lshr_ln717_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="1"/>
<pin id="379" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lshr_ln717_cast/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln712_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="1"/>
<pin id="383" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/8 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln712_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="0"/>
<pin id="387" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_6/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln712_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="0"/>
<pin id="392" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_5/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln712_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="13" slack="0"/>
<pin id="396" dir="0" index="1" bw="11" slack="0"/>
<pin id="397" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_7/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln1171_16_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="2"/>
<pin id="402" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_16/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln1171_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/10 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln712_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_5/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln712_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="0"/>
<pin id="416" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_4/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln712_6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="2"/>
<pin id="420" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_6/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln712_8_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="14" slack="0"/>
<pin id="423" dir="0" index="1" bw="13" slack="0"/>
<pin id="424" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_8/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln1171_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="13" slack="2"/>
<pin id="429" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/12 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln1171_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="1"/>
<pin id="432" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/12 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln712_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="13" slack="0"/>
<pin id="435" dir="0" index="1" bw="13" slack="0"/>
<pin id="436" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln712_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="14" slack="0"/>
<pin id="441" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_2/12 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln712_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="5"/>
<pin id="445" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln712_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="0"/>
<pin id="448" dir="0" index="1" bw="14" slack="0"/>
<pin id="449" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_4/12 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln712_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_3/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln712_8_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="2"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln712_8_cast/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="newret_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="15" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="newret2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="15" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/12 "/>
</bind>
</comp>

<comp id="471" class="1005" name="p_read_13_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="3"/>
<pin id="473" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="476" class="1005" name="zext_ln717_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="1"/>
<pin id="478" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln717 "/>
</bind>
</comp>

<comp id="481" class="1005" name="p_read_12_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="6"/>
<pin id="483" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="487" class="1005" name="zext_ln1171_10_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="15" slack="1"/>
<pin id="489" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_10 "/>
</bind>
</comp>

<comp id="492" class="1005" name="p_read_11_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="3"/>
<pin id="494" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="497" class="1005" name="zext_ln1171_13_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="1"/>
<pin id="499" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_13 "/>
</bind>
</comp>

<comp id="502" class="1005" name="zext_ln1171_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="1"/>
<pin id="504" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171 "/>
</bind>
</comp>

<comp id="507" class="1005" name="p_read111_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="2"/>
<pin id="509" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read111 "/>
</bind>
</comp>

<comp id="513" class="1005" name="lshr_ln_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="9" slack="2"/>
<pin id="515" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="518" class="1005" name="zext_ln1171_6_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="15" slack="1"/>
<pin id="520" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_6 "/>
</bind>
</comp>

<comp id="523" class="1005" name="r_V_3_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="1"/>
<pin id="525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="r_V_4_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="1"/>
<pin id="530" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="533" class="1005" name="trunc_ln717_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="1"/>
<pin id="535" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln712_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="13" slack="5"/>
<pin id="540" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="add_ln712_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="add_ln712_7_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="2"/>
<pin id="545" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln712_7 "/>
</bind>
</comp>

<comp id="548" class="1005" name="trunc_ln717_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="2"/>
<pin id="550" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln717_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="add_ln712_8_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="2"/>
<pin id="555" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln712_8 "/>
</bind>
</comp>

<comp id="558" class="1005" name="trunc_ln717_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="1"/>
<pin id="560" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="108" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="108" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="108" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="151" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="161" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="78" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="197"><net_src comp="84" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="202"><net_src comp="90" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="108" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="96" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="237" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="102" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="280"><net_src comp="102" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="102" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="277" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="227" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="181" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="268" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="342" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="363" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="185" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="377" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="373" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="185" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="181" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="400" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="418" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="414" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="439" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="76" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="452" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="456" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="78" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="479"><net_src comp="189" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="484"><net_src comp="84" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="490"><net_src comp="194" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="495"><net_src comp="90" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="500"><net_src comp="199" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="505"><net_src comp="204" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="510"><net_src comp="96" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="516"><net_src comp="208" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="521"><net_src comp="218" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="526"><net_src comp="223" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="531"><net_src comp="272" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="536"><net_src comp="309" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="541"><net_src comp="329" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="546"><net_src comp="394" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="551"><net_src comp="171" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="556"><net_src comp="421" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="561"><net_src comp="171" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="430" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read1 | {5 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read2 | {2 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read3 | {3 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read4 | {7 }
  - Chain level:
	State 1
		mul_ln717 : 1
	State 2
		mul_ln1171_2 : 1
	State 3
		mul_ln1171_4 : 1
	State 4
		mul_ln1171 : 1
	State 5
		lshr_ln : 1
		mul_ln1171_1 : 1
	State 6
		trunc_ln1171_1 : 1
		mul_ln1171_3 : 1
	State 7
		zext_ln1171_7 : 1
		zext_ln1171_8 : 1
		add_ln1171 : 2
		trunc_ln : 3
		zext_ln1171_9 : 4
		lshr_ln717_s : 1
		mul_ln1171_5 : 1
		zext_ln1171_15 : 1
		sub_ln1171_1 : 2
		sext_ln1171_4 : 3
		sub_ln1171_2 : 4
		trunc_ln717_3 : 5
		add_ln712_2 : 1
		zext_ln712 : 2
		add_ln712_3 : 5
	State 8
		lshr_ln717_8 : 1
		zext_ln1171_11 : 1
		zext_ln1171_12 : 1
		sub_ln1171 : 2
		trunc_ln717_s : 3
		trunc_ln717_cast : 4
		add_ln712_6 : 1
		sext_ln712_5 : 2
		add_ln712_7 : 5
	State 9
		trunc_ln6 : 1
	State 10
		trunc_ln717_1 : 1
		add_ln712_5 : 1
		sext_ln712_4 : 2
		add_ln712_8 : 3
	State 11
		trunc_ln717_2 : 1
	State 12
		add_ln712 : 1
		sext_ln712_2 : 2
		add_ln712_4 : 3
		sext_ln712_3 : 4
		newret : 5
		newret2 : 6
		ret_ln712 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln1171_fu_252    |    0    |    0    |    14   |
|          |    add_ln712_2_fu_319   |    0    |    0    |    12   |
|          |    add_ln712_3_fu_329   |    0    |    0    |    12   |
|          |    add_ln712_6_fu_384   |    0    |    0    |    12   |
|    add   |    add_ln712_7_fu_394   |    0    |    0    |    13   |
|          |    add_ln712_5_fu_408   |    0    |    0    |    12   |
|          |    add_ln712_8_fu_421   |    0    |    0    |    14   |
|          |     add_ln712_fu_433    |    0    |    0    |    13   |
|          |    add_ln712_4_fu_446   |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|          |   sub_ln1171_1_fu_293   |    0    |    0    |    13   |
|    sub   |   sub_ln1171_2_fu_303   |    0    |    0    |    14   |
|          |    sub_ln1171_fu_357    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_108       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   p_read_13_read_fu_78  |    0    |    0    |    0    |
|          |   p_read_12_read_fu_84  |    0    |    0    |    0    |
|   read   |   p_read_11_read_fu_90  |    0    |    0    |    0    |
|          |   p_read111_read_fu_96  |    0    |    0    |    0    |
|          |  p_read_10_read_fu_102  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_151       |    0    |    0    |    0    |
|          |        grp_fu_161       |    0    |    0    |    0    |
|          |        grp_fu_171       |    0    |    0    |    0    |
|partselect|      lshr_ln_fu_208     |    0    |    0    |    0    |
|          |     trunc_ln_fu_258     |    0    |    0    |    0    |
|          |   trunc_ln717_3_fu_309  |    0    |    0    |    0    |
|          |   trunc_ln717_s_fu_363  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln717_fu_189    |    0    |    0    |    0    |
|          |  zext_ln1171_10_fu_194  |    0    |    0    |    0    |
|          |  zext_ln1171_13_fu_199  |    0    |    0    |    0    |
|          |    zext_ln1171_fu_204   |    0    |    0    |    0    |
|          |   zext_ln1171_6_fu_218  |    0    |    0    |    0    |
|          |       r_V_3_fu_223      |    0    |    0    |    0    |
|          |   zext_ln717_1_fu_227   |    0    |    0    |    0    |
|          |   zext_ln1171_7_fu_237  |    0    |    0    |    0    |
|          |   zext_ln1171_8_fu_248  |    0    |    0    |    0    |
|   zext   |   zext_ln1171_9_fu_268  |    0    |    0    |    0    |
|          |       r_V_4_fu_272      |    0    |    0    |    0    |
|          |  zext_ln1171_14_fu_277  |    0    |    0    |    0    |
|          |  zext_ln1171_15_fu_289  |    0    |    0    |    0    |
|          |    zext_ln712_fu_325    |    0    |    0    |    0    |
|          |  zext_ln1171_11_fu_342  |    0    |    0    |    0    |
|          |  zext_ln1171_12_fu_353  |    0    |    0    |    0    |
|          |  lshr_ln717_cast_fu_377 |    0    |    0    |    0    |
|          |  zext_ln1171_16_fu_400  |    0    |    0    |    0    |
|          |   zext_ln712_1_fu_443   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_230      |    0    |    0    |    0    |
|          |   shl_ln1171_5_fu_241   |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1171_8_fu_281   |    0    |    0    |    0    |
|          |   shl_ln1171_6_fu_335   |    0    |    0    |    0    |
|          |   shl_ln1171_7_fu_346   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   sext_ln1171_4_fu_299  |    0    |    0    |    0    |
|          | trunc_ln717_cast_fu_373 |    0    |    0    |    0    |
|          |    sext_ln712_fu_381    |    0    |    0    |    0    |
|          |   sext_ln712_5_fu_390   |    0    |    0    |    0    |
|          |   sext_ln1171_5_fu_404  |    0    |    0    |    0    |
|   sext   |   sext_ln712_4_fu_414   |    0    |    0    |    0    |
|          |   sext_ln712_6_fu_418   |    0    |    0    |    0    |
|          |    sext_ln1171_fu_427   |    0    |    0    |    0    |
|          |   sext_ln1171_3_fu_430  |    0    |    0    |    0    |
|          |   sext_ln712_2_fu_439   |    0    |    0    |    0    |
|          |   sext_ln712_3_fu_452   |    0    |    0    |    0    |
|          | add_ln712_8_cast_fu_456 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|insertvalue|      newret_fu_459      |    0    |    0    |    0    |
|          |      newret2_fu_465     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   156   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln712_3_reg_538 |   13   |
|  add_ln712_7_reg_543 |   14   |
|  add_ln712_8_reg_553 |   15   |
|    lshr_ln_reg_513   |    9   |
|   p_read111_reg_507  |    8   |
|   p_read_11_reg_492  |    8   |
|   p_read_12_reg_481  |    8   |
|   p_read_13_reg_471  |    8   |
|     r_V_3_reg_523    |   16   |
|     r_V_4_reg_528    |   16   |
|        reg_181       |   12   |
|        reg_185       |   11   |
| trunc_ln717_1_reg_548|   13   |
| trunc_ln717_2_reg_558|   13   |
| trunc_ln717_3_reg_533|   12   |
|zext_ln1171_10_reg_487|   15   |
|zext_ln1171_13_reg_497|   14   |
| zext_ln1171_6_reg_518|   15   |
|  zext_ln1171_reg_502 |   14   |
|  zext_ln717_reg_476  |   12   |
+----------------------+--------+
|         Total        |   246  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_108 |  p0  |  14  |   8  |   112  ||    57   |
| grp_fu_108 |  p1  |   7  |   8  |   56   ||    13   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   168  || 3.05621 ||    70   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   70   |
|  Register |    -   |    -   |   246  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   246  |   226  |
+-----------+--------+--------+--------+--------+
