<div id="pfa0" class="pf w0 h0" data-page-no="a0"><div class="pc pca0 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bga0.png"/><div class="t m0 x83 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-1.<span class="_ _1a"> </span>Reference links to related information (continued)</div><div class="t m0 x37 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x94 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x91 h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">Register access<span class="_ _57"> </span>Peripheral bus</div><div class="t m0 xb4 h7 y2b4 ff2 fs4 fc0 sc0 ls0">controller</div><div class="t m0 x115 h7 y2f5 ff2 fs4 fc1 sc0 ls0 ws0">Peripheral bridge</div><div class="t m0 x9 he ycad ff1 fs1 fc0 sc0 ls0 ws0">10.2.1<span class="_ _b"> </span>Port control and interrupt module features</div><div class="t m0 x33 hf ycae ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>32-pin ports</div><div class="t m0 x116 h8 ycaf ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 xd7 hf ycb0 ff3 fs5 fc0 sc0 ls0 ws0">Not all pins are available on the device. See the following</div><div class="t m0 xd7 hf ycb1 ff3 fs5 fc0 sc0 ls0 ws0">section for details.</div><div class="t m0 x33 hf ycb2 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Port A and Port D is each assigned one interrupt. For DMA requests, Port A and Port</div><div class="t m0 x34 hf ycb3 ff3 fs5 fc0 sc0 ls0 ws0">D each have a dedicated input to the DMA MUX.</div><div class="t m0 x9 hf ycb4 ff3 fs5 fc0 sc0 ls0 ws0">The reset state and read/write characteristics of the bit fields within the PORTx_PCRn</div><div class="t m0 x9 hf ycb5 ff3 fs5 fc0 sc0 ls0 ws0">registers is summarized in the table below.</div><div class="t m0 x5 h9 ycb6 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-2.<span class="_ _1a"> </span>Port control register configuration summary</div><div class="t m0 x4b h10 ycb7 ff1 fs4 fc0 sc0 ls0 ws0">This field</div><div class="t m0 x34 h10 ycb8 ff1 fs4 fc0 sc0 ls0">of</div><div class="t m0 x9a h10 ycb9 ff1 fs4 fc0 sc0 ls0">PORTx_PC</div><div class="t m0 x117 h10 ycba ff1 fs4 fc0 sc0 ls0">Rn</div><div class="t m0 xb1 h10 ycb7 ff1 fs4 fc0 sc0 ls0">Generally</div><div class="t m0 xdb h10 ycb8 ff1 fs4 fc0 sc0 ls0 ws0">resets to</div><div class="t m0 xfa h10 ycb7 ff1 fs4 fc0 sc0 ls0 ws0">Except for<span class="_ _d0"> </span>Resets to<span class="_ _41"> </span>Configurability</div><div class="t m0 x2c h7 ycbb ff2 fs4 fc0 sc0 ls0 ws0">PS<span class="_ _160"> </span>1<span class="_ _12d"> </span>PTA0<span class="_ _161"> </span>0<span class="_ _12d"> </span>Fixed - All are read only</div><div class="t m0 x2c h7 ycbc ff2 fs4 fc0 sc0 ls0 ws0">PE<span class="_ _160"> </span>0<span class="_ _12d"> </span>PTA0 and PTA2<span class="_ _d4"> </span>1<span class="_ _12d"> </span>Yes - All GPIO are</div><div class="t m0 x103 h7 ycbd ff2 fs4 fc0 sc0 ls0">configurable</div><div class="t m0 x2c h7 ycbe ff2 fs4 fc0 sc0 ls0 ws0">DSE<span class="_ _103"> </span>0<span class="_ _4e"> </span>No exceptions - all DSE are cleared on reset.<span class="_ _56"> </span>—<span class="_ _a5"> </span>4 pins are configurable for</div><div class="t m0 x103 h7 ycbf ff2 fs4 fc0 sc0 ls0 ws0">High Drive (PTB0 , PTB1,</div><div class="t m0 x103 h7 ycc0 ff2 fs4 fc0 sc0 ls0 ws0">PTD6 , PTD7). All are</div><div class="t m0 x103 h7 ycc1 ff2 fs4 fc0 sc0 ls0 ws0">others are fixed for Normal</div><div class="t m0 x103 h7 ycc2 ff2 fs4 fc0 sc0 ls0 ws0">Drive and the associated</div><div class="t m0 x103 h7 ycc3 ff2 fs4 fc0 sc0 ls0 ws0">DSE bit is read only.</div><div class="t m0 x2c h7 ycc4 ff2 fs4 fc0 sc0 ls0 ws0">SRE<span class="_ _103"> </span>1<span class="_ _4e"> </span>PTA3, PTA14, PTA15, PTA16, PTA17, PTB10,</div><div class="t m0 x8c h7 ycc5 ff2 fs4 fc0 sc0 ls0 ws0">PTB11, PTB16, PTB17, PTC3, PTC4, PTC5, PTC6,</div><div class="t m0 x8c h7 ycc6 ff2 fs4 fc0 sc0 ls0 ws0">PTC7, PTD4, PTD5, PTD6, PTD7</div><div class="t m0 xf3 h7 ycc4 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _12d"> </span>Fixed - All are read only</div><div class="t m0 x2c h7 ycc7 ff2 fs4 fc0 sc0 ls0 ws0">MUX<span class="_ _95"> </span>000<span class="_ _91"> </span>PTA0, PTA3 and PTA4<span class="_ _162"> </span>111<span class="_ _91"> </span>Yes - All GPIO are</div><div class="t m0 x103 h7 ycc8 ff2 fs4 fc0 sc0 ls0">configurable</div><div class="t m0 x2c h17 ycc9 ff2 fs4 fc0 sc0 ls0 ws0">PFE<span class="_ _b6"> </span>0<span class="_ _12d"> </span>No exceptions - all PFE are cleared on reset.<span class="fs9 fc1 ls1a1 v4">1</span>—<span class="_ _a5"> </span>The GPIO shared with</div><div class="t m0 x103 h7 ycca ff2 fs4 fc0 sc0 ls0 ws0">NMI_b pin is configurable.</div><div class="t m0 x103 h7 yccb ff2 fs4 fc0 sc0 ls0 ws0">All other GPIO is fixed and</div><div class="t m0 x103 h7 yccc ff2 fs4 fc0 sc0 ls0 ws0">read only.</div><div class="t m0 x2c h7 yccd ff2 fs4 fc0 sc0 ls0 ws0">IRQC<span class="_ _12f"> </span>000<span class="_ _91"> </span>No exceptions - all are cleared on reset.<span class="_ _dd"> </span>—<span class="_ _a5"> </span>Only implemented for</div><div class="t m0 x103 h7 ycce ff2 fs4 fc0 sc0 ls0 ws0">ports that support interrupt</div><div class="t m0 x103 h7 yccf ff2 fs4 fc0 sc0 ls0 ws0">and DMA functionality.</div><div class="t m0 x1b h7 ycd0 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Signal Multiplexing Integration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">160<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:675.600000px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf3e" data-dest-detail='[62,"XYZ",null,265.5,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.537000px;bottom:660.100000px;width:68.526000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa1" data-dest-detail='[161,"XYZ",null,600.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:347.323000px;bottom:150.941000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
