[{"content":" Currently Draft\nIn October 1, Rust for linux is under the linux-next, not stable\nThus this article would be out-of-date before Linux 6.1 stable comes.\nThis article play with https://github.com/Rust-for-Linux/linux/tree/for-next/rust\nIntroduction # Currently Apple Silicon mac series is only one ARM workstation that have powerful performance as normal desktop class workstation and can purchase anywhere. Of course if you have 32GB or bigger memory and least 8 big cores of apple silicon.\nVM hypervisor software selection. # UTM : Free / OpenSource, QEMU based Sometimes tricky. VM Fusion Tech Preview : Free for now / ClosedSource, Moderate Parallels : Non-Free / ClosedSource, not my taste (sorry). There\u0026rsquo;s some option working with Asahi Linux. But in this article is not consider native asahi linux environment.\nIn my case, I was chosen VM Fusion.\nVirtual Machine Configuration # Debian 11 : https://cdimage.debian.org/debian-cd/current/arm64/iso-dvd/ !! Checked working well.\nUbuntu : There were some issue clang and other gcc build tools version mismatch than broken apt things in aarch64 ubuntu apt repo. But you can try with ubuntu.\nArch Linux : https://gitlab.archlinux.org/tpowa/archboot/-/wikis/Archboot-Homepage#aarch64-architecture I didn\u0026rsquo;t tested yet.\nDebian Requirements # apt install build-essential -TBD-\nCheck RUST_AVAILABLE # TBD menuconfig # compile and save # ","date":"October 1, 2022","permalink":"/posts/rust_for_linux_with_m1/","section":"Posts","summary":"Currently Draft\nIn October 1, Rust for linux is under the linux-next, not stable\nThus this article would be out-of-date before Linux 6.1 stable comes.\nThis article play with https://github.","title":"[DRAFT] Rust For Linux Development Environment with AppleSilicon MacOS"},{"content":"","date":"October 1, 2022","permalink":"/tags/armv8a/","section":"Tags","summary":"","title":"ARMv8A"},{"content":"","date":"October 1, 2022","permalink":"/tags/draft/","section":"Tags","summary":"","title":"Draft"},{"content":"","date":"October 1, 2022","permalink":"/tags/english_article/","section":"Tags","summary":"","title":"English_Article"},{"content":"","date":"October 1, 2022","permalink":"/tags/linux/","section":"Tags","summary":"","title":"Linux"},{"content":"","date":"October 1, 2022","permalink":"/posts/","section":"Posts","summary":"","title":"Posts"},{"content":"Rust\n","date":"October 1, 2022","permalink":"/tags/rust/","section":"Tags","summary":"Rust","title":"Rust"},{"content":"\nMore details for rust tags : Rust tag\n","date":"October 1, 2022","permalink":"/tags/","section":"Tags","summary":"More details for rust tags : Rust tag","title":"Tags"},{"content":" Welcome to Jinwoo and Lambda ğŸ± \u0026rsquo;s blog This blog mainly cover with Linux, Rust, Embedded, and electronic circuits, and articles in Korean and English are mixed. And sometimes my cat LambdaÎ» appears frequently, so I would appreciate it if you liked it. Nyaa\n","date":"October 1, 2022","permalink":"/","section":"Welcome to Jinwoo and Lambda ğŸ± 's blog","summary":"Welcome to Jinwoo and Lambda ğŸ± \u0026rsquo;s blog This blog mainly cover with Linux, Rust, Embedded, and electronic circuits, and articles in Korean and English are mixed. And sometimes my cat LambdaÎ» appears frequently, so I would appreciate it if you liked it.","title":"Welcome to Jinwoo and Lambda ğŸ± 's blog"},{"content":"Introduction # ARMv8AëŠ” í”íˆ aarch64ë¡œë„ ë¶ˆë¦¬ë©° í˜„ì¬ ARMv7Aë¥¼ ë’¤ë¡œí•œì±„ ë„ë¦¬ ì‚¬ìš©í•˜ëŠ” ì•„í‚¤í…ì²˜ì¤‘ í•˜ë‚˜ì…ë‹ˆë‹¤. ë³¸ ê¸€ì—ì„œëŠ” ARMv8Aì˜ ë©”ëª¨ë¦¬ ì‹œìŠ¤í…œì„ IPë‹¨ìœ„ë¡œ ë³´ë ¤í•©ë‹ˆë‹¤.\nì‚¬ìš©í•˜ëŠ” ë©”ëª¨ë¦¬ (DDR4 , LPDDR4 , DDR3 , LPDDR3 , DDR2)ë‚˜ ì‚¬ìš©í•˜ëŠ” ì•„í‚¤í…ì²˜(ARM v8.1 or 8.2)ì— ì¡°ê¸ˆì”© ë‹¤ë¥´ë‚˜ ëŒ€ì²´ì ìœ¼ë¡œ ìœ„ ì‚¬ì§„ê³¼ ê°™ì€ í˜•íƒœë¡œ êµ¬ì„±ì´ ë˜ì–´ìˆìŠµë‹ˆë‹¤.\nComponents # CPU # Instructionì„ ì²˜ë¦¬í•©ë‹ˆë‹¤.\nGIC # Generic Interrupt Controller; GICëŠ” ê°ì¢… Nestedí•œ Interruptë¥¼ ê´€ë¦¬í•˜ë©°, Interruptë°œìƒì‹œ CPUì—ì„œ ë™ì‘ì¤‘ì´ë˜ PC/Registerë¥¼ ë°±ì—…í•˜ê³  í•´ë‹¹í•˜ëŠ” Inetrrupt Vectorë¥¼ Executioní•˜ë„ë¡ í•©ë‹ˆë‹¤.\nCCI / CCN # Cache Coherent Interconnect / Netowrk\nDMC # DRAMì„ ê´€ë¦¬í•©ë‹ˆë‹¤. DRAMì€ íœ˜ë°œì„± ë©”ëª¨ë¦¬ë¡œì„œ Read/Write ì´ì™¸ì— Refresh, Callibration ì™€ ê°™ì€ ì‘ì—…ì´ í•„ìš”í•©ë‹ˆë‹¤. ì¶”ê°€ì ìœ¼ë¡œ EEC, RASì— ëŒ€í•œ ê´€ë¦¬ë„ ìˆ˜í–‰í•©ë‹ˆë‹¤. Linuxë“œë¼ì´ë²„ì—ì„œëŠ” edac ë””ë ‰í„°ë¦¬ì—ì„œ EEC, RASì— ëŒ€í•œ ê´€ë¦¬ ë“œë¼ì´ë²„ ì½”ë“œë¥¼ í™•ì¸ í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.\nNIC # ê°ì¢… Peripheral ì„ ì—°ê²°í•˜ëŠ”ë° ì‚¬ìš©í•©ë‹ˆë‹¤.\nMMU # PA/VA (Physical/Virtual Address) ë³€í™˜ DMA ì»¨íŠ¸ë¡¤ Reference # CCI-400 ; https://developer.arm.com/Processors/CoreLink%20CCI-400 CCI-500 ; https://developer.arm.com/Processors/CoreLink%20CCI-500 DMC-400 ; DDR3/DDR2 DMC ; https://developer.arm.com/documentation/ddi0466/f/introduction/about-the-dmc-400 DMC-500 ; LPDDR4/LPDDR3 DMC ; https://developer.arm.com/documentation/100131/0000 ","date":"December 14, 2021","permalink":"/posts/arm_v8a_memory_ip_review/","section":"Posts","summary":"Introduction # ARMv8AëŠ” í”íˆ aarch64ë¡œë„ ë¶ˆë¦¬ë©° í˜„ì¬ ARMv7","title":"ARMv8A Memory IP Review"},{"content":"","date":"December 14, 2021","permalink":"/tags/electronics/","section":"Tags","summary":"","title":"Electronics"},{"content":"","date":"December 14, 2021","permalink":"/tags/korean_article/","section":"Tags","summary":"","title":"Korean_Article"},{"content":"","date":"January 1, 1","permalink":"/categories/","section":"Categories","summary":"","title":"Categories"}]