Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 24 17:06:18 2018
| Host         : DESKTOP-LGKRQU6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file elevatorFiniteStateMachine_timing_summary_routed.rpt -pb elevatorFiniteStateMachine_timing_summary_routed.pb -rpx elevatorFiniteStateMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : elevatorFiniteStateMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: executeScenario (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: counterTimeDivider/count_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: scene/clockDivider/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/currentTimeState_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/currentTimeState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/currentTimeState_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: scene/currentTimeState_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor1Passengers_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor1Passengers_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor1Passengers_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor1Passengers_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor2Passengers_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor2Passengers_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor2Passengers_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor2Passengers_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor3Passengers_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor3Passengers_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor3Passengers_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: scene/floor3Passengers_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: scene/isScenarioRunning/scenarioRunning_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: shiftClock/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.095        0.000                      0                  405        0.185        0.000                      0                  405        4.500        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.095        0.000                      0                  405        0.185        0.000                      0                  405        4.500        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 scene/clockDivider/count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.014ns (23.497%)  route 3.301ns (76.503%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  scene/clockDivider/count1_reg[25]/Q
                         net (fo=2, routed)           0.856     6.513    scene/clockDivider/count1_reg[25]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  scene/clockDivider/count1[0]_i_5/O
                         net (fo=2, routed)           0.560     7.196    scene/clockDivider/count1[0]_i_5_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  scene/clockDivider/clk_out_i_9/O
                         net (fo=2, routed)           0.508     7.828    scene/clockDivider/clk_out_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  scene/clockDivider/count1[0]_i_4/O
                         net (fo=1, routed)           0.416     8.368    scene/clockDivider/count1[0]_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  scene/clockDivider/count1[0]_i_1/O
                         net (fo=29, routed)          0.963     9.455    scene/clockDivider/count1[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  scene/clockDivider/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.849    scene/clockDivider/clk
    SLICE_X2Y19          FDRE                                         r  scene/clockDivider/count1_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.550    scene/clockDivider/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 scene/clockDivider/count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.014ns (23.497%)  route 3.301ns (76.503%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  scene/clockDivider/count1_reg[25]/Q
                         net (fo=2, routed)           0.856     6.513    scene/clockDivider/count1_reg[25]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  scene/clockDivider/count1[0]_i_5/O
                         net (fo=2, routed)           0.560     7.196    scene/clockDivider/count1[0]_i_5_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  scene/clockDivider/clk_out_i_9/O
                         net (fo=2, routed)           0.508     7.828    scene/clockDivider/clk_out_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  scene/clockDivider/count1[0]_i_4/O
                         net (fo=1, routed)           0.416     8.368    scene/clockDivider/count1[0]_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  scene/clockDivider/count1[0]_i_1/O
                         net (fo=29, routed)          0.963     9.455    scene/clockDivider/count1[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  scene/clockDivider/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.849    scene/clockDivider/clk
    SLICE_X2Y19          FDRE                                         r  scene/clockDivider/count1_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.550    scene/clockDivider/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 scene/clockDivider/count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.014ns (23.497%)  route 3.301ns (76.503%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  scene/clockDivider/count1_reg[25]/Q
                         net (fo=2, routed)           0.856     6.513    scene/clockDivider/count1_reg[25]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  scene/clockDivider/count1[0]_i_5/O
                         net (fo=2, routed)           0.560     7.196    scene/clockDivider/count1[0]_i_5_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  scene/clockDivider/clk_out_i_9/O
                         net (fo=2, routed)           0.508     7.828    scene/clockDivider/clk_out_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  scene/clockDivider/count1[0]_i_4/O
                         net (fo=1, routed)           0.416     8.368    scene/clockDivider/count1[0]_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  scene/clockDivider/count1[0]_i_1/O
                         net (fo=29, routed)          0.963     9.455    scene/clockDivider/count1[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  scene/clockDivider/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.849    scene/clockDivider/clk
    SLICE_X2Y19          FDRE                                         r  scene/clockDivider/count1_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.550    scene/clockDivider/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 scene/clockDivider/count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.014ns (23.497%)  route 3.301ns (76.503%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  scene/clockDivider/count1_reg[25]/Q
                         net (fo=2, routed)           0.856     6.513    scene/clockDivider/count1_reg[25]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  scene/clockDivider/count1[0]_i_5/O
                         net (fo=2, routed)           0.560     7.196    scene/clockDivider/count1[0]_i_5_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  scene/clockDivider/clk_out_i_9/O
                         net (fo=2, routed)           0.508     7.828    scene/clockDivider/clk_out_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  scene/clockDivider/count1[0]_i_4/O
                         net (fo=1, routed)           0.416     8.368    scene/clockDivider/count1[0]_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  scene/clockDivider/count1[0]_i_1/O
                         net (fo=29, routed)          0.963     9.455    scene/clockDivider/count1[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  scene/clockDivider/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.849    scene/clockDivider/clk
    SLICE_X2Y19          FDRE                                         r  scene/clockDivider/count1_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.550    scene/clockDivider/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 scene/clockDivider/count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.369%)  route 3.325ns (76.631%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  scene/clockDivider/count1_reg[25]/Q
                         net (fo=2, routed)           0.856     6.513    scene/clockDivider/count1_reg[25]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  scene/clockDivider/count1[0]_i_5/O
                         net (fo=2, routed)           0.560     7.196    scene/clockDivider/count1[0]_i_5_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  scene/clockDivider/clk_out_i_9/O
                         net (fo=2, routed)           0.508     7.828    scene/clockDivider/clk_out_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  scene/clockDivider/count1[0]_i_4/O
                         net (fo=1, routed)           0.416     8.368    scene/clockDivider/count1[0]_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  scene/clockDivider/count1[0]_i_1/O
                         net (fo=29, routed)          0.987     9.478    scene/clockDivider/count1[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.502    14.843    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[24]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.580    scene/clockDivider/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 scene/clockDivider/count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.369%)  route 3.325ns (76.631%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  scene/clockDivider/count1_reg[25]/Q
                         net (fo=2, routed)           0.856     6.513    scene/clockDivider/count1_reg[25]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  scene/clockDivider/count1[0]_i_5/O
                         net (fo=2, routed)           0.560     7.196    scene/clockDivider/count1[0]_i_5_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  scene/clockDivider/clk_out_i_9/O
                         net (fo=2, routed)           0.508     7.828    scene/clockDivider/clk_out_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  scene/clockDivider/count1[0]_i_4/O
                         net (fo=1, routed)           0.416     8.368    scene/clockDivider/count1[0]_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  scene/clockDivider/count1[0]_i_1/O
                         net (fo=29, routed)          0.987     9.478    scene/clockDivider/count1[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.502    14.843    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.580    scene/clockDivider/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 scene/clockDivider/count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.369%)  route 3.325ns (76.631%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  scene/clockDivider/count1_reg[25]/Q
                         net (fo=2, routed)           0.856     6.513    scene/clockDivider/count1_reg[25]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  scene/clockDivider/count1[0]_i_5/O
                         net (fo=2, routed)           0.560     7.196    scene/clockDivider/count1[0]_i_5_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  scene/clockDivider/clk_out_i_9/O
                         net (fo=2, routed)           0.508     7.828    scene/clockDivider/clk_out_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  scene/clockDivider/count1[0]_i_4/O
                         net (fo=1, routed)           0.416     8.368    scene/clockDivider/count1[0]_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  scene/clockDivider/count1[0]_i_1/O
                         net (fo=29, routed)          0.987     9.478    scene/clockDivider/count1[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.502    14.843    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[26]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.580    scene/clockDivider/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 scene/clockDivider/count1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.369%)  route 3.325ns (76.631%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.618     5.139    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  scene/clockDivider/count1_reg[25]/Q
                         net (fo=2, routed)           0.856     6.513    scene/clockDivider/count1_reg[25]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.637 r  scene/clockDivider/count1[0]_i_5/O
                         net (fo=2, routed)           0.560     7.196    scene/clockDivider/count1[0]_i_5_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.320 r  scene/clockDivider/clk_out_i_9/O
                         net (fo=2, routed)           0.508     7.828    scene/clockDivider/clk_out_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  scene/clockDivider/count1[0]_i_4/O
                         net (fo=1, routed)           0.416     8.368    scene/clockDivider/count1[0]_i_4_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  scene/clockDivider/count1[0]_i_1/O
                         net (fo=29, routed)          0.987     9.478    scene/clockDivider/count1[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.502    14.843    scene/clockDivider/clk
    SLICE_X2Y25          FDRE                                         r  scene/clockDivider/count1_reg[27]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.580    scene/clockDivider/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 scene/clockDivider/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.828ns (19.083%)  route 3.511ns (80.916%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.624     5.145    scene/clockDivider/clk
    SLICE_X3Y21          FDRE                                         r  scene/clockDivider/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  scene/clockDivider/count2_reg[14]/Q
                         net (fo=2, routed)           1.015     6.617    scene/clockDivider/count2_reg[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.124     6.741 f  scene/clockDivider/clk_out_i_7/O
                         net (fo=2, routed)           0.838     7.578    scene/clockDivider/clk_out_i_7_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.702 r  scene/clockDivider/count2[0]_i_4/O
                         net (fo=1, routed)           0.416     8.118    scene/clockDivider/count2[0]_i_4_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.242 r  scene/clockDivider/count2[0]_i_1/O
                         net (fo=28, routed)          1.242     9.484    scene/clockDivider/count2[0]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  scene/clockDivider/count2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.502    14.843    scene/clockDivider/clk
    SLICE_X3Y24          FDRE                                         r  scene/clockDivider/count2_reg[24]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    scene/clockDivider/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 scene/clockDivider/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene/clockDivider/count2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.828ns (19.083%)  route 3.511ns (80.916%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.624     5.145    scene/clockDivider/clk
    SLICE_X3Y21          FDRE                                         r  scene/clockDivider/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  scene/clockDivider/count2_reg[14]/Q
                         net (fo=2, routed)           1.015     6.617    scene/clockDivider/count2_reg[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.124     6.741 f  scene/clockDivider/clk_out_i_7/O
                         net (fo=2, routed)           0.838     7.578    scene/clockDivider/clk_out_i_7_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.702 r  scene/clockDivider/count2[0]_i_4/O
                         net (fo=1, routed)           0.416     8.118    scene/clockDivider/count2[0]_i_4_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.242 r  scene/clockDivider/count2[0]_i_1/O
                         net (fo=28, routed)          1.242     9.484    scene/clockDivider/count2[0]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  scene/clockDivider/count2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.502    14.843    scene/clockDivider/clk
    SLICE_X3Y24          FDRE                                         r  scene/clockDivider/count2_reg[25]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    scene/clockDivider/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.557     1.440    keypad4X4_inst0/clk
    SLICE_X8Y29          FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148     1.588 f  keypad4X4_inst0/finish_del_reg/Q
                         net (fo=1, routed)           0.059     1.647    keypad4X4_inst0/finish_del
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.098     1.745 r  keypad4X4_inst0/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.745    keypad4X4_inst0/key_valid_pre_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.825     1.952    keypad4X4_inst0/clk
    SLICE_X8Y29          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.120     1.560    keypad4X4_inst0/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.838%)  route 0.081ns (33.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.556     1.439    keypad4X4_inst0/clk
    SLICE_X12Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  keypad4X4_inst0/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.081     1.684    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[1]
    SLICE_X12Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.824     1.951    keypad4X4_inst0/clk
    SLICE_X12Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.060     1.499    keypad4X4_inst0/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.257%)  route 0.151ns (44.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.584     1.467    keypad4X4_inst0/clk
    SLICE_X7Y29          FDRE                                         r  keypad4X4_inst0/count_deb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  keypad4X4_inst0/count_deb_reg[3]/Q
                         net (fo=5, routed)           0.151     1.759    keypad4X4_inst0/count_deb_reg__0[3]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  keypad4X4_inst0/finish_i_1/O
                         net (fo=1, routed)           0.000     1.804    keypad4X4_inst0/finish_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  keypad4X4_inst0/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     1.980    keypad4X4_inst0/clk
    SLICE_X6Y29          FDRE                                         r  keypad4X4_inst0/finish_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.120     1.600    keypad4X4_inst0/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.556     1.439    keypad4X4_inst0/clk
    SLICE_X12Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  keypad4X4_inst0/FSM_onehot_row_reg[2]/Q
                         net (fo=6, routed)           0.089     1.676    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[2]
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.098     1.774 r  keypad4X4_inst0/FSM_onehot_row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    keypad4X4_inst0/FSM_onehot_row[1]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.824     1.951    keypad4X4_inst0/clk
    SLICE_X12Y28         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120     1.559    keypad4X4_inst0/FSM_onehot_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/count_deb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.584     1.467    keypad4X4_inst0/clk
    SLICE_X7Y29          FDRE                                         r  keypad4X4_inst0/count_deb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.128     1.595 r  keypad4X4_inst0/count_deb_reg[4]/Q
                         net (fo=4, routed)           0.082     1.677    keypad4X4_inst0/count_deb_reg__0[4]
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.099     1.776 r  keypad4X4_inst0/count_deb[5]_i_3/O
                         net (fo=1, routed)           0.000     1.776    keypad4X4_inst0/p_0_in__0[5]
    SLICE_X7Y29          FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     1.980    keypad4X4_inst0/clk
    SLICE_X7Y29          FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092     1.559    keypad4X4_inst0/count_deb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.583     1.466    display_8x8_0/clk
    SLICE_X0Y26          FDRE                                         r  display_8x8_0/color_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  display_8x8_0/color_data_reg[9]/Q
                         net (fo=1, routed)           0.107     1.701    display_8x8_0/color_data_reg_n_0_[9]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.104     1.805 r  display_8x8_0/color_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.805    display_8x8_0/color_data[8]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  display_8x8_0/color_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.851     1.978    display_8x8_0/clk
    SLICE_X0Y26          FDRE                                         r  display_8x8_0/color_data_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.107     1.573    display_8x8_0/color_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 display_8x8_0/op_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/op_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.937%)  route 0.128ns (38.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.588     1.471    display_8x8_0/clk
    SLICE_X2Y31          FDRE                                         r  display_8x8_0/op_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  display_8x8_0/op_count_reg[3]/Q
                         net (fo=9, routed)           0.128     1.764    display_8x8_0/op_count_reg_n_0_[3]
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  display_8x8_0/op_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.809    display_8x8_0/data0[6]
    SLICE_X3Y31          FDRE                                         r  display_8x8_0/op_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.857     1.984    display_8x8_0/clk
    SLICE_X3Y31          FDRE                                         r  display_8x8_0/op_count_reg[6]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.091     1.575    display_8x8_0/op_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/clk_en_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.226ns (69.451%)  route 0.099ns (30.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.586     1.469    display_8x8_0/clk
    SLICE_X3Y29          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.128     1.597 f  display_8x8_0/cnt_clkdiv_reg[7]/Q
                         net (fo=2, routed)           0.099     1.697    display_8x8_0/cnt_clkdiv_reg__0[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.098     1.795 r  display_8x8_0/clk_en_slow_i_1/O
                         net (fo=1, routed)           0.000     1.795    display_8x8_0/p_0_in
    SLICE_X3Y29          FDRE                                         r  display_8x8_0/clk_en_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.855     1.982    display_8x8_0/clk
    SLICE_X3Y29          FDRE                                         r  display_8x8_0/clk_en_slow_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091     1.560    display_8x8_0/clk_en_slow_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/cnt_clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.226%)  route 0.145ns (43.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.584     1.467    display_8x8_0/clk
    SLICE_X4Y29          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  display_8x8_0/cnt_clkdiv_reg[2]/Q
                         net (fo=6, routed)           0.145     1.753    display_8x8_0/cnt_clkdiv_reg__0[2]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  display_8x8_0/cnt_clkdiv[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    display_8x8_0/p_0_in__0[5]
    SLICE_X4Y29          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     1.980    display_8x8_0/clk
    SLICE_X4Y29          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[5]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092     1.559    display_8x8_0/cnt_clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.315%)  route 0.159ns (45.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.583     1.466    display_8x8_0/clk
    SLICE_X0Y26          FDRE                                         r  display_8x8_0/color_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_8x8_0/color_data_reg[17]/Q
                         net (fo=1, routed)           0.159     1.766    display_8x8_0/color_data_reg_n_0_[17]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.048     1.814 r  display_8x8_0/color_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.814    display_8x8_0/color_data[16]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  display_8x8_0/color_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.851     1.978    display_8x8_0/clk
    SLICE_X0Y26          FDRE                                         r  display_8x8_0/color_data_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.107     1.573    display_8x8_0/color_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   counterTimeDivider/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   counterTimeDivider/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   counterTimeDivider/count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   counterTimeDivider/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   counterTimeDivider/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   counterTimeDivider/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   counterTimeDivider/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   counterTimeDivider/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   counterTimeDivider/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   counterTimeDivider/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   counterTimeDivider/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   counterTimeDivider/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   counterTimeDivider/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   counterTimeDivider/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    display_8x8_0/cnt_clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    display_8x8_0/cnt_clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    display_8x8_0/cnt_clkdiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    display_8x8_0/cnt_clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    display_8x8_0/cnt_clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   counterTimeDivider/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   counterTimeDivider/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   counterTimeDivider/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   counterTimeDivider/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    display_8x8_0/color_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    display_8x8_0/color_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    display_8x8_0/color_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    display_8x8_0/color_data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    display_8x8_0/color_data_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    display_8x8_0/color_data_reg[9]/C



