INFO: [VRFC 10-163] Analyzing VHDL file "/home/jamm/PDS/TP1_EJ1_P2/TP1_EJ1_P2.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jamm/PDS/TP1_EJ1_P2/TP1_EJ1_P2.srcs/sim_1/new/tb_half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_half_adder'
