|surfer
clk_50MHz => clk.CLK
rst => gen_info:GEN_INFO_I.rst
rst => lives[0].PRESET
rst => lives[1].PRESET
rst => score[0].ACLR
rst => score[1].ACLR
rst => score[2].ACLR
rst => score[3].ACLR
rst => score[4].ACLR
rst => score[5].ACLR
rst => score[6].ACLR
rst => speed[0].PRESET
rst => speed[1].ACLR
rst => speed[2].ACLR
rst => s_copy_count[0].ACLR
rst => s_copy_count[1].ACLR
rst => s_copy_count[2].ACLR
rst => s_copy_count[3].ACLR
rst => s_copy_count[4].ACLR
rst => clk.ACLR
rst => mem_cnt:MEM_CONTROLLER_I.rst
rst => player_controller:PLAYER_CONTROLLER_I.rst
rst => display_controller:DISPLAY_CONTROLLER_I.rst
rst => vga_sync:VGA_SYNC_I.reset
rst => bin_to_bcd:BIN_TO_BCD_I.reset
rst => s_curr~3.DATAIN
up => player_controller:PLAYER_CONTROLLER_I.up
down => player_controller:PLAYER_CONTROLLER_I.down
digit1[0] << bcd_to_7seg:SEG1_I.display[0]
digit1[1] << bcd_to_7seg:SEG1_I.display[1]
digit1[2] << bcd_to_7seg:SEG1_I.display[2]
digit1[3] << bcd_to_7seg:SEG1_I.display[3]
digit1[4] << bcd_to_7seg:SEG1_I.display[4]
digit1[5] << bcd_to_7seg:SEG1_I.display[5]
digit1[6] << bcd_to_7seg:SEG1_I.display[6]
digit0[0] << bcd_to_7seg:SEG2_I.display[0]
digit0[1] << bcd_to_7seg:SEG2_I.display[1]
digit0[2] << bcd_to_7seg:SEG2_I.display[2]
digit0[3] << bcd_to_7seg:SEG2_I.display[3]
digit0[4] << bcd_to_7seg:SEG2_I.display[4]
digit0[5] << bcd_to_7seg:SEG2_I.display[5]
digit0[6] << bcd_to_7seg:SEG2_I.display[6]
lives_leds[0] << LessThan2.DB_MAX_OUTPUT_PORT_TYPE
lives_leds[1] << LessThan3.DB_MAX_OUTPUT_PORT_TYPE
lives_leds[2] << LessThan4.DB_MAX_OUTPUT_PORT_TYPE
vga_clk << clk.DB_MAX_OUTPUT_PORT_TYPE
h_sync << vga_sync:VGA_SYNC_I.hsync
v_sync << vga_sync:VGA_SYNC_I.vsync
sync_n << vga_sync:VGA_SYNC_I.sync_n
blank_n << vga_sync:VGA_SYNC_I.blank_n
r_out[0] << vga_sync:VGA_SYNC_I.Rout[4]
r_out[1] << vga_sync:VGA_SYNC_I.Rout[5]
r_out[2] << vga_sync:VGA_SYNC_I.Rout[6]
r_out[3] << vga_sync:VGA_SYNC_I.Rout[7]
g_out[0] << vga_sync:VGA_SYNC_I.Gout[4]
g_out[1] << vga_sync:VGA_SYNC_I.Gout[5]
g_out[2] << vga_sync:VGA_SYNC_I.Gout[6]
g_out[3] << vga_sync:VGA_SYNC_I.Gout[7]
b_out[0] << vga_sync:VGA_SYNC_I.Bout[4]
b_out[1] << vga_sync:VGA_SYNC_I.Bout[5]
b_out[2] << vga_sync:VGA_SYNC_I.Bout[6]
b_out[3] << vga_sync:VGA_SYNC_I.Bout[7]


|surfer|mem:CORE_MEM_I
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|surfer|mem:CORE_MEM_I|altsyncram:altsyncram_component
wren_a => altsyncram_9ho3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9ho3:auto_generated.data_a[0]
data_a[1] => altsyncram_9ho3:auto_generated.data_a[1]
data_a[2] => altsyncram_9ho3:auto_generated.data_a[2]
data_a[3] => altsyncram_9ho3:auto_generated.data_a[3]
data_a[4] => altsyncram_9ho3:auto_generated.data_a[4]
data_a[5] => altsyncram_9ho3:auto_generated.data_a[5]
data_a[6] => altsyncram_9ho3:auto_generated.data_a[6]
data_a[7] => altsyncram_9ho3:auto_generated.data_a[7]
data_a[8] => altsyncram_9ho3:auto_generated.data_a[8]
data_a[9] => altsyncram_9ho3:auto_generated.data_a[9]
data_a[10] => altsyncram_9ho3:auto_generated.data_a[10]
data_a[11] => altsyncram_9ho3:auto_generated.data_a[11]
data_a[12] => altsyncram_9ho3:auto_generated.data_a[12]
data_a[13] => altsyncram_9ho3:auto_generated.data_a[13]
data_a[14] => altsyncram_9ho3:auto_generated.data_a[14]
data_a[15] => altsyncram_9ho3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_9ho3:auto_generated.address_a[0]
address_a[1] => altsyncram_9ho3:auto_generated.address_a[1]
address_a[2] => altsyncram_9ho3:auto_generated.address_a[2]
address_a[3] => altsyncram_9ho3:auto_generated.address_a[3]
address_b[0] => altsyncram_9ho3:auto_generated.address_b[0]
address_b[1] => altsyncram_9ho3:auto_generated.address_b[1]
address_b[2] => altsyncram_9ho3:auto_generated.address_b[2]
address_b[3] => altsyncram_9ho3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9ho3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_9ho3:auto_generated.q_b[0]
q_b[1] <= altsyncram_9ho3:auto_generated.q_b[1]
q_b[2] <= altsyncram_9ho3:auto_generated.q_b[2]
q_b[3] <= altsyncram_9ho3:auto_generated.q_b[3]
q_b[4] <= altsyncram_9ho3:auto_generated.q_b[4]
q_b[5] <= altsyncram_9ho3:auto_generated.q_b[5]
q_b[6] <= altsyncram_9ho3:auto_generated.q_b[6]
q_b[7] <= altsyncram_9ho3:auto_generated.q_b[7]
q_b[8] <= altsyncram_9ho3:auto_generated.q_b[8]
q_b[9] <= altsyncram_9ho3:auto_generated.q_b[9]
q_b[10] <= altsyncram_9ho3:auto_generated.q_b[10]
q_b[11] <= altsyncram_9ho3:auto_generated.q_b[11]
q_b[12] <= altsyncram_9ho3:auto_generated.q_b[12]
q_b[13] <= altsyncram_9ho3:auto_generated.q_b[13]
q_b[14] <= altsyncram_9ho3:auto_generated.q_b[14]
q_b[15] <= altsyncram_9ho3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|surfer|mem:CORE_MEM_I|altsyncram:altsyncram_component|altsyncram_9ho3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|surfer|mem:DISP_MEM_I
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|surfer|mem:DISP_MEM_I|altsyncram:altsyncram_component
wren_a => altsyncram_9ho3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9ho3:auto_generated.data_a[0]
data_a[1] => altsyncram_9ho3:auto_generated.data_a[1]
data_a[2] => altsyncram_9ho3:auto_generated.data_a[2]
data_a[3] => altsyncram_9ho3:auto_generated.data_a[3]
data_a[4] => altsyncram_9ho3:auto_generated.data_a[4]
data_a[5] => altsyncram_9ho3:auto_generated.data_a[5]
data_a[6] => altsyncram_9ho3:auto_generated.data_a[6]
data_a[7] => altsyncram_9ho3:auto_generated.data_a[7]
data_a[8] => altsyncram_9ho3:auto_generated.data_a[8]
data_a[9] => altsyncram_9ho3:auto_generated.data_a[9]
data_a[10] => altsyncram_9ho3:auto_generated.data_a[10]
data_a[11] => altsyncram_9ho3:auto_generated.data_a[11]
data_a[12] => altsyncram_9ho3:auto_generated.data_a[12]
data_a[13] => altsyncram_9ho3:auto_generated.data_a[13]
data_a[14] => altsyncram_9ho3:auto_generated.data_a[14]
data_a[15] => altsyncram_9ho3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_9ho3:auto_generated.address_a[0]
address_a[1] => altsyncram_9ho3:auto_generated.address_a[1]
address_a[2] => altsyncram_9ho3:auto_generated.address_a[2]
address_a[3] => altsyncram_9ho3:auto_generated.address_a[3]
address_b[0] => altsyncram_9ho3:auto_generated.address_b[0]
address_b[1] => altsyncram_9ho3:auto_generated.address_b[1]
address_b[2] => altsyncram_9ho3:auto_generated.address_b[2]
address_b[3] => altsyncram_9ho3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9ho3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_9ho3:auto_generated.q_b[0]
q_b[1] <= altsyncram_9ho3:auto_generated.q_b[1]
q_b[2] <= altsyncram_9ho3:auto_generated.q_b[2]
q_b[3] <= altsyncram_9ho3:auto_generated.q_b[3]
q_b[4] <= altsyncram_9ho3:auto_generated.q_b[4]
q_b[5] <= altsyncram_9ho3:auto_generated.q_b[5]
q_b[6] <= altsyncram_9ho3:auto_generated.q_b[6]
q_b[7] <= altsyncram_9ho3:auto_generated.q_b[7]
q_b[8] <= altsyncram_9ho3:auto_generated.q_b[8]
q_b[9] <= altsyncram_9ho3:auto_generated.q_b[9]
q_b[10] <= altsyncram_9ho3:auto_generated.q_b[10]
q_b[11] <= altsyncram_9ho3:auto_generated.q_b[11]
q_b[12] <= altsyncram_9ho3:auto_generated.q_b[12]
q_b[13] <= altsyncram_9ho3:auto_generated.q_b[13]
q_b[14] <= altsyncram_9ho3:auto_generated.q_b[14]
q_b[15] <= altsyncram_9ho3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|surfer|mem:DISP_MEM_I|altsyncram:altsyncram_component|altsyncram_9ho3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|surfer|gen_info:GEN_INFO_I
clk => counter:CNT_I.clk
clk => count_to[0].CLK
clk => count_to[1].CLK
clk => count_to[2].CLK
clk => count_to[3].CLK
clk => count_to[4].CLK
clk => count_to[5].CLK
clk => count_to[6].CLK
clk => count_to[7].CLK
rst => lfsr:LFSR_I.rst
rst => count_to[0].ACLR
rst => count_to[1].PRESET
rst => count_to[2].ACLR
rst => count_to[3].PRESET
rst => count_to[4].PRESET
rst => count_to[5].ACLR
rst => count_to[6].PRESET
rst => count_to[7].ACLR
rst => counter:CNT_I.rst
count_en => set_count_to.IN1
count_en => lfsr:LFSR_I.clk
count_en => counter:CNT_I.en
speed[0] => Add1.IN8
speed[1] => Add1.IN7
speed[2] => Add1.IN6
take <= counter:CNT_I.count_end
info[0] <= lfsr:LFSR_I.gen[2]
info[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
info[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
info[3] <= <VCC>
info[4] <= <VCC>
info[5] <= <VCC>
info[6] <= <VCC>
info[7] <= <VCC>
info[8] <= <VCC>
info[9] <= <VCC>
info[10] <= <GND>
info[11] <= <GND>
info[12] <= <VCC>
info[13] <= <GND>


|surfer|gen_info:GEN_INFO_I|lfsr:LFSR_I
clk => s_curr[0].CLK
clk => s_curr[1].CLK
clk => s_curr[2].CLK
clk => s_curr[3].CLK
clk => s_curr[4].CLK
clk => s_curr[5].CLK
clk => s_curr[6].CLK
clk => s_curr[7].CLK
rst => s_curr[0].PRESET
rst => s_curr[1].ACLR
rst => s_curr[2].ACLR
rst => s_curr[3].ACLR
rst => s_curr[4].ACLR
rst => s_curr[5].ACLR
rst => s_curr[6].ACLR
rst => s_curr[7].ACLR
gen[0] <= s_curr[0].DB_MAX_OUTPUT_PORT_TYPE
gen[1] <= s_curr[1].DB_MAX_OUTPUT_PORT_TYPE
gen[2] <= s_curr[2].DB_MAX_OUTPUT_PORT_TYPE
gen[3] <= s_curr[3].DB_MAX_OUTPUT_PORT_TYPE
gen[4] <= s_curr[4].DB_MAX_OUTPUT_PORT_TYPE
gen[5] <= s_curr[5].DB_MAX_OUTPUT_PORT_TYPE
gen[6] <= s_curr[6].DB_MAX_OUTPUT_PORT_TYPE
gen[7] <= s_curr[7].DB_MAX_OUTPUT_PORT_TYPE


|surfer|gen_info:GEN_INFO_I|counter:CNT_I
clk => iter[0].CLK
clk => iter[1].CLK
clk => iter[2].CLK
clk => iter[3].CLK
clk => iter[4].CLK
clk => iter[5].CLK
clk => iter[6].CLK
clk => iter[7].CLK
rst => tick.IN1
en => iter[0].ENA
en => iter[1].ENA
en => iter[2].ENA
en => iter[3].ENA
en => iter[4].ENA
en => iter[5].ENA
en => iter[6].ENA
en => iter[7].ENA
count_to[0] => Add0.IN16
count_to[1] => Add0.IN15
count_to[2] => Add0.IN14
count_to[3] => Add0.IN13
count_to[4] => Add0.IN12
count_to[5] => Add0.IN11
count_to[6] => Add0.IN10
count_to[7] => Add0.IN9
count[0] <= iter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= iter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= iter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= iter[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= iter[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= iter[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= iter[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= iter[7].DB_MAX_OUTPUT_PORT_TYPE
count_end <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|surfer|mem_cnt:MEM_CONTROLLER_I
clk => first[0]~reg0.CLK
clk => first[1]~reg0.CLK
clk => first[2]~reg0.CLK
clk => first[3]~reg0.CLK
clk => first[4]~reg0.CLK
clk => first[5]~reg0.CLK
clk => first[6]~reg0.CLK
clk => first[7]~reg0.CLK
clk => first[8]~reg0.CLK
clk => first[9]~reg0.CLK
clk => first[10]~reg0.CLK
clk => first[11]~reg0.CLK
clk => first[12]~reg0.CLK
clk => first[13]~reg0.CLK
clk => core_w_data[0]~reg0.CLK
clk => core_w_data[1]~reg0.CLK
clk => core_w_data[2]~reg0.CLK
clk => core_w_data[3]~reg0.CLK
clk => core_w_data[4]~reg0.CLK
clk => core_w_data[5]~reg0.CLK
clk => core_w_data[6]~reg0.CLK
clk => core_w_data[7]~reg0.CLK
clk => core_w_data[8]~reg0.CLK
clk => core_w_data[9]~reg0.CLK
clk => core_w_data[10]~reg0.CLK
clk => core_w_data[11]~reg0.CLK
clk => core_w_data[12]~reg0.CLK
clk => core_w_data[13]~reg0.CLK
clk => core_w_data[14]~reg0.CLK
clk => core_w_data[15]~reg0.CLK
clk => core_w_addr[0]~reg0.CLK
clk => core_w_addr[1]~reg0.CLK
clk => core_w_addr[2]~reg0.CLK
clk => core_w_addr[3]~reg0.CLK
clk => core_w_en~reg0.CLK
clk => disp_w_data[0]~reg0.CLK
clk => disp_w_data[1]~reg0.CLK
clk => disp_w_data[2]~reg0.CLK
clk => disp_w_data[3]~reg0.CLK
clk => disp_w_data[4]~reg0.CLK
clk => disp_w_data[5]~reg0.CLK
clk => disp_w_data[6]~reg0.CLK
clk => disp_w_data[7]~reg0.CLK
clk => disp_w_data[8]~reg0.CLK
clk => disp_w_data[9]~reg0.CLK
clk => disp_w_data[10]~reg0.CLK
clk => disp_w_data[11]~reg0.CLK
clk => disp_w_data[12]~reg0.CLK
clk => disp_w_data[13]~reg0.CLK
clk => disp_w_data[14]~reg0.CLK
clk => disp_w_data[15]~reg0.CLK
clk => disp_w_addr[0]~reg0.CLK
clk => disp_w_addr[1]~reg0.CLK
clk => disp_w_addr[2]~reg0.CLK
clk => disp_w_addr[3]~reg0.CLK
clk => disp_w_en~reg0.CLK
clk => burst_mode.CLK
clk => burst_count[0].CLK
clk => burst_count[1].CLK
clk => burst_count[2].CLK
clk => burst_count[3].CLK
clk => burst_count[4].CLK
clk => burst_state.CLK
clk => queue_head[0].CLK
clk => queue_head[1].CLK
clk => queue_head[2].CLK
clk => queue_head[3].CLK
clk => queue_size[0].CLK
clk => queue_size[1].CLK
clk => queue_size[2].CLK
clk => queue_size[3].CLK
clk => queue_size[4].CLK
rst => burst_count[0].ACLR
rst => burst_count[1].ACLR
rst => burst_count[2].ACLR
rst => burst_count[3].ACLR
rst => burst_count[4].ACLR
rst => burst_state.ACLR
rst => queue_head[0].ACLR
rst => queue_head[1].ACLR
rst => queue_head[2].ACLR
rst => queue_head[3].ACLR
rst => queue_size[0].ACLR
rst => queue_size[1].ACLR
rst => queue_size[2].ACLR
rst => queue_size[3].ACLR
rst => queue_size[4].ACLR
rst => burst_mode.ENA
add => ADD_DELETE.IN1
add => WRITE_CORE.IN1
add => SET_FIRST.IN1
delete => ADD_DELETE.IN1
copy => SET_BURST.IN0
copy => burst_mode.DATAB
move => SET_BURST.IN1
info[0] => core_w_data.DATAB
info[0] => first.DATAB
info[1] => core_w_data.DATAB
info[1] => first.DATAB
info[2] => core_w_data.DATAB
info[2] => first.DATAB
info[3] => core_w_data.DATAB
info[3] => first.DATAB
info[4] => core_w_data.DATAB
info[4] => first.DATAB
info[5] => core_w_data.DATAB
info[5] => first.DATAB
info[6] => core_w_data.DATAB
info[6] => first.DATAB
info[7] => core_w_data.DATAB
info[7] => first.DATAB
info[8] => core_w_data.DATAB
info[8] => first.DATAB
info[9] => core_w_data.DATAB
info[9] => first.DATAB
info[10] => core_w_data.DATAB
info[10] => first.DATAB
info[11] => core_w_data.DATAB
info[11] => first.DATAB
info[12] => core_w_data.DATAB
info[12] => first.DATAB
info[13] => core_w_data.DATAB
info[13] => first.DATAB
speed[0] => Add5.IN11
speed[1] => Add5.IN10
speed[2] => Add5.IN9
core_r_data[0] => core_w_data.DATAB
core_r_data[0] => first.DATAB
core_r_data[0] => disp_w_data[0]~reg0.DATAIN
core_r_data[1] => core_w_data.DATAB
core_r_data[1] => first.DATAB
core_r_data[1] => disp_w_data[1]~reg0.DATAIN
core_r_data[2] => core_w_data.DATAB
core_r_data[2] => first.DATAB
core_r_data[2] => disp_w_data[2]~reg0.DATAIN
core_r_data[3] => Add5.IN22
core_r_data[3] => first.DATAB
core_r_data[3] => disp_w_data[3]~reg0.DATAIN
core_r_data[4] => Add5.IN21
core_r_data[4] => first.DATAB
core_r_data[4] => disp_w_data[4]~reg0.DATAIN
core_r_data[5] => Add5.IN20
core_r_data[5] => first.DATAB
core_r_data[5] => disp_w_data[5]~reg0.DATAIN
core_r_data[6] => Add5.IN19
core_r_data[6] => first.DATAB
core_r_data[6] => disp_w_data[6]~reg0.DATAIN
core_r_data[7] => Add5.IN18
core_r_data[7] => first.DATAB
core_r_data[7] => disp_w_data[7]~reg0.DATAIN
core_r_data[8] => Add5.IN17
core_r_data[8] => first.DATAB
core_r_data[8] => disp_w_data[8]~reg0.DATAIN
core_r_data[9] => Add5.IN16
core_r_data[9] => first.DATAB
core_r_data[9] => disp_w_data[9]~reg0.DATAIN
core_r_data[10] => Add5.IN15
core_r_data[10] => first.DATAB
core_r_data[10] => disp_w_data[10]~reg0.DATAIN
core_r_data[11] => Add5.IN14
core_r_data[11] => first.DATAB
core_r_data[11] => disp_w_data[11]~reg0.DATAIN
core_r_data[12] => Add5.IN13
core_r_data[12] => first.DATAB
core_r_data[12] => disp_w_data[12]~reg0.DATAIN
core_r_data[13] => Add5.IN12
core_r_data[13] => first.DATAB
core_r_data[13] => disp_w_data[13]~reg0.DATAIN
core_r_data[14] => disp_w_data[14]~reg0.DATAIN
core_r_data[15] => disp_w_data[15]~reg0.DATAIN
core_w_en <= core_w_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[0] <= core_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[1] <= core_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[2] <= core_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[3] <= core_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[4] <= core_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[5] <= core_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[6] <= core_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[7] <= core_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[8] <= core_w_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[9] <= core_w_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[10] <= core_w_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[11] <= core_w_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[12] <= core_w_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[13] <= core_w_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[14] <= core_w_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_data[15] <= core_w_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_addr[0] <= core_w_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_addr[1] <= core_w_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_addr[2] <= core_w_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_w_addr[3] <= core_w_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_r_addr[0] <= core_r_addr.DB_MAX_OUTPUT_PORT_TYPE
core_r_addr[1] <= core_r_addr.DB_MAX_OUTPUT_PORT_TYPE
core_r_addr[2] <= core_r_addr.DB_MAX_OUTPUT_PORT_TYPE
core_r_addr[3] <= core_r_addr.DB_MAX_OUTPUT_PORT_TYPE
disp_w_en <= disp_w_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[0] <= disp_w_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[1] <= disp_w_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[2] <= disp_w_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[3] <= disp_w_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[4] <= disp_w_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[5] <= disp_w_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[6] <= disp_w_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[7] <= disp_w_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[8] <= disp_w_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[9] <= disp_w_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[10] <= disp_w_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[11] <= disp_w_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[12] <= disp_w_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[13] <= disp_w_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[14] <= disp_w_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_data[15] <= disp_w_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_addr[0] <= disp_w_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_addr[1] <= disp_w_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_addr[2] <= disp_w_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_w_addr[3] <= disp_w_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[0] <= first[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= first[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= first[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[3] <= first[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[4] <= first[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[5] <= first[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[6] <= first[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[7] <= first[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[8] <= first[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[9] <= first[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[10] <= first[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[11] <= first[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[12] <= first[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first[13] <= first[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[0] <= queue_size[0].DB_MAX_OUTPUT_PORT_TYPE
size[1] <= queue_size[1].DB_MAX_OUTPUT_PORT_TYPE
size[2] <= queue_size[2].DB_MAX_OUTPUT_PORT_TYPE
size[3] <= queue_size[3].DB_MAX_OUTPUT_PORT_TYPE
size[4] <= queue_size[4].DB_MAX_OUTPUT_PORT_TYPE


|surfer|player_controller:PLAYER_CONTROLLER_I
clk => debouncer:D0.clk
clk => curr_lane[0].CLK
clk => curr_lane[1].CLK
clk => debouncer:D1.clk
rst => debouncer:D0.rst
rst => curr_lane[0].PRESET
rst => curr_lane[1].ACLR
rst => debouncer:D1.rst
up => debouncer:D0.btn
down => debouncer:D1.btn
lane[0] <= curr_lane[0].DB_MAX_OUTPUT_PORT_TYPE
lane[1] <= curr_lane[1].DB_MAX_OUTPUT_PORT_TYPE


|surfer|player_controller:PLAYER_CONTROLLER_I|debouncer:D0
clk => counter:cnt_inst.clk
clk => s_curr~1.DATAIN
rst => s_curr~3.DATAIN
btn => Selector1.IN3
btn => Selector3.IN3
btn => Selector0.IN1
btn => s_next.s3.DATAB
request <= request.DB_MAX_OUTPUT_PORT_TYPE


|surfer|player_controller:PLAYER_CONTROLLER_I|debouncer:D0|counter:cnt_inst
clk => iter[0].CLK
clk => iter[1].CLK
clk => iter[2].CLK
clk => iter[3].CLK
clk => iter[4].CLK
clk => iter[5].CLK
clk => iter[6].CLK
clk => iter[7].CLK
clk => iter[8].CLK
clk => iter[9].CLK
clk => iter[10].CLK
clk => iter[11].CLK
clk => iter[12].CLK
clk => iter[13].CLK
clk => iter[14].CLK
clk => iter[15].CLK
clk => iter[16].CLK
clk => iter[17].CLK
clk => iter[18].CLK
clk => iter[19].CLK
rst => tick.IN1
en => iter[0].ENA
en => iter[1].ENA
en => iter[2].ENA
en => iter[3].ENA
en => iter[4].ENA
en => iter[5].ENA
en => iter[6].ENA
en => iter[7].ENA
en => iter[8].ENA
en => iter[9].ENA
en => iter[10].ENA
en => iter[11].ENA
en => iter[12].ENA
en => iter[13].ENA
en => iter[14].ENA
en => iter[15].ENA
en => iter[16].ENA
en => iter[17].ENA
en => iter[18].ENA
en => iter[19].ENA
count_to[0] => Add0.IN40
count_to[1] => Add0.IN39
count_to[2] => Add0.IN38
count_to[3] => Add0.IN37
count_to[4] => Add0.IN36
count_to[5] => Add0.IN35
count_to[6] => Add0.IN34
count_to[7] => Add0.IN33
count_to[8] => Add0.IN32
count_to[9] => Add0.IN31
count_to[10] => Add0.IN30
count_to[11] => Add0.IN29
count_to[12] => Add0.IN28
count_to[13] => Add0.IN27
count_to[14] => Add0.IN26
count_to[15] => Add0.IN25
count_to[16] => Add0.IN24
count_to[17] => Add0.IN23
count_to[18] => Add0.IN22
count_to[19] => Add0.IN21
count[0] <= iter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= iter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= iter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= iter[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= iter[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= iter[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= iter[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= iter[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= iter[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= iter[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= iter[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= iter[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= iter[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= iter[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= iter[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= iter[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= iter[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= iter[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= iter[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= iter[19].DB_MAX_OUTPUT_PORT_TYPE
count_end <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|surfer|player_controller:PLAYER_CONTROLLER_I|debouncer:D1
clk => counter:cnt_inst.clk
clk => s_curr~1.DATAIN
rst => s_curr~3.DATAIN
btn => Selector1.IN3
btn => Selector3.IN3
btn => Selector0.IN1
btn => s_next.s3.DATAB
request <= request.DB_MAX_OUTPUT_PORT_TYPE


|surfer|player_controller:PLAYER_CONTROLLER_I|debouncer:D1|counter:cnt_inst
clk => iter[0].CLK
clk => iter[1].CLK
clk => iter[2].CLK
clk => iter[3].CLK
clk => iter[4].CLK
clk => iter[5].CLK
clk => iter[6].CLK
clk => iter[7].CLK
clk => iter[8].CLK
clk => iter[9].CLK
clk => iter[10].CLK
clk => iter[11].CLK
clk => iter[12].CLK
clk => iter[13].CLK
clk => iter[14].CLK
clk => iter[15].CLK
clk => iter[16].CLK
clk => iter[17].CLK
clk => iter[18].CLK
clk => iter[19].CLK
rst => tick.IN1
en => iter[0].ENA
en => iter[1].ENA
en => iter[2].ENA
en => iter[3].ENA
en => iter[4].ENA
en => iter[5].ENA
en => iter[6].ENA
en => iter[7].ENA
en => iter[8].ENA
en => iter[9].ENA
en => iter[10].ENA
en => iter[11].ENA
en => iter[12].ENA
en => iter[13].ENA
en => iter[14].ENA
en => iter[15].ENA
en => iter[16].ENA
en => iter[17].ENA
en => iter[18].ENA
en => iter[19].ENA
count_to[0] => Add0.IN40
count_to[1] => Add0.IN39
count_to[2] => Add0.IN38
count_to[3] => Add0.IN37
count_to[4] => Add0.IN36
count_to[5] => Add0.IN35
count_to[6] => Add0.IN34
count_to[7] => Add0.IN33
count_to[8] => Add0.IN32
count_to[9] => Add0.IN31
count_to[10] => Add0.IN30
count_to[11] => Add0.IN29
count_to[12] => Add0.IN28
count_to[13] => Add0.IN27
count_to[14] => Add0.IN26
count_to[15] => Add0.IN25
count_to[16] => Add0.IN24
count_to[17] => Add0.IN23
count_to[18] => Add0.IN22
count_to[19] => Add0.IN21
count[0] <= iter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= iter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= iter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= iter[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= iter[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= iter[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= iter[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= iter[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= iter[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= iter[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= iter[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= iter[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= iter[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= iter[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= iter[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= iter[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= iter[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= iter[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= iter[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= iter[19].DB_MAX_OUTPUT_PORT_TYPE
count_end <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|surfer|collision_controller:COLLISION_CONTROLLER_I
lane[0] => Equal1.IN1
lane[1] => Equal1.IN0
size[0] => Equal0.IN4
size[1] => Equal0.IN3
size[2] => Equal0.IN2
size[3] => Equal0.IN1
size[4] => Equal0.IN0
first[0] => ~NO_FANOUT~
first[1] => Equal1.IN3
first[2] => Equal1.IN2
first[3] => LessThan0.IN64
first[3] => LessThan1.IN64
first[3] => LessThan2.IN64
first[4] => LessThan0.IN63
first[4] => LessThan1.IN63
first[4] => LessThan2.IN63
first[5] => LessThan0.IN62
first[5] => LessThan1.IN62
first[5] => LessThan2.IN62
first[6] => LessThan0.IN61
first[6] => LessThan1.IN61
first[6] => LessThan2.IN61
first[7] => LessThan0.IN60
first[7] => LessThan1.IN60
first[7] => LessThan2.IN60
first[8] => LessThan0.IN59
first[8] => LessThan1.IN59
first[8] => LessThan2.IN59
first[9] => LessThan0.IN58
first[9] => LessThan1.IN58
first[9] => LessThan2.IN58
first[10] => LessThan0.IN57
first[10] => LessThan1.IN57
first[10] => LessThan2.IN57
first[11] => LessThan0.IN56
first[11] => LessThan1.IN56
first[11] => LessThan2.IN56
first[12] => LessThan0.IN55
first[12] => LessThan1.IN55
first[12] => LessThan2.IN55
first[13] => LessThan0.IN33
first[13] => LessThan1.IN33
first[13] => LessThan2.IN33
first[13] => LessThan0.IN34
first[13] => LessThan1.IN34
first[13] => LessThan2.IN34
first[13] => LessThan0.IN35
first[13] => LessThan1.IN35
first[13] => LessThan2.IN35
first[13] => LessThan0.IN36
first[13] => LessThan1.IN36
first[13] => LessThan2.IN36
first[13] => LessThan0.IN37
first[13] => LessThan1.IN37
first[13] => LessThan2.IN37
first[13] => LessThan0.IN38
first[13] => LessThan1.IN38
first[13] => LessThan2.IN38
first[13] => LessThan0.IN39
first[13] => LessThan1.IN39
first[13] => LessThan2.IN39
first[13] => LessThan0.IN40
first[13] => LessThan1.IN40
first[13] => LessThan2.IN40
first[13] => LessThan0.IN41
first[13] => LessThan1.IN41
first[13] => LessThan2.IN41
first[13] => LessThan0.IN42
first[13] => LessThan1.IN42
first[13] => LessThan2.IN42
first[13] => LessThan0.IN43
first[13] => LessThan1.IN43
first[13] => LessThan2.IN43
first[13] => LessThan0.IN44
first[13] => LessThan1.IN44
first[13] => LessThan2.IN44
first[13] => LessThan0.IN45
first[13] => LessThan1.IN45
first[13] => LessThan2.IN45
first[13] => LessThan0.IN46
first[13] => LessThan1.IN46
first[13] => LessThan2.IN46
first[13] => LessThan0.IN47
first[13] => LessThan1.IN47
first[13] => LessThan2.IN47
first[13] => LessThan0.IN48
first[13] => LessThan1.IN48
first[13] => LessThan2.IN48
first[13] => LessThan0.IN49
first[13] => LessThan1.IN49
first[13] => LessThan2.IN49
first[13] => LessThan0.IN50
first[13] => LessThan1.IN50
first[13] => LessThan2.IN50
first[13] => LessThan0.IN51
first[13] => LessThan1.IN51
first[13] => LessThan2.IN51
first[13] => LessThan0.IN52
first[13] => LessThan1.IN52
first[13] => LessThan2.IN52
first[13] => LessThan0.IN53
first[13] => LessThan1.IN53
first[13] => LessThan2.IN53
first[13] => LessThan0.IN54
first[13] => LessThan1.IN54
first[13] => LessThan2.IN54
hit <= object_coll.DB_MAX_OUTPUT_PORT_TYPE
miss <= object_exit.DB_MAX_OUTPUT_PORT_TYPE


|surfer|display_controller:DISPLAY_CONTROLLER_I
clk => surfer_rom:SURFER_ROM_I.clock
clk => mem_size[0].CLK
clk => mem_size[1].CLK
clk => mem_size[2].CLK
clk => mem_size[3].CLK
clk => mem_size[4].CLK
clk => wait_read[0].CLK
clk => wait_read[1].CLK
clk => lookup[0].CLK
clk => lookup[1].CLK
clk => lookup[2].CLK
clk => lookup[3].CLK
clk => coin_rom:COIN_ROM_I.clock
clk => bomb_rom:BOMB_ROM_I.clock
rst => mem_size[0].ACLR
rst => mem_size[1].ACLR
rst => mem_size[2].ACLR
rst => mem_size[3].ACLR
rst => mem_size[4].ACLR
rst => wait_read[0].ACLR
rst => wait_read[1].ACLR
rst => lookup[0].ACLR
rst => lookup[1].ACLR
rst => lookup[2].ACLR
rst => lookup[3].ACLR
ref_tick => mem_size[4].ENA
ref_tick => mem_size[3].ENA
ref_tick => mem_size[2].ENA
ref_tick => mem_size[1].ENA
ref_tick => mem_size[0].ENA
lane[0] => LessThan2.IN9
lane[0] => Add1.IN4
lane[0] => Add3.IN6
lane[0] => LessThan2.IN7
lane[0] => LessThan3.IN6
lane[0] => Add3.IN4
lane[1] => LessThan2.IN8
lane[1] => Add1.IN3
lane[1] => Add3.IN5
lane[1] => LessThan2.IN6
lane[1] => Add0.IN2
lane[1] => Add3.IN3
xp[0] => LessThan0.IN20
xp[0] => LessThan1.IN20
xp[0] => LessThan5.IN32
xp[0] => LessThan6.IN60
xp[0] => Add8.IN64
xp[0] => rom_addr_vec[0].DATAB
xp[0] => LessThan10.IN60
xp[0] => Equal0.IN9
xp[1] => LessThan0.IN19
xp[1] => LessThan1.IN19
xp[1] => Add2.IN18
xp[1] => LessThan5.IN31
xp[1] => LessThan6.IN59
xp[1] => Add8.IN63
xp[1] => LessThan10.IN59
xp[1] => Equal0.IN8
xp[2] => LessThan0.IN18
xp[2] => LessThan1.IN18
xp[2] => Add2.IN17
xp[2] => LessThan5.IN30
xp[2] => LessThan6.IN58
xp[2] => Add8.IN62
xp[2] => LessThan10.IN58
xp[2] => Equal0.IN7
xp[3] => LessThan0.IN17
xp[3] => LessThan1.IN17
xp[3] => Add2.IN16
xp[3] => LessThan5.IN29
xp[3] => LessThan6.IN57
xp[3] => Add8.IN61
xp[3] => LessThan10.IN57
xp[3] => Equal0.IN6
xp[4] => LessThan0.IN16
xp[4] => LessThan1.IN16
xp[4] => Add2.IN15
xp[4] => LessThan5.IN28
xp[4] => LessThan6.IN56
xp[4] => Add8.IN60
xp[4] => LessThan10.IN56
xp[4] => Equal0.IN5
xp[5] => LessThan0.IN15
xp[5] => LessThan1.IN15
xp[5] => Add2.IN14
xp[5] => LessThan5.IN27
xp[5] => LessThan6.IN55
xp[5] => Add8.IN59
xp[5] => LessThan10.IN55
xp[5] => Equal0.IN4
xp[6] => LessThan0.IN14
xp[6] => LessThan1.IN14
xp[6] => Add2.IN13
xp[6] => LessThan5.IN26
xp[6] => LessThan6.IN54
xp[6] => Add8.IN58
xp[6] => LessThan10.IN54
xp[6] => Equal0.IN3
xp[7] => LessThan0.IN13
xp[7] => LessThan1.IN13
xp[7] => Add2.IN12
xp[7] => LessThan5.IN25
xp[7] => LessThan6.IN53
xp[7] => Add8.IN57
xp[7] => LessThan10.IN53
xp[7] => Equal0.IN2
xp[8] => LessThan0.IN12
xp[8] => LessThan1.IN12
xp[8] => Add2.IN11
xp[8] => LessThan5.IN24
xp[8] => LessThan6.IN52
xp[8] => Add8.IN56
xp[8] => LessThan10.IN52
xp[8] => Equal0.IN1
xp[9] => LessThan0.IN11
xp[9] => LessThan1.IN11
xp[9] => Add2.IN10
xp[9] => LessThan5.IN23
xp[9] => LessThan6.IN51
xp[9] => Add8.IN55
xp[9] => LessThan10.IN51
xp[9] => Equal0.IN0
yp[0] => LessThan2.IN18
yp[0] => LessThan3.IN20
yp[0] => Add4.IN12
yp[0] => Add5.IN16
yp[0] => LessThan7.IN16
yp[0] => LessThan8.IN20
yp[0] => Add10.IN12
yp[0] => Add11.IN16
yp[1] => LessThan2.IN17
yp[1] => LessThan3.IN19
yp[1] => Add4.IN10
yp[1] => Add4.IN11
yp[1] => LessThan7.IN15
yp[1] => LessThan8.IN19
yp[1] => Add10.IN10
yp[1] => Add10.IN11
yp[2] => LessThan2.IN16
yp[2] => LessThan3.IN18
yp[2] => Add4.IN8
yp[2] => Add4.IN9
yp[2] => LessThan7.IN14
yp[2] => LessThan8.IN18
yp[2] => Add10.IN8
yp[2] => Add10.IN9
yp[3] => LessThan2.IN15
yp[3] => LessThan3.IN17
yp[3] => Add3.IN12
yp[3] => LessThan7.IN13
yp[3] => LessThan8.IN17
yp[3] => Add9.IN10
yp[4] => LessThan2.IN14
yp[4] => LessThan3.IN16
yp[4] => Add3.IN11
yp[4] => LessThan7.IN12
yp[4] => LessThan8.IN16
yp[4] => Add9.IN9
yp[5] => LessThan2.IN13
yp[5] => LessThan3.IN15
yp[5] => Add3.IN10
yp[5] => LessThan7.IN11
yp[5] => LessThan8.IN15
yp[5] => Add9.IN8
yp[6] => LessThan2.IN12
yp[6] => LessThan3.IN14
yp[6] => Add3.IN9
yp[6] => LessThan7.IN10
yp[6] => LessThan8.IN14
yp[6] => Add9.IN7
yp[7] => LessThan2.IN11
yp[7] => LessThan3.IN13
yp[7] => Add3.IN8
yp[7] => LessThan7.IN9
yp[7] => LessThan8.IN13
yp[7] => Add9.IN6
yp[8] => LessThan2.IN10
yp[8] => LessThan3.IN12
yp[8] => Add3.IN7
yp[8] => LessThan7.IN8
yp[8] => LessThan8.IN12
yp[8] => Add9.IN5
size[0] => mem_size[0].DATAIN
size[1] => mem_size[1].DATAIN
size[2] => mem_size[2].DATAIN
size[3] => mem_size[3].DATAIN
size[4] => mem_size[4].DATAIN
mem_data[0] => rom_select.DATAB
mem_data[0] => rom_select.DATAB
mem_data[1] => LessThan7.IN18
mem_data[1] => Add7.IN4
mem_data[1] => Add9.IN12
mem_data[1] => LessThan7.IN7
mem_data[1] => LessThan8.IN6
mem_data[1] => Add9.IN4
mem_data[2] => LessThan7.IN17
mem_data[2] => Add7.IN3
mem_data[2] => Add9.IN11
mem_data[2] => LessThan7.IN6
mem_data[2] => Add6.IN2
mem_data[2] => Add9.IN3
mem_data[3] => LessThan5.IN64
mem_data[3] => LessThan6.IN64
mem_data[3] => LessThan10.IN64
mem_data[3] => Add8.IN54
mem_data[4] => LessThan5.IN63
mem_data[4] => LessThan6.IN63
mem_data[4] => LessThan10.IN63
mem_data[4] => Add8.IN53
mem_data[5] => LessThan5.IN62
mem_data[5] => LessThan6.IN62
mem_data[5] => LessThan10.IN62
mem_data[5] => Add8.IN52
mem_data[6] => LessThan5.IN61
mem_data[6] => LessThan6.IN61
mem_data[6] => LessThan10.IN61
mem_data[6] => Add8.IN51
mem_data[7] => LessThan5.IN60
mem_data[7] => Add12.IN56
mem_data[7] => Add8.IN50
mem_data[8] => LessThan5.IN59
mem_data[8] => Add12.IN55
mem_data[8] => Add8.IN49
mem_data[9] => LessThan5.IN58
mem_data[9] => Add12.IN54
mem_data[9] => Add8.IN48
mem_data[10] => LessThan5.IN57
mem_data[10] => Add12.IN53
mem_data[10] => Add8.IN47
mem_data[11] => LessThan5.IN56
mem_data[11] => Add12.IN52
mem_data[11] => Add8.IN46
mem_data[12] => LessThan5.IN55
mem_data[12] => Add12.IN51
mem_data[12] => Add8.IN45
mem_data[13] => LessThan5.IN33
mem_data[13] => Add12.IN29
mem_data[13] => LessThan5.IN34
mem_data[13] => Add12.IN30
mem_data[13] => LessThan5.IN35
mem_data[13] => Add12.IN31
mem_data[13] => LessThan5.IN36
mem_data[13] => Add12.IN32
mem_data[13] => LessThan5.IN37
mem_data[13] => Add12.IN33
mem_data[13] => LessThan5.IN38
mem_data[13] => Add12.IN34
mem_data[13] => LessThan5.IN39
mem_data[13] => Add12.IN35
mem_data[13] => LessThan5.IN40
mem_data[13] => Add12.IN36
mem_data[13] => LessThan5.IN41
mem_data[13] => Add12.IN37
mem_data[13] => LessThan5.IN42
mem_data[13] => Add12.IN38
mem_data[13] => LessThan5.IN43
mem_data[13] => Add12.IN39
mem_data[13] => LessThan5.IN44
mem_data[13] => Add12.IN40
mem_data[13] => LessThan5.IN45
mem_data[13] => Add12.IN41
mem_data[13] => LessThan5.IN46
mem_data[13] => Add12.IN42
mem_data[13] => LessThan5.IN47
mem_data[13] => Add12.IN43
mem_data[13] => LessThan5.IN48
mem_data[13] => Add12.IN44
mem_data[13] => LessThan5.IN49
mem_data[13] => Add12.IN45
mem_data[13] => LessThan5.IN50
mem_data[13] => Add12.IN46
mem_data[13] => LessThan5.IN51
mem_data[13] => Add12.IN47
mem_data[13] => LessThan5.IN52
mem_data[13] => Add12.IN48
mem_data[13] => LessThan5.IN53
mem_data[13] => Add12.IN49
mem_data[13] => LessThan5.IN54
mem_data[13] => Add12.IN50
mem_data[13] => Add8.IN23
mem_data[13] => Add8.IN24
mem_data[13] => Add8.IN25
mem_data[13] => Add8.IN26
mem_data[13] => Add8.IN27
mem_data[13] => Add8.IN28
mem_data[13] => Add8.IN29
mem_data[13] => Add8.IN30
mem_data[13] => Add8.IN31
mem_data[13] => Add8.IN32
mem_data[13] => Add8.IN33
mem_data[13] => Add8.IN34
mem_data[13] => Add8.IN35
mem_data[13] => Add8.IN36
mem_data[13] => Add8.IN37
mem_data[13] => Add8.IN38
mem_data[13] => Add8.IN39
mem_data[13] => Add8.IN40
mem_data[13] => Add8.IN41
mem_data[13] => Add8.IN42
mem_data[13] => Add8.IN43
mem_data[13] => Add8.IN44
mem_data[14] => ~NO_FANOUT~
mem_data[15] => ~NO_FANOUT~
mem_addr[0] <= lookup[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= lookup[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= lookup[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= lookup[3].DB_MAX_OUTPUT_PORT_TYPE
disp_color[0] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[1] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[2] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[3] <= <GND>
disp_color[4] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[5] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[6] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[7] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[8] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[9] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[10] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[11] <= <GND>
disp_color[12] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[13] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[14] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[15] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[16] <= <GND>
disp_color[17] <= <GND>
disp_color[18] <= <GND>
disp_color[19] <= <GND>
disp_color[20] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[21] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[22] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE
disp_color[23] <= disp_color.DB_MAX_OUTPUT_PORT_TYPE


|surfer|display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|surfer|display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4js3:auto_generated.address_a[0]
address_a[1] => altsyncram_4js3:auto_generated.address_a[1]
address_a[2] => altsyncram_4js3:auto_generated.address_a[2]
address_a[3] => altsyncram_4js3:auto_generated.address_a[3]
address_a[4] => altsyncram_4js3:auto_generated.address_a[4]
address_a[5] => altsyncram_4js3:auto_generated.address_a[5]
address_a[6] => altsyncram_4js3:auto_generated.address_a[6]
address_a[7] => altsyncram_4js3:auto_generated.address_a[7]
address_a[8] => altsyncram_4js3:auto_generated.address_a[8]
address_a[9] => altsyncram_4js3:auto_generated.address_a[9]
address_a[10] => altsyncram_4js3:auto_generated.address_a[10]
address_a[11] => altsyncram_4js3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4js3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4js3:auto_generated.q_a[0]
q_a[1] <= altsyncram_4js3:auto_generated.q_a[1]
q_a[2] <= altsyncram_4js3:auto_generated.q_a[2]
q_a[3] <= altsyncram_4js3:auto_generated.q_a[3]
q_a[4] <= altsyncram_4js3:auto_generated.q_a[4]
q_a[5] <= altsyncram_4js3:auto_generated.q_a[5]
q_a[6] <= altsyncram_4js3:auto_generated.q_a[6]
q_a[7] <= altsyncram_4js3:auto_generated.q_a[7]
q_a[8] <= altsyncram_4js3:auto_generated.q_a[8]
q_a[9] <= altsyncram_4js3:auto_generated.q_a[9]
q_a[10] <= altsyncram_4js3:auto_generated.q_a[10]
q_a[11] <= altsyncram_4js3:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|surfer|display_controller:DISPLAY_CONTROLLER_I|surfer_rom:SURFER_ROM_I|altsyncram:altsyncram_component|altsyncram_4js3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|surfer|display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|surfer|display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mbs3:auto_generated.address_a[0]
address_a[1] => altsyncram_mbs3:auto_generated.address_a[1]
address_a[2] => altsyncram_mbs3:auto_generated.address_a[2]
address_a[3] => altsyncram_mbs3:auto_generated.address_a[3]
address_a[4] => altsyncram_mbs3:auto_generated.address_a[4]
address_a[5] => altsyncram_mbs3:auto_generated.address_a[5]
address_a[6] => altsyncram_mbs3:auto_generated.address_a[6]
address_a[7] => altsyncram_mbs3:auto_generated.address_a[7]
address_a[8] => altsyncram_mbs3:auto_generated.address_a[8]
address_a[9] => altsyncram_mbs3:auto_generated.address_a[9]
address_a[10] => altsyncram_mbs3:auto_generated.address_a[10]
address_a[11] => altsyncram_mbs3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mbs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mbs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_mbs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_mbs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_mbs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_mbs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_mbs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_mbs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_mbs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_mbs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_mbs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_mbs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_mbs3:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|surfer|display_controller:DISPLAY_CONTROLLER_I|coin_rom:COIN_ROM_I|altsyncram:altsyncram_component|altsyncram_mbs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|surfer|display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|surfer|display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dbs3:auto_generated.address_a[0]
address_a[1] => altsyncram_dbs3:auto_generated.address_a[1]
address_a[2] => altsyncram_dbs3:auto_generated.address_a[2]
address_a[3] => altsyncram_dbs3:auto_generated.address_a[3]
address_a[4] => altsyncram_dbs3:auto_generated.address_a[4]
address_a[5] => altsyncram_dbs3:auto_generated.address_a[5]
address_a[6] => altsyncram_dbs3:auto_generated.address_a[6]
address_a[7] => altsyncram_dbs3:auto_generated.address_a[7]
address_a[8] => altsyncram_dbs3:auto_generated.address_a[8]
address_a[9] => altsyncram_dbs3:auto_generated.address_a[9]
address_a[10] => altsyncram_dbs3:auto_generated.address_a[10]
address_a[11] => altsyncram_dbs3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dbs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dbs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_dbs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_dbs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_dbs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_dbs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_dbs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_dbs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_dbs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_dbs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_dbs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_dbs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_dbs3:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|surfer|display_controller:DISPLAY_CONTROLLER_I|bomb_rom:BOMB_ROM_I|altsyncram:altsyncram_component|altsyncram_dbs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|surfer|vga_sync:VGA_SYNC_I
clk => vpos[0]~reg0.CLK
clk => vpos[1]~reg0.CLK
clk => vpos[2]~reg0.CLK
clk => vpos[3]~reg0.CLK
clk => vpos[4]~reg0.CLK
clk => vpos[5]~reg0.CLK
clk => vpos[6]~reg0.CLK
clk => vpos[7]~reg0.CLK
clk => vpos[8]~reg0.CLK
clk => hpos[0]~reg0.CLK
clk => hpos[1]~reg0.CLK
clk => hpos[2]~reg0.CLK
clk => hpos[3]~reg0.CLK
clk => hpos[4]~reg0.CLK
clk => hpos[5]~reg0.CLK
clk => hpos[6]~reg0.CLK
clk => hpos[7]~reg0.CLK
clk => hpos[8]~reg0.CLK
clk => hpos[9]~reg0.CLK
clk => disp_ena.CLK
clk => vsync~reg0.CLK
clk => hsync~reg0.CLK
clk => v_count[0].CLK
clk => v_count[1].CLK
clk => v_count[2].CLK
clk => v_count[3].CLK
clk => v_count[4].CLK
clk => v_count[5].CLK
clk => v_count[6].CLK
clk => v_count[7].CLK
clk => v_count[8].CLK
clk => v_count[9].CLK
clk => h_count[0].CLK
clk => h_count[1].CLK
clk => h_count[2].CLK
clk => h_count[3].CLK
clk => h_count[4].CLK
clk => h_count[5].CLK
clk => h_count[6].CLK
clk => h_count[7].CLK
clk => h_count[8].CLK
clk => h_count[9].CLK
reset => vpos[0]~reg0.ACLR
reset => vpos[1]~reg0.ACLR
reset => vpos[2]~reg0.ACLR
reset => vpos[3]~reg0.ACLR
reset => vpos[4]~reg0.ACLR
reset => vpos[5]~reg0.ACLR
reset => vpos[6]~reg0.ACLR
reset => vpos[7]~reg0.ACLR
reset => vpos[8]~reg0.ACLR
reset => hpos[0]~reg0.ACLR
reset => hpos[1]~reg0.ACLR
reset => hpos[2]~reg0.ACLR
reset => hpos[3]~reg0.ACLR
reset => hpos[4]~reg0.ACLR
reset => hpos[5]~reg0.ACLR
reset => hpos[6]~reg0.ACLR
reset => hpos[7]~reg0.ACLR
reset => hpos[8]~reg0.ACLR
reset => hpos[9]~reg0.ACLR
reset => disp_ena.ACLR
reset => vsync~reg0.PRESET
reset => hsync~reg0.PRESET
reset => v_count[0].ACLR
reset => v_count[1].ACLR
reset => v_count[2].ACLR
reset => v_count[3].ACLR
reset => v_count[4].ACLR
reset => v_count[5].ACLR
reset => v_count[6].ACLR
reset => v_count[7].ACLR
reset => v_count[8].ACLR
reset => v_count[9].ACLR
reset => h_count[0].ACLR
reset => h_count[1].ACLR
reset => h_count[2].ACLR
reset => h_count[3].ACLR
reset => h_count[4].ACLR
reset => h_count[5].ACLR
reset => h_count[6].ACLR
reset => h_count[7].ACLR
reset => h_count[8].ACLR
reset => h_count[9].ACLR
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_n <= <GND>
blank_n <= <VCC>
hpos[0] <= hpos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[1] <= hpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[2] <= hpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[3] <= hpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[4] <= hpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[5] <= hpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[6] <= hpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[7] <= hpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[8] <= hpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hpos[9] <= hpos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[0] <= vpos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[1] <= vpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[2] <= vpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[3] <= vpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[4] <= vpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[5] <= vpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[6] <= vpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[7] <= vpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vpos[8] <= vpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rin[0] => Rout.DATAB
Rin[1] => Rout.DATAB
Rin[2] => Rout.DATAB
Rin[3] => Rout.DATAB
Rin[4] => Rout.DATAB
Rin[5] => Rout.DATAB
Rin[6] => Rout.DATAB
Rin[7] => Rout.DATAB
Gin[0] => Gout.DATAB
Gin[1] => Gout.DATAB
Gin[2] => Gout.DATAB
Gin[3] => Gout.DATAB
Gin[4] => Gout.DATAB
Gin[5] => Gout.DATAB
Gin[6] => Gout.DATAB
Gin[7] => Gout.DATAB
Bin[0] => Bout.DATAB
Bin[1] => Bout.DATAB
Bin[2] => Bout.DATAB
Bin[3] => Bout.DATAB
Bin[4] => Bout.DATAB
Bin[5] => Bout.DATAB
Bin[6] => Bout.DATAB
Bin[7] => Bout.DATAB
Rout[0] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
Rout[1] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
Rout[2] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
Rout[3] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
Rout[4] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
Rout[5] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
Rout[6] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
Rout[7] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
Gout[0] <= Gout.DB_MAX_OUTPUT_PORT_TYPE
Gout[1] <= Gout.DB_MAX_OUTPUT_PORT_TYPE
Gout[2] <= Gout.DB_MAX_OUTPUT_PORT_TYPE
Gout[3] <= Gout.DB_MAX_OUTPUT_PORT_TYPE
Gout[4] <= Gout.DB_MAX_OUTPUT_PORT_TYPE
Gout[5] <= Gout.DB_MAX_OUTPUT_PORT_TYPE
Gout[6] <= Gout.DB_MAX_OUTPUT_PORT_TYPE
Gout[7] <= Gout.DB_MAX_OUTPUT_PORT_TYPE
Bout[0] <= Bout.DB_MAX_OUTPUT_PORT_TYPE
Bout[1] <= Bout.DB_MAX_OUTPUT_PORT_TYPE
Bout[2] <= Bout.DB_MAX_OUTPUT_PORT_TYPE
Bout[3] <= Bout.DB_MAX_OUTPUT_PORT_TYPE
Bout[4] <= Bout.DB_MAX_OUTPUT_PORT_TYPE
Bout[5] <= Bout.DB_MAX_OUTPUT_PORT_TYPE
Bout[6] <= Bout.DB_MAX_OUTPUT_PORT_TYPE
Bout[7] <= Bout.DB_MAX_OUTPUT_PORT_TYPE
ref_tick <= ref_tick.DB_MAX_OUTPUT_PORT_TYPE


|surfer|bin_to_bcd:BIN_TO_BCD_I
clk => bcd_out[0]~reg0.CLK
clk => bcd_out[1]~reg0.CLK
clk => bcd_out[2]~reg0.CLK
clk => bcd_out[3]~reg0.CLK
clk => bcd_out[4]~reg0.CLK
clk => bcd_out[5]~reg0.CLK
clk => bcd_out[6]~reg0.CLK
clk => bcd_out[7]~reg0.CLK
clk => bcd_out[8]~reg0.CLK
clk => bcd_out[9]~reg0.CLK
clk => bcd_out[10]~reg0.CLK
clk => bcd_out[11]~reg0.CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => shift_reg[12].CLK
clk => shift_reg[13].CLK
clk => shift_reg[14].CLK
clk => shift_reg[15].CLK
clk => shift_reg[16].CLK
clk => shift_reg[17].CLK
clk => shift_reg[18].CLK
clk => shift_reg[19].CLK
clk => shift_cnt[0].CLK
clk => shift_cnt[1].CLK
clk => shift_cnt[2].CLK
clk => bin_in_reg[0].CLK
clk => bin_in_reg[1].CLK
clk => bin_in_reg[2].CLK
clk => bin_in_reg[3].CLK
clk => bin_in_reg[4].CLK
clk => bin_in_reg[5].CLK
clk => bin_in_reg[6].CLK
clk => bin_in_reg[7].CLK
clk => state_reg~1.DATAIN
reset => state_reg.OUTPUTSELECT
reset => state_reg.OUTPUTSELECT
reset => state_reg.OUTPUTSELECT
reset => bin_in_reg.OUTPUTSELECT
reset => bin_in_reg.OUTPUTSELECT
reset => bin_in_reg.OUTPUTSELECT
reset => bin_in_reg.OUTPUTSELECT
reset => bin_in_reg.OUTPUTSELECT
reset => bin_in_reg.OUTPUTSELECT
reset => bin_in_reg.OUTPUTSELECT
reset => bin_in_reg.OUTPUTSELECT
reset => shift_cnt.OUTPUTSELECT
reset => shift_cnt.OUTPUTSELECT
reset => shift_cnt.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
reset => bcd_out.OUTPUTSELECT
num_in[0] => Equal0.IN7
num_in[0] => bin_in_reg.DATAA
num_in[0] => shift_reg.DATAB
num_in[1] => Equal0.IN6
num_in[1] => bin_in_reg.DATAA
num_in[1] => shift_reg.DATAB
num_in[2] => Equal0.IN5
num_in[2] => bin_in_reg.DATAA
num_in[2] => shift_reg.DATAB
num_in[3] => Equal0.IN4
num_in[3] => bin_in_reg.DATAA
num_in[3] => shift_reg.DATAB
num_in[4] => Equal0.IN3
num_in[4] => bin_in_reg.DATAA
num_in[4] => shift_reg.DATAB
num_in[5] => Equal0.IN2
num_in[5] => bin_in_reg.DATAA
num_in[5] => shift_reg.DATAB
num_in[6] => Equal0.IN1
num_in[6] => bin_in_reg.DATAA
num_in[6] => shift_reg.DATAB
num_in[7] => Equal0.IN0
num_in[7] => bin_in_reg.DATAA
num_in[7] => shift_reg.DATAB
num_in[8] => ~NO_FANOUT~
num_in[9] => ~NO_FANOUT~
bcd_out[0] <= bcd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[1] <= bcd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[2] <= bcd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[3] <= bcd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[4] <= bcd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[5] <= bcd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[6] <= bcd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[7] <= bcd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[8] <= bcd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[9] <= bcd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[10] <= bcd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bcd_out[11] <= bcd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|surfer|bcd_to_7seg:SEG1_I
digit[0] => Mux0.IN19
digit[0] => Mux1.IN19
digit[0] => Mux2.IN19
digit[0] => Mux3.IN19
digit[0] => Mux4.IN19
digit[0] => Mux5.IN19
digit[0] => Mux6.IN19
digit[1] => Mux0.IN18
digit[1] => Mux1.IN18
digit[1] => Mux2.IN18
digit[1] => Mux3.IN18
digit[1] => Mux4.IN18
digit[1] => Mux5.IN18
digit[1] => Mux6.IN18
digit[2] => Mux0.IN17
digit[2] => Mux1.IN17
digit[2] => Mux2.IN17
digit[2] => Mux3.IN17
digit[2] => Mux4.IN17
digit[2] => Mux5.IN17
digit[2] => Mux6.IN17
digit[3] => Mux0.IN16
digit[3] => Mux1.IN16
digit[3] => Mux2.IN16
digit[3] => Mux3.IN16
digit[3] => Mux4.IN16
digit[3] => Mux5.IN16
digit[3] => Mux6.IN16
display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|surfer|bcd_to_7seg:SEG2_I
digit[0] => Mux0.IN19
digit[0] => Mux1.IN19
digit[0] => Mux2.IN19
digit[0] => Mux3.IN19
digit[0] => Mux4.IN19
digit[0] => Mux5.IN19
digit[0] => Mux6.IN19
digit[1] => Mux0.IN18
digit[1] => Mux1.IN18
digit[1] => Mux2.IN18
digit[1] => Mux3.IN18
digit[1] => Mux4.IN18
digit[1] => Mux5.IN18
digit[1] => Mux6.IN18
digit[2] => Mux0.IN17
digit[2] => Mux1.IN17
digit[2] => Mux2.IN17
digit[2] => Mux3.IN17
digit[2] => Mux4.IN17
digit[2] => Mux5.IN17
digit[2] => Mux6.IN17
digit[3] => Mux0.IN16
digit[3] => Mux1.IN16
digit[3] => Mux2.IN16
digit[3] => Mux3.IN16
digit[3] => Mux4.IN16
digit[3] => Mux5.IN16
digit[3] => Mux6.IN16
display[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


