library verilog;
use verilog.vl_types.all;
entity RAM is
    port(
        clk             : in     vl_logic;
        m_wr_en         : in     vl_logic;
        Addr            : in     vl_logic_vector(8 downto 0);
        W_data          : in     vl_logic_vector(15 downto 0);
        R_data          : out    vl_logic_vector(15 downto 0)
    );
end RAM;
