Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb  2 12:06:29 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
TIMING-16  Warning           Large setup violation                                             15          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (323)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (323)
--------------------------------
 There are 323 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.635      -35.582                     18                 1251        0.084        0.000                      0                 1251        3.000        0.000                       0                   331  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  adc_clk_wiz_0_1       {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  vclk_clk_wiz_0_1      {0.000 8.333}      16.667          60.000          
vclk                    {0.000 5.000}      10.000          100.000         
  adc_clk_wiz_0         {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  vclk_clk_wiz_0        {0.000 8.333}      16.667          60.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  adc_clk_wiz_0_1                                                                                                                                                        16.000        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
  vclk_clk_wiz_0_1           -2.633      -35.425                     15                 1227        0.163        0.000                      0                 1227        7.083        0.000                       0                   324  
vclk                                                                                                                                                                      3.000        0.000                       0                     1  
  adc_clk_wiz_0                                                                                                                                                          16.000        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  vclk_clk_wiz_0             -2.635      -35.447                     15                 1227        0.163        0.000                      0                 1227        7.083        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vclk_clk_wiz_0_1  adc_clk_wiz_0_1         0.233        0.000                      0                    6        0.272        0.000                      0                    6  
vclk_clk_wiz_0    adc_clk_wiz_0_1         0.233        0.000                      0                    6        0.272        0.000                      0                    6  
adc_clk_wiz_0_1   vclk_clk_wiz_0_1       -0.082       -0.130                      3                   18        0.172        0.000                      0                   18  
adc_clk_wiz_0     vclk_clk_wiz_0_1       -0.084       -0.135                      3                   18        0.170        0.000                      0                   18  
vclk_clk_wiz_0    vclk_clk_wiz_0_1       -2.635      -35.447                     15                 1227        0.084        0.000                      0                 1227  
vclk_clk_wiz_0_1  adc_clk_wiz_0           0.231        0.000                      0                    6        0.270        0.000                      0                    6  
vclk_clk_wiz_0    adc_clk_wiz_0           0.231        0.000                      0                    6        0.270        0.000                      0                    6  
adc_clk_wiz_0_1   vclk_clk_wiz_0         -0.082       -0.130                      3                   18        0.172        0.000                      0                   18  
vclk_clk_wiz_0_1  vclk_clk_wiz_0         -2.635      -35.447                     15                 1227        0.084        0.000                      0                 1227  
adc_clk_wiz_0     vclk_clk_wiz_0         -0.084       -0.135                      3                   18        0.170        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                vclk_clk_wiz_0                              
(none)                vclk_clk_wiz_0_1                            
(none)                                      vclk_clk_wiz_0        
(none)                                      vclk_clk_wiz_0_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_wiz_0_1
  To Clock:  adc_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     XADC/DCLK           n/a            4.000         20.000      16.000     XADC_X0Y0        dut/mem_map/adc/your_instance_name/inst/DCLK
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vclk_clk_wiz_0_1
  To Clock:  vclk_clk_wiz_0_1

Setup :           15  Failing Endpoints,  Worst Slack       -2.633ns,  Total Violation      -35.425ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.633ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.174ns  (logic 9.127ns (47.601%)  route 10.047ns (52.399%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.843    18.171    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    18.295 r  dut/mem_map/therm/ssd/dig1[1]_i_1/O
                         net (fo=1, routed)           0.000    18.295    dut/mem_map/therm/ssd/dig1[1]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X10Y78         FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[1]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.077    15.585    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.077    15.662    dut/mem_map/therm/ssd/dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.662    
                         arrival time                         -18.295    
  -------------------------------------------------------------------
                         slack                                 -2.633    

Slack (VIOLATED) :        -2.616ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.109ns  (logic 9.127ns (47.762%)  route 9.982ns (52.238%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.778    18.106    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.230 r  dut/mem_map/therm/ssd/dig2[2]_i_1/O
                         net (fo=1, routed)           0.000    18.230    dut/mem_map/therm/ssd/dig2[2]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[2]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.077    15.585    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.029    15.614    dut/mem_map/therm/ssd/dig2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -18.230    
  -------------------------------------------------------------------
                         slack                                 -2.616    

Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.039ns  (logic 9.127ns (47.938%)  route 9.912ns (52.062%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.669    14.840    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  dut/mem_map/therm/ssd/dig3[3]_i_23/O
                         net (fo=9, routed)           0.712    15.675    dut/mem_map/therm/ssd/dig3[3]_i_23_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    15.799 r  dut/mem_map/therm/ssd/dig3[0]_i_8/O
                         net (fo=1, routed)           0.655    16.454    dut/mem_map/therm/ssd/dig3[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    16.578 r  dut/mem_map/therm/ssd/dig3[0]_i_3/O
                         net (fo=10, routed)          0.632    17.210    dut/mem_map/therm/ssd/dig3[0]_i_3_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.334 r  dut/mem_map/therm/ssd/dig3[3]_i_13/O
                         net (fo=7, routed)           0.702    18.036    dut/mem_map/therm/ssd/dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.160 r  dut/mem_map/therm/ssd/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    18.160    dut/mem_map/therm/ssd/p_1_in[1]
    SLICE_X11Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[1]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.077    15.586    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.029    15.615    dut/mem_map/therm/ssd/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -18.160    
  -------------------------------------------------------------------
                         slack                                 -2.545    

Slack (VIOLATED) :        -2.528ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 9.127ns (47.977%)  route 9.897ns (52.023%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.416    17.047    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I4_O)        0.124    17.171 r  dut/mem_map/therm/ssd/dig3[0]_i_2/O
                         net (fo=4, routed)           0.850    18.020    dut/mem_map/therm/ssd/dig3[0]_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124    18.144 r  dut/mem_map/therm/ssd/dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    18.144    dut/mem_map/therm/ssd/p_1_in[0]
    SLICE_X9Y79          FDSE                                         r  dut/mem_map/therm/ssd/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y79          FDSE                                         r  dut/mem_map/therm/ssd/dig3_reg[0]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.077    15.585    
    SLICE_X9Y79          FDSE (Setup_fdse_C_D)        0.032    15.617    dut/mem_map/therm/ssd/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                 -2.528    

Slack (VIOLATED) :        -2.526ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.021ns  (logic 9.127ns (47.984%)  route 9.894ns (52.016%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.634    16.473    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I3_O)        0.124    16.597 r  dut/mem_map/therm/ssd/dig2[0]_i_10/O
                         net (fo=1, routed)           0.433    17.030    dut/mem_map/therm/ssd/dig2[0]_i_10_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.124    17.154 r  dut/mem_map/therm/ssd/dig2[0]_i_4/O
                         net (fo=8, routed)           0.863    18.018    dut/mem_map/therm/ssd/dig2[0]_i_4_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.142 r  dut/mem_map/therm/ssd/dig1[2]_i_1/O
                         net (fo=1, routed)           0.000    18.142    dut/mem_map/therm/ssd/dig1[2]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[2]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.077    15.585    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.031    15.616    dut/mem_map/therm/ssd/dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -18.142    
  -------------------------------------------------------------------
                         slack                                 -2.526    

Slack (VIOLATED) :        -2.490ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.986ns  (logic 9.127ns (48.073%)  route 9.859ns (51.927%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.856    17.982    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.106 r  dut/mem_map/therm/ssd/dig2[1]_i_1/O
                         net (fo=1, routed)           0.000    18.106    dut/mem_map/therm/ssd/dig2[1]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[1]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.077    15.586    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.031    15.617    dut/mem_map/therm/ssd/dig2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                         -18.106    
  -------------------------------------------------------------------
                         slack                                 -2.490    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.008ns  (logic 9.127ns (48.016%)  route 9.881ns (51.984%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 15.099 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.669    14.840    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  dut/mem_map/therm/ssd/dig3[3]_i_23/O
                         net (fo=9, routed)           0.712    15.675    dut/mem_map/therm/ssd/dig3[3]_i_23_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    15.799 r  dut/mem_map/therm/ssd/dig3[0]_i_8/O
                         net (fo=1, routed)           0.655    16.454    dut/mem_map/therm/ssd/dig3[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    16.578 r  dut/mem_map/therm/ssd/dig3[0]_i_3/O
                         net (fo=10, routed)          0.632    17.210    dut/mem_map/therm/ssd/dig3[0]_i_3_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.334 r  dut/mem_map/therm/ssd/dig3[3]_i_13/O
                         net (fo=7, routed)           0.671    18.005    dut/mem_map/therm/ssd/dig3[3]_i_13_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.129 r  dut/mem_map/therm/ssd/dig2[3]_i_1/O
                         net (fo=1, routed)           0.000    18.129    dut/mem_map/therm/ssd/dig2[3]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    15.099    dut/mem_map/therm/ssd/vclk
    SLICE_X8Y78          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[3]/C
                         clock pessimism              0.562    15.661    
                         clock uncertainty           -0.077    15.584    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.079    15.663    dut/mem_map/therm/ssd/dig2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.663    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 9.127ns (48.392%)  route 9.734ns (51.608%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.731    17.857    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.981 r  dut/mem_map/therm/ssd/dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.981    dut/mem_map/therm/ssd/p_1_in[3]
    SLICE_X10Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X10Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[3]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.077    15.586    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.077    15.663    dut/mem_map/therm/ssd/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.663    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.318ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.812ns  (logic 9.127ns (48.517%)  route 9.685ns (51.483%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.682    17.809    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124    17.933 r  dut/mem_map/therm/ssd/dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    17.933    dut/mem_map/therm/ssd/p_1_in[2]
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[2]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.077    15.586    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.029    15.615    dut/mem_map/therm/ssd/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -2.318    

Slack (VIOLATED) :        -2.294ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.787ns  (logic 9.127ns (48.581%)  route 9.660ns (51.419%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.456    17.784    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    17.908 r  dut/mem_map/therm/ssd/dig1[3]_i_1/O
                         net (fo=1, routed)           0.000    17.908    dut/mem_map/therm/ssd/dig1[3]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y79          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[3]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.077    15.585    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    15.614    dut/mem_map/therm/ssd/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -17.908    
  -------------------------------------------------------------------
                         slack                                 -2.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.483%)  route 0.082ns (30.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X29Y76         FDRE                                         r  dut/mem_map/adc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/adc/cnt_reg[2]/Q
                         net (fo=4, routed)           0.082    -0.410    dut/mem_map/adc/cnt_reg[2]
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  dut/mem_map/adc/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    dut/mem_map/adc/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.527    dut/mem_map/adc/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/data_thermo_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.379    dut/mem_map/therm/Q[0]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[4]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.071    -0.546    dut/mem_map/therm/ssdreg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X33Y72         FDRE                                         r  dut/mem_map/data_thermo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.379    dut/mem_map/therm/Q[3]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.070    -0.547    dut/mem_map/therm/ssdreg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.377    dut/mem_map/therm/Q[7]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[11]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.070    -0.547    dut/mem_map/therm/ssdreg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/data_thermo_reg[6]/Q
                         net (fo=1, routed)           0.146    -0.345    dut/mem_map/therm/Q[2]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/therm/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[6]/C
                         clock pessimism              0.275    -0.601    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.071    -0.530    dut/mem_map/therm/ssdreg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/drdy_fast_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_fast_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.504 r  dut/mem_map/adc/drdy_fast_clk_reg/Q
                         net (fo=2, routed)           0.075    -0.429    dut/mem_map/adc/drdy_fast_clk
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.099    -0.330 r  dut/mem_map/adc/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    dut/mem_map/adc/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.540    dut/mem_map/adc/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/drdy_fast_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_fast_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  dut/mem_map/adc/drdy_fast_clk_reg/Q
                         net (fo=2, routed)           0.076    -0.428    dut/mem_map/adc/drdy_fast_clk
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.099    -0.329 r  dut/mem_map/adc/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    dut/mem_map/adc/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.091    -0.541    dut/mem_map/adc/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.690%)  route 0.136ns (42.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.136    -0.356    dut/mem_map/adc/conv_reset
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.311 r  dut/mem_map/adc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    dut/mem_map/adc/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.527    dut/mem_map/adc/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.004%)  route 0.135ns (48.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          0.135    -0.354    dut/mem_map/therm/Q[9]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[13]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.047    -0.570    dut/mem_map/therm/ssdreg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/conv_done_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 f  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.310    dut/mem_map/adc/conv_reset
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.265 r  dut/mem_map/adc/conv_done_i_1/O
                         net (fo=1, routed)           0.000    -0.265    dut/mem_map/adc/conv_done_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  dut/mem_map/adc/conv_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/adc/vclk
    SLICE_X30Y75         FDRE                                         r  dut/mem_map/adc/conv_done_reg/C
                         clock pessimism              0.275    -0.601    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120    -0.481    dut/mem_map/adc/conv_done_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclk_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y1    instance_name/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.667      14.513     DSP48_X0Y28      dut/mem_map/therm/ssd/dig03/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X40Y75     dut/mem_map/data_adc_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X30Y73     dut/mem_map/data_thermo_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__11/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vclk
  To Clock:  vclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_wiz_0
  To Clock:  adc_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     XADC/DCLK           n/a            4.000         20.000      16.000     XADC_X0Y0        dut/mem_map/adc/your_instance_name/inst/DCLK
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vclk_clk_wiz_0
  To Clock:  vclk_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.635ns,  Total Violation      -35.447ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.174ns  (logic 9.127ns (47.601%)  route 10.047ns (52.399%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.843    18.171    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    18.295 r  dut/mem_map/therm/ssd/dig1[1]_i_1/O
                         net (fo=1, routed)           0.000    18.295    dut/mem_map/therm/ssd/dig1[1]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X10Y78         FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[1]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.077    15.660    dut/mem_map/therm/ssd/dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                         -18.295    
  -------------------------------------------------------------------
                         slack                                 -2.635    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.109ns  (logic 9.127ns (47.762%)  route 9.982ns (52.238%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.778    18.106    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.230 r  dut/mem_map/therm/ssd/dig2[2]_i_1/O
                         net (fo=1, routed)           0.000    18.230    dut/mem_map/therm/ssd/dig2[2]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[2]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.029    15.612    dut/mem_map/therm/ssd/dig2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -18.230    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.546ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.039ns  (logic 9.127ns (47.938%)  route 9.912ns (52.062%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.669    14.840    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  dut/mem_map/therm/ssd/dig3[3]_i_23/O
                         net (fo=9, routed)           0.712    15.675    dut/mem_map/therm/ssd/dig3[3]_i_23_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    15.799 r  dut/mem_map/therm/ssd/dig3[0]_i_8/O
                         net (fo=1, routed)           0.655    16.454    dut/mem_map/therm/ssd/dig3[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    16.578 r  dut/mem_map/therm/ssd/dig3[0]_i_3/O
                         net (fo=10, routed)          0.632    17.210    dut/mem_map/therm/ssd/dig3[0]_i_3_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.334 r  dut/mem_map/therm/ssd/dig3[3]_i_13/O
                         net (fo=7, routed)           0.702    18.036    dut/mem_map/therm/ssd/dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.160 r  dut/mem_map/therm/ssd/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    18.160    dut/mem_map/therm/ssd/p_1_in[1]
    SLICE_X11Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[1]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.029    15.613    dut/mem_map/therm/ssd/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -18.160    
  -------------------------------------------------------------------
                         slack                                 -2.546    

Slack (VIOLATED) :        -2.529ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 9.127ns (47.977%)  route 9.897ns (52.023%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.416    17.047    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I4_O)        0.124    17.171 r  dut/mem_map/therm/ssd/dig3[0]_i_2/O
                         net (fo=4, routed)           0.850    18.020    dut/mem_map/therm/ssd/dig3[0]_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124    18.144 r  dut/mem_map/therm/ssd/dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    18.144    dut/mem_map/therm/ssd/p_1_in[0]
    SLICE_X9Y79          FDSE                                         r  dut/mem_map/therm/ssd/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y79          FDSE                                         r  dut/mem_map/therm/ssd/dig3_reg[0]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y79          FDSE (Setup_fdse_C_D)        0.032    15.615    dut/mem_map/therm/ssd/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                 -2.529    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.021ns  (logic 9.127ns (47.984%)  route 9.894ns (52.016%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.634    16.473    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I3_O)        0.124    16.597 r  dut/mem_map/therm/ssd/dig2[0]_i_10/O
                         net (fo=1, routed)           0.433    17.030    dut/mem_map/therm/ssd/dig2[0]_i_10_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.124    17.154 r  dut/mem_map/therm/ssd/dig2[0]_i_4/O
                         net (fo=8, routed)           0.863    18.018    dut/mem_map/therm/ssd/dig2[0]_i_4_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.142 r  dut/mem_map/therm/ssd/dig1[2]_i_1/O
                         net (fo=1, routed)           0.000    18.142    dut/mem_map/therm/ssd/dig1[2]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[2]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.031    15.614    dut/mem_map/therm/ssd/dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -18.142    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.491ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.986ns  (logic 9.127ns (48.073%)  route 9.859ns (51.927%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.856    17.982    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.106 r  dut/mem_map/therm/ssd/dig2[1]_i_1/O
                         net (fo=1, routed)           0.000    18.106    dut/mem_map/therm/ssd/dig2[1]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[1]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.031    15.615    dut/mem_map/therm/ssd/dig2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -18.106    
  -------------------------------------------------------------------
                         slack                                 -2.491    

Slack (VIOLATED) :        -2.468ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.008ns  (logic 9.127ns (48.016%)  route 9.881ns (51.984%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 15.099 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.669    14.840    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  dut/mem_map/therm/ssd/dig3[3]_i_23/O
                         net (fo=9, routed)           0.712    15.675    dut/mem_map/therm/ssd/dig3[3]_i_23_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    15.799 r  dut/mem_map/therm/ssd/dig3[0]_i_8/O
                         net (fo=1, routed)           0.655    16.454    dut/mem_map/therm/ssd/dig3[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    16.578 r  dut/mem_map/therm/ssd/dig3[0]_i_3/O
                         net (fo=10, routed)          0.632    17.210    dut/mem_map/therm/ssd/dig3[0]_i_3_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.334 r  dut/mem_map/therm/ssd/dig3[3]_i_13/O
                         net (fo=7, routed)           0.671    18.005    dut/mem_map/therm/ssd/dig3[3]_i_13_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.129 r  dut/mem_map/therm/ssd/dig2[3]_i_1/O
                         net (fo=1, routed)           0.000    18.129    dut/mem_map/therm/ssd/dig2[3]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    15.099    dut/mem_map/therm/ssd/vclk
    SLICE_X8Y78          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[3]/C
                         clock pessimism              0.562    15.661    
                         clock uncertainty           -0.079    15.582    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.079    15.661    dut/mem_map/therm/ssd/dig2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.661    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 -2.468    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 9.127ns (48.392%)  route 9.734ns (51.608%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.731    17.857    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.981 r  dut/mem_map/therm/ssd/dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.981    dut/mem_map/therm/ssd/p_1_in[3]
    SLICE_X10Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X10Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[3]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.077    15.661    dut/mem_map/therm/ssd/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.661    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.812ns  (logic 9.127ns (48.517%)  route 9.685ns (51.483%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.682    17.809    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124    17.933 r  dut/mem_map/therm/ssd/dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    17.933    dut/mem_map/therm/ssd/p_1_in[2]
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[2]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.029    15.613    dut/mem_map/therm/ssd/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.787ns  (logic 9.127ns (48.581%)  route 9.660ns (51.419%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.456    17.784    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    17.908 r  dut/mem_map/therm/ssd/dig1[3]_i_1/O
                         net (fo=1, routed)           0.000    17.908    dut/mem_map/therm/ssd/dig1[3]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y79          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[3]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    15.612    dut/mem_map/therm/ssd/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -17.908    
  -------------------------------------------------------------------
                         slack                                 -2.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.483%)  route 0.082ns (30.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X29Y76         FDRE                                         r  dut/mem_map/adc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/adc/cnt_reg[2]/Q
                         net (fo=4, routed)           0.082    -0.410    dut/mem_map/adc/cnt_reg[2]
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  dut/mem_map/adc/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    dut/mem_map/adc/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.527    dut/mem_map/adc/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/data_thermo_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.379    dut/mem_map/therm/Q[0]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[4]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.071    -0.546    dut/mem_map/therm/ssdreg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X33Y72         FDRE                                         r  dut/mem_map/data_thermo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.379    dut/mem_map/therm/Q[3]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.070    -0.547    dut/mem_map/therm/ssdreg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.377    dut/mem_map/therm/Q[7]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[11]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.070    -0.547    dut/mem_map/therm/ssdreg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/data_thermo_reg[6]/Q
                         net (fo=1, routed)           0.146    -0.345    dut/mem_map/therm/Q[2]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/therm/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[6]/C
                         clock pessimism              0.275    -0.601    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.071    -0.530    dut/mem_map/therm/ssdreg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/drdy_fast_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_fast_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.504 r  dut/mem_map/adc/drdy_fast_clk_reg/Q
                         net (fo=2, routed)           0.075    -0.429    dut/mem_map/adc/drdy_fast_clk
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.099    -0.330 r  dut/mem_map/adc/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    dut/mem_map/adc/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.540    dut/mem_map/adc/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/drdy_fast_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_fast_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  dut/mem_map/adc/drdy_fast_clk_reg/Q
                         net (fo=2, routed)           0.076    -0.428    dut/mem_map/adc/drdy_fast_clk
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.099    -0.329 r  dut/mem_map/adc/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    dut/mem_map/adc/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.242    -0.632    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.091    -0.541    dut/mem_map/adc/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.690%)  route 0.136ns (42.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.136    -0.356    dut/mem_map/adc/conv_reset
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.311 r  dut/mem_map/adc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    dut/mem_map/adc/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.255    -0.619    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.527    dut/mem_map/adc/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.004%)  route 0.135ns (48.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          0.135    -0.354    dut/mem_map/therm/Q[9]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[13]/C
                         clock pessimism              0.256    -0.617    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.047    -0.570    dut/mem_map/therm/ssdreg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/conv_done_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 f  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.310    dut/mem_map/adc/conv_reset
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.265 r  dut/mem_map/adc/conv_done_i_1/O
                         net (fo=1, routed)           0.000    -0.265    dut/mem_map/adc/conv_done_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  dut/mem_map/adc/conv_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/adc/vclk
    SLICE_X30Y75         FDRE                                         r  dut/mem_map/adc/conv_done_reg/C
                         clock pessimism              0.275    -0.601    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120    -0.481    dut/mem_map/adc/conv_done_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclk_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y1    instance_name/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.667      14.513     DSP48_X0Y28      dut/mem_map/therm/ssd/dig03/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X40Y75     dut/mem_map/data_adc_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X30Y73     dut/mem_map/data_thermo_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X31Y71     dut/mem_map/data_thermo_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y72     dut/mem_map/dmem/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y70     dut/mem_map/dmem/RAM_reg_0_15_0_0__11/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vclk_clk_wiz_0_1
  To Clock:  adc_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DEN
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.624%)  route 1.396ns (75.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 15.691 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.536    15.691    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456    16.147 r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           1.396    17.543    dut/mem_map/adc/your_instance_name/den_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    17.775    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.775    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.954%)  route 1.531ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.531    17.675    dut/mem_map/adc/your_instance_name/daddr_in[3]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[3])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.954%)  route 1.531ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.531    17.675    dut/mem_map/adc/your_instance_name/daddr_in[4]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[4])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.273%)  route 1.503ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.503    17.648    dut/mem_map/adc/your_instance_name/daddr_in[1]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[1])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.273%)  route 1.503ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.503    17.648    dut/mem_map/adc/your_instance_name/daddr_in[2]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.588%)  route 1.477ns (76.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.477    17.622    dut/mem_map/adc/your_instance_name/daddr_in[0]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[0])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DEN
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.291%)  route 0.554ns (79.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.554     0.063    dut/mem_map/adc/your_instance_name/den_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089    -0.210    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.452%)  route 0.623ns (81.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.623     0.131    dut/mem_map/adc/your_instance_name/daddr_in[0]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[0])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.302%)  route 0.629ns (81.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.629     0.137    dut/mem_map/adc/your_instance_name/daddr_in[1]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[1])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.302%)  route 0.629ns (81.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.629     0.137    dut/mem_map/adc/your_instance_name/daddr_in[2]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[2])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.063%)  route 0.640ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.640     0.147    dut/mem_map/adc/your_instance_name/daddr_in[3]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[3])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.063%)  route 0.640ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.640     0.147    dut/mem_map/adc/your_instance_name/daddr_in[4]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[4])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  vclk_clk_wiz_0
  To Clock:  adc_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DEN
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.624%)  route 1.396ns (75.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 15.691 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.536    15.691    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456    16.147 r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           1.396    17.543    dut/mem_map/adc/your_instance_name/den_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    17.775    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.775    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.954%)  route 1.531ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.531    17.675    dut/mem_map/adc/your_instance_name/daddr_in[3]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[3])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.954%)  route 1.531ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.531    17.675    dut/mem_map/adc/your_instance_name/daddr_in[4]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[4])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.273%)  route 1.503ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.503    17.648    dut/mem_map/adc/your_instance_name/daddr_in[1]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[1])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.273%)  route 1.503ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.503    17.648    dut/mem_map/adc/your_instance_name/daddr_in[2]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0_1 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.588%)  route 1.477ns (76.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.477    17.622    dut/mem_map/adc/your_instance_name/daddr_in[0]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.199    18.623    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[0])
                                                     -0.699    17.924    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DEN
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.291%)  route 0.554ns (79.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.554     0.063    dut/mem_map/adc/your_instance_name/den_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089    -0.210    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.452%)  route 0.623ns (81.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.623     0.131    dut/mem_map/adc/your_instance_name/daddr_in[0]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[0])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.302%)  route 0.629ns (81.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.629     0.137    dut/mem_map/adc/your_instance_name/daddr_in[1]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[1])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.302%)  route 0.629ns (81.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.629     0.137    dut/mem_map/adc/your_instance_name/daddr_in[2]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[2])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.063%)  route 0.640ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.640     0.147    dut/mem_map/adc/your_instance_name/daddr_in[3]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[3])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.063%)  route 0.640ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.640     0.147    dut/mem_map/adc/your_instance_name/daddr_in[4]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[4])
                                                     -0.072    -0.193    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_wiz_0_1
  To Clock:  vclk_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.082ns,  Total Violation       -0.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.936ns  (logic 1.214ns (41.352%)  route 1.722ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[1]
                         net (fo=1, routed)           1.722    81.958    dut/mem_map/result_0[2]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[2]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.081    81.876    dut/mem_map/out_adc_reg[2]
  -------------------------------------------------------------------
                         required time                         81.876    
                         arrival time                         -81.958    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.916ns  (logic 1.214ns (41.635%)  route 1.702ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[7]
                         net (fo=1, routed)           1.702    81.938    dut/mem_map/result_0[8]
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[8]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.047    81.910    dut/mem_map/out_adc_reg[8]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                         -81.938    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.896ns  (logic 1.214ns (41.924%)  route 1.682ns (58.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[6]
                         net (fo=1, routed)           1.682    81.918    dut/mem_map/result_0[7]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[7]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.058    81.899    dut/mem_map/out_adc_reg[7]
  -------------------------------------------------------------------
                         required time                         81.899    
                         arrival time                         -81.918    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.802ns  (logic 1.214ns (43.320%)  route 1.588ns (56.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 81.756 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[15]
                         net (fo=1, routed)           1.588    81.824    dut/mem_map/result_0[16]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.418    81.756    dut/mem_map/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[16]/C
                         clock pessimism              0.398    82.154    
                         clock uncertainty           -0.199    81.955    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.093    81.862    dut/mem_map/out_adc_reg[16]
  -------------------------------------------------------------------
                         required time                         81.862    
                         arrival time                         -81.824    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.806ns  (logic 1.214ns (43.261%)  route 1.592ns (56.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[11]
                         net (fo=1, routed)           1.592    81.828    dut/mem_map/result_0[12]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[12]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.081    81.876    dut/mem_map/out_adc_reg[12]
  -------------------------------------------------------------------
                         required time                         81.876    
                         arrival time                         -81.828    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.799ns  (logic 1.214ns (43.377%)  route 1.585ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[12]
                         net (fo=1, routed)           1.585    81.821    dut/mem_map/result_0[13]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.061    81.896    dut/mem_map/out_adc_reg[13]
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -81.821    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.792ns  (logic 1.214ns (43.484%)  route 1.578ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 81.759 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[0]
                         net (fo=1, routed)           1.578    81.814    dut/mem_map/result_0[1]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.421    81.759    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/C
                         clock pessimism              0.398    82.157    
                         clock uncertainty           -0.199    81.958    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.067    81.891    dut/mem_map/out_adc_reg[1]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -81.814    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.773ns  (logic 1.214ns (43.784%)  route 1.559ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 81.759 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[4]
                         net (fo=1, routed)           1.559    81.795    dut/mem_map/result_0[5]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.421    81.759    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C
                         clock pessimism              0.398    82.157    
                         clock uncertainty           -0.199    81.958    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.081    81.877    dut/mem_map/out_adc_reg[5]
  -------------------------------------------------------------------
                         required time                         81.877    
                         arrival time                         -81.795    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.798ns  (logic 1.214ns (43.389%)  route 1.584ns (56.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[14]
                         net (fo=1, routed)           1.584    81.820    dut/mem_map/result_0[15]
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[15]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.047    81.910    dut/mem_map/out_adc_reg[15]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                         -81.820    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.772ns  (logic 1.214ns (43.791%)  route 1.558ns (56.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[13]
                         net (fo=1, routed)           1.558    81.794    dut/mem_map/result_0[14]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[14]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.067    81.890    dut/mem_map/out_adc_reg[14]
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -81.794    
  -------------------------------------------------------------------
                         slack                                  0.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.256ns (33.937%)  route 0.498ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[9]
                         net (fo=1, routed)           0.498     0.121    dut/mem_map/result_0[10]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[10]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070    -0.051    dut/mem_map/out_adc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/adc/eoc_slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.379ns (48.519%)  route 0.402ns (51.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    0.379    -0.254 r  dut/mem_map/adc/your_instance_name/inst/EOC
                         net (fo=1, routed)           0.402     0.148    dut/mem_map/adc/eoc
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/eoc_slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/eoc_slow_clk_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.199    -0.120    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.078    -0.042    dut/mem_map/adc/eoc_slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.256ns (32.786%)  route 0.525ns (67.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[8]
                         net (fo=1, routed)           0.525     0.148    dut/mem_map/result_0[9]
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[9]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.071    -0.050    dut/mem_map/out_adc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/adc/drdy_slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.256ns (32.533%)  route 0.531ns (67.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DRDY
                         net (fo=1, routed)           0.531     0.154    dut/mem_map/adc/drdy
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_slow_clk_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.199    -0.120    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.071    -0.049    dut/mem_map/adc/drdy_slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.256ns (31.578%)  route 0.555ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[3])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[3]
                         net (fo=1, routed)           0.555     0.177    dut/mem_map/result_0[4]
    SLICE_X35Y74         FDRE                                         r  dut/mem_map/out_adc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.812    -0.877    dut/mem_map/vclk
    SLICE_X35Y74         FDRE                                         r  dut/mem_map/out_adc_reg[4]/C
                         clock pessimism              0.555    -0.322    
                         clock uncertainty            0.199    -0.123    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.070    -0.053    dut/mem_map/out_adc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.256ns (32.136%)  route 0.541ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[10]
                         net (fo=1, routed)           0.541     0.163    dut/mem_map/result_0[11]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[11]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.199    -0.122    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.047    -0.075    dut/mem_map/out_adc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.256ns (30.622%)  route 0.580ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[5]
                         net (fo=1, routed)           0.580     0.203    dut/mem_map/result_0[6]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[6]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.051    dut/mem_map/out_adc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.256ns (29.831%)  route 0.602ns (70.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[2]
                         net (fo=1, routed)           0.602     0.225    dut/mem_map/result_0[3]
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[3]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.066    -0.055    dut/mem_map/out_adc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.256ns (29.571%)  route 0.610ns (70.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[4]
                         net (fo=1, routed)           0.610     0.232    dut/mem_map/result_0[5]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.199    -0.119    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.066    -0.053    dut/mem_map/out_adc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.256ns (29.502%)  route 0.612ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[12]
                         net (fo=1, routed)           0.612     0.234    dut/mem_map/result_0[13]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070    -0.051    dut/mem_map/out_adc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_wiz_0
  To Clock:  vclk_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.084ns,  Total Violation       -0.135ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.936ns  (logic 1.214ns (41.352%)  route 1.722ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[1]
                         net (fo=1, routed)           1.722    81.958    dut/mem_map/result_0[2]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[2]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.081    81.874    dut/mem_map/out_adc_reg[2]
  -------------------------------------------------------------------
                         required time                         81.874    
                         arrival time                         -81.958    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.916ns  (logic 1.214ns (41.635%)  route 1.702ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[7]
                         net (fo=1, routed)           1.702    81.938    dut/mem_map/result_0[8]
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[8]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.047    81.908    dut/mem_map/out_adc_reg[8]
  -------------------------------------------------------------------
                         required time                         81.908    
                         arrival time                         -81.938    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.896ns  (logic 1.214ns (41.924%)  route 1.682ns (58.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[6]
                         net (fo=1, routed)           1.682    81.918    dut/mem_map/result_0[7]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[7]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.058    81.897    dut/mem_map/out_adc_reg[7]
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -81.918    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.802ns  (logic 1.214ns (43.320%)  route 1.588ns (56.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 81.756 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[15]
                         net (fo=1, routed)           1.588    81.824    dut/mem_map/result_0[16]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.418    81.756    dut/mem_map/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[16]/C
                         clock pessimism              0.398    82.154    
                         clock uncertainty           -0.201    81.953    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.093    81.860    dut/mem_map/out_adc_reg[16]
  -------------------------------------------------------------------
                         required time                         81.860    
                         arrival time                         -81.824    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.806ns  (logic 1.214ns (43.261%)  route 1.592ns (56.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[11]
                         net (fo=1, routed)           1.592    81.828    dut/mem_map/result_0[12]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[12]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.081    81.874    dut/mem_map/out_adc_reg[12]
  -------------------------------------------------------------------
                         required time                         81.874    
                         arrival time                         -81.828    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.799ns  (logic 1.214ns (43.377%)  route 1.585ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[12]
                         net (fo=1, routed)           1.585    81.821    dut/mem_map/result_0[13]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.061    81.894    dut/mem_map/out_adc_reg[13]
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -81.821    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.792ns  (logic 1.214ns (43.484%)  route 1.578ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 81.759 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[0]
                         net (fo=1, routed)           1.578    81.814    dut/mem_map/result_0[1]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.421    81.759    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/C
                         clock pessimism              0.398    82.157    
                         clock uncertainty           -0.201    81.956    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.067    81.889    dut/mem_map/out_adc_reg[1]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                         -81.814    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.773ns  (logic 1.214ns (43.784%)  route 1.559ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 81.759 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[4]
                         net (fo=1, routed)           1.559    81.795    dut/mem_map/result_0[5]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.421    81.759    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C
                         clock pessimism              0.398    82.157    
                         clock uncertainty           -0.201    81.956    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.081    81.875    dut/mem_map/out_adc_reg[5]
  -------------------------------------------------------------------
                         required time                         81.875    
                         arrival time                         -81.795    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.798ns  (logic 1.214ns (43.389%)  route 1.584ns (56.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[14]
                         net (fo=1, routed)           1.584    81.820    dut/mem_map/result_0[15]
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[15]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.047    81.908    dut/mem_map/out_adc_reg[15]
  -------------------------------------------------------------------
                         required time                         81.908    
                         arrival time                         -81.820    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0_1 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.772ns  (logic 1.214ns (43.791%)  route 1.558ns (56.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[13]
                         net (fo=1, routed)           1.558    81.794    dut/mem_map/result_0[14]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[14]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.067    81.888    dut/mem_map/out_adc_reg[14]
  -------------------------------------------------------------------
                         required time                         81.888    
                         arrival time                         -81.794    
  -------------------------------------------------------------------
                         slack                                  0.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.256ns (33.937%)  route 0.498ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[9]
                         net (fo=1, routed)           0.498     0.121    dut/mem_map/result_0[10]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[10]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070    -0.049    dut/mem_map/out_adc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/adc/eoc_slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.379ns (48.519%)  route 0.402ns (51.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    0.379    -0.254 r  dut/mem_map/adc/your_instance_name/inst/EOC
                         net (fo=1, routed)           0.402     0.148    dut/mem_map/adc/eoc
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/eoc_slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/eoc_slow_clk_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.201    -0.118    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.078    -0.040    dut/mem_map/adc/eoc_slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.256ns (32.786%)  route 0.525ns (67.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[8]
                         net (fo=1, routed)           0.525     0.148    dut/mem_map/result_0[9]
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[9]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.071    -0.048    dut/mem_map/out_adc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/adc/drdy_slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.256ns (32.533%)  route 0.531ns (67.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DRDY
                         net (fo=1, routed)           0.531     0.154    dut/mem_map/adc/drdy
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_slow_clk_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.201    -0.118    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.071    -0.047    dut/mem_map/adc/drdy_slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.256ns (31.578%)  route 0.555ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[3])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[3]
                         net (fo=1, routed)           0.555     0.177    dut/mem_map/result_0[4]
    SLICE_X35Y74         FDRE                                         r  dut/mem_map/out_adc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.812    -0.877    dut/mem_map/vclk
    SLICE_X35Y74         FDRE                                         r  dut/mem_map/out_adc_reg[4]/C
                         clock pessimism              0.555    -0.322    
                         clock uncertainty            0.201    -0.121    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.070    -0.051    dut/mem_map/out_adc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.256ns (32.136%)  route 0.541ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[10]
                         net (fo=1, routed)           0.541     0.163    dut/mem_map/result_0[11]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[11]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.201    -0.120    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.047    -0.073    dut/mem_map/out_adc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.256ns (30.622%)  route 0.580ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[5]
                         net (fo=1, routed)           0.580     0.203    dut/mem_map/result_0[6]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[6]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.049    dut/mem_map/out_adc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.256ns (29.831%)  route 0.602ns (70.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[2]
                         net (fo=1, routed)           0.602     0.225    dut/mem_map/result_0[3]
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[3]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.066    -0.053    dut/mem_map/out_adc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.256ns (29.571%)  route 0.610ns (70.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[4]
                         net (fo=1, routed)           0.610     0.232    dut/mem_map/result_0[5]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.201    -0.117    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.066    -0.051    dut/mem_map/out_adc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.256ns (29.502%)  route 0.612ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[12]
                         net (fo=1, routed)           0.612     0.234    dut/mem_map/result_0[13]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070    -0.049    dut/mem_map/out_adc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  vclk_clk_wiz_0
  To Clock:  vclk_clk_wiz_0_1

Setup :           15  Failing Endpoints,  Worst Slack       -2.635ns,  Total Violation      -35.447ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.174ns  (logic 9.127ns (47.601%)  route 10.047ns (52.399%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.843    18.171    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    18.295 r  dut/mem_map/therm/ssd/dig1[1]_i_1/O
                         net (fo=1, routed)           0.000    18.295    dut/mem_map/therm/ssd/dig1[1]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X10Y78         FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[1]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.077    15.660    dut/mem_map/therm/ssd/dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                         -18.295    
  -------------------------------------------------------------------
                         slack                                 -2.635    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.109ns  (logic 9.127ns (47.762%)  route 9.982ns (52.238%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.778    18.106    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.230 r  dut/mem_map/therm/ssd/dig2[2]_i_1/O
                         net (fo=1, routed)           0.000    18.230    dut/mem_map/therm/ssd/dig2[2]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[2]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.029    15.612    dut/mem_map/therm/ssd/dig2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -18.230    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.546ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.039ns  (logic 9.127ns (47.938%)  route 9.912ns (52.062%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.669    14.840    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  dut/mem_map/therm/ssd/dig3[3]_i_23/O
                         net (fo=9, routed)           0.712    15.675    dut/mem_map/therm/ssd/dig3[3]_i_23_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    15.799 r  dut/mem_map/therm/ssd/dig3[0]_i_8/O
                         net (fo=1, routed)           0.655    16.454    dut/mem_map/therm/ssd/dig3[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    16.578 r  dut/mem_map/therm/ssd/dig3[0]_i_3/O
                         net (fo=10, routed)          0.632    17.210    dut/mem_map/therm/ssd/dig3[0]_i_3_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.334 r  dut/mem_map/therm/ssd/dig3[3]_i_13/O
                         net (fo=7, routed)           0.702    18.036    dut/mem_map/therm/ssd/dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.160 r  dut/mem_map/therm/ssd/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    18.160    dut/mem_map/therm/ssd/p_1_in[1]
    SLICE_X11Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[1]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.029    15.613    dut/mem_map/therm/ssd/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -18.160    
  -------------------------------------------------------------------
                         slack                                 -2.546    

Slack (VIOLATED) :        -2.529ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 9.127ns (47.977%)  route 9.897ns (52.023%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.416    17.047    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I4_O)        0.124    17.171 r  dut/mem_map/therm/ssd/dig3[0]_i_2/O
                         net (fo=4, routed)           0.850    18.020    dut/mem_map/therm/ssd/dig3[0]_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124    18.144 r  dut/mem_map/therm/ssd/dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    18.144    dut/mem_map/therm/ssd/p_1_in[0]
    SLICE_X9Y79          FDSE                                         r  dut/mem_map/therm/ssd/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y79          FDSE                                         r  dut/mem_map/therm/ssd/dig3_reg[0]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y79          FDSE (Setup_fdse_C_D)        0.032    15.615    dut/mem_map/therm/ssd/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                 -2.529    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.021ns  (logic 9.127ns (47.984%)  route 9.894ns (52.016%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.634    16.473    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I3_O)        0.124    16.597 r  dut/mem_map/therm/ssd/dig2[0]_i_10/O
                         net (fo=1, routed)           0.433    17.030    dut/mem_map/therm/ssd/dig2[0]_i_10_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.124    17.154 r  dut/mem_map/therm/ssd/dig2[0]_i_4/O
                         net (fo=8, routed)           0.863    18.018    dut/mem_map/therm/ssd/dig2[0]_i_4_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.142 r  dut/mem_map/therm/ssd/dig1[2]_i_1/O
                         net (fo=1, routed)           0.000    18.142    dut/mem_map/therm/ssd/dig1[2]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[2]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.031    15.614    dut/mem_map/therm/ssd/dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -18.142    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.491ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.986ns  (logic 9.127ns (48.073%)  route 9.859ns (51.927%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.856    17.982    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.106 r  dut/mem_map/therm/ssd/dig2[1]_i_1/O
                         net (fo=1, routed)           0.000    18.106    dut/mem_map/therm/ssd/dig2[1]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[1]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.031    15.615    dut/mem_map/therm/ssd/dig2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -18.106    
  -------------------------------------------------------------------
                         slack                                 -2.491    

Slack (VIOLATED) :        -2.468ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.008ns  (logic 9.127ns (48.016%)  route 9.881ns (51.984%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 15.099 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.669    14.840    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  dut/mem_map/therm/ssd/dig3[3]_i_23/O
                         net (fo=9, routed)           0.712    15.675    dut/mem_map/therm/ssd/dig3[3]_i_23_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    15.799 r  dut/mem_map/therm/ssd/dig3[0]_i_8/O
                         net (fo=1, routed)           0.655    16.454    dut/mem_map/therm/ssd/dig3[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    16.578 r  dut/mem_map/therm/ssd/dig3[0]_i_3/O
                         net (fo=10, routed)          0.632    17.210    dut/mem_map/therm/ssd/dig3[0]_i_3_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.334 r  dut/mem_map/therm/ssd/dig3[3]_i_13/O
                         net (fo=7, routed)           0.671    18.005    dut/mem_map/therm/ssd/dig3[3]_i_13_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.129 r  dut/mem_map/therm/ssd/dig2[3]_i_1/O
                         net (fo=1, routed)           0.000    18.129    dut/mem_map/therm/ssd/dig2[3]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    15.099    dut/mem_map/therm/ssd/vclk
    SLICE_X8Y78          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[3]/C
                         clock pessimism              0.562    15.661    
                         clock uncertainty           -0.079    15.582    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.079    15.661    dut/mem_map/therm/ssd/dig2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.661    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 -2.468    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 9.127ns (48.392%)  route 9.734ns (51.608%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.731    17.857    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.981 r  dut/mem_map/therm/ssd/dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.981    dut/mem_map/therm/ssd/p_1_in[3]
    SLICE_X10Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X10Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[3]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.077    15.661    dut/mem_map/therm/ssd/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.661    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.812ns  (logic 9.127ns (48.517%)  route 9.685ns (51.483%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.682    17.809    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124    17.933 r  dut/mem_map/therm/ssd/dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    17.933    dut/mem_map/therm/ssd/p_1_in[2]
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[2]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.029    15.613    dut/mem_map/therm/ssd/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0_1 rise@16.667ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.787ns  (logic 9.127ns (48.581%)  route 9.660ns (51.419%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.456    17.784    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    17.908 r  dut/mem_map/therm/ssd/dig1[3]_i_1/O
                         net (fo=1, routed)           0.000    17.908    dut/mem_map/therm/ssd/dig1[3]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y79          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[3]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    15.612    dut/mem_map/therm/ssd/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -17.908    
  -------------------------------------------------------------------
                         slack                                 -2.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.483%)  route 0.082ns (30.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X29Y76         FDRE                                         r  dut/mem_map/adc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/adc/cnt_reg[2]/Q
                         net (fo=4, routed)           0.082    -0.410    dut/mem_map/adc/cnt_reg[2]
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  dut/mem_map/adc/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    dut/mem_map/adc/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.079    -0.541    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.449    dut/mem_map/adc/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/data_thermo_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.379    dut/mem_map/therm/Q[0]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[4]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.079    -0.539    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.071    -0.468    dut/mem_map/therm/ssdreg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X33Y72         FDRE                                         r  dut/mem_map/data_thermo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.379    dut/mem_map/therm/Q[3]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.079    -0.539    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.070    -0.469    dut/mem_map/therm/ssdreg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.377    dut/mem_map/therm/Q[7]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[11]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.079    -0.539    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.070    -0.469    dut/mem_map/therm/ssdreg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/data_thermo_reg[6]/Q
                         net (fo=1, routed)           0.146    -0.345    dut/mem_map/therm/Q[2]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/therm/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[6]/C
                         clock pessimism              0.275    -0.601    
                         clock uncertainty            0.079    -0.523    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.071    -0.452    dut/mem_map/therm/ssdreg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/drdy_fast_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_fast_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.504 r  dut/mem_map/adc/drdy_fast_clk_reg/Q
                         net (fo=2, routed)           0.075    -0.429    dut/mem_map/adc/drdy_fast_clk
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.099    -0.330 r  dut/mem_map/adc/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    dut/mem_map/adc/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.079    -0.554    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.462    dut/mem_map/adc/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/drdy_fast_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_fast_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  dut/mem_map/adc/drdy_fast_clk_reg/Q
                         net (fo=2, routed)           0.076    -0.428    dut/mem_map/adc/drdy_fast_clk
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.099    -0.329 r  dut/mem_map/adc/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    dut/mem_map/adc/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.079    -0.554    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.091    -0.463    dut/mem_map/adc/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.690%)  route 0.136ns (42.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.136    -0.356    dut/mem_map/adc/conv_reset
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.311 r  dut/mem_map/adc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    dut/mem_map/adc/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.079    -0.541    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.449    dut/mem_map/adc/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.004%)  route 0.135ns (48.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          0.135    -0.354    dut/mem_map/therm/Q[9]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[13]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.079    -0.539    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.047    -0.492    dut/mem_map/therm/ssdreg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/conv_done_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0_1 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 f  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.310    dut/mem_map/adc/conv_reset
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.265 r  dut/mem_map/adc/conv_done_i_1/O
                         net (fo=1, routed)           0.000    -0.265    dut/mem_map/adc/conv_done_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  dut/mem_map/adc/conv_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/adc/vclk
    SLICE_X30Y75         FDRE                                         r  dut/mem_map/adc/conv_done_reg/C
                         clock pessimism              0.275    -0.601    
                         clock uncertainty            0.079    -0.523    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120    -0.403    dut/mem_map/adc/conv_done_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  vclk_clk_wiz_0_1
  To Clock:  adc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DEN
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.624%)  route 1.396ns (75.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 15.691 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.536    15.691    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456    16.147 r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           1.396    17.543    dut/mem_map/adc/your_instance_name/den_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    17.773    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.954%)  route 1.531ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.531    17.675    dut/mem_map/adc/your_instance_name/daddr_in[3]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[3])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.954%)  route 1.531ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.531    17.675    dut/mem_map/adc/your_instance_name/daddr_in[4]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[4])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.273%)  route 1.503ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.503    17.648    dut/mem_map/adc/your_instance_name/daddr_in[1]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[1])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.273%)  route 1.503ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.503    17.648    dut/mem_map/adc/your_instance_name/daddr_in[2]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0_1 rise@16.667ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.588%)  route 1.477ns (76.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.477    17.622    dut/mem_map/adc/your_instance_name/daddr_in[0]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[0])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                  0.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DEN
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.291%)  route 0.554ns (79.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.554     0.063    dut/mem_map/adc/your_instance_name/den_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089    -0.208    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.452%)  route 0.623ns (81.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.623     0.131    dut/mem_map/adc/your_instance_name/daddr_in[0]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[0])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.302%)  route 0.629ns (81.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.629     0.137    dut/mem_map/adc/your_instance_name/daddr_in[1]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[1])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.302%)  route 0.629ns (81.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.629     0.137    dut/mem_map/adc/your_instance_name/daddr_in[2]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[2])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.063%)  route 0.640ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.640     0.147    dut/mem_map/adc/your_instance_name/daddr_in[3]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[3])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.063%)  route 0.640ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.640     0.147    dut/mem_map/adc/your_instance_name/daddr_in[4]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[4])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  vclk_clk_wiz_0
  To Clock:  adc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DEN
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.624%)  route 1.396ns (75.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 15.691 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.536    15.691    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456    16.147 r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           1.396    17.543    dut/mem_map/adc/your_instance_name/den_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    17.773    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.954%)  route 1.531ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.531    17.675    dut/mem_map/adc/your_instance_name/daddr_in[3]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[3])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.954%)  route 1.531ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.531    17.675    dut/mem_map/adc/your_instance_name/daddr_in[4]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[4])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.273%)  route 1.503ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.503    17.648    dut/mem_map/adc/your_instance_name/daddr_in[1]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[1])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.456ns (23.273%)  route 1.503ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.503    17.648    dut/mem_map/adc/your_instance_name/daddr_in[2]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_clk_wiz_0 rise@20.000ns - vclk_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.588%)  route 1.477ns (76.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 18.424 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 15.689 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    18.125 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    19.358    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    12.397 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    14.059    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.155 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.534    15.689    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    16.145 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           1.477    17.622    dut/mem_map/adc/your_instance_name/daddr_in[0]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  vclk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.420    18.424    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.398    18.822    
                         clock uncertainty           -0.201    18.621    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[0])
                                                     -0.699    17.922    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                  0.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DEN
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.291%)  route 0.554ns (79.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.554     0.063    dut/mem_map/adc/your_instance_name/den_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089    -0.208    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.452%)  route 0.623ns (81.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.623     0.131    dut/mem_map/adc/your_instance_name/daddr_in[0]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[0])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.302%)  route 0.629ns (81.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.629     0.137    dut/mem_map/adc/your_instance_name/daddr_in[1]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[1])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.302%)  route 0.629ns (81.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.629     0.137    dut/mem_map/adc/your_instance_name/daddr_in[2]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[2])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.063%)  route 0.640ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.640     0.147    dut/mem_map/adc/your_instance_name/daddr_in[3]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[3])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/daddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/your_instance_name/inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.063%)  route 0.640ns (81.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/adc/daddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/daddr_reg[4]/Q
                         net (fo=6, routed)           0.640     0.147    dut/mem_map/adc/your_instance_name/daddr_in[4]
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.815    -0.875    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[4])
                                                     -0.072    -0.191    dut/mem_map/adc/your_instance_name/inst
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_wiz_0_1
  To Clock:  vclk_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.082ns,  Total Violation       -0.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.936ns  (logic 1.214ns (41.352%)  route 1.722ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[1]
                         net (fo=1, routed)           1.722    81.958    dut/mem_map/result_0[2]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[2]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.081    81.876    dut/mem_map/out_adc_reg[2]
  -------------------------------------------------------------------
                         required time                         81.876    
                         arrival time                         -81.958    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.916ns  (logic 1.214ns (41.635%)  route 1.702ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[7]
                         net (fo=1, routed)           1.702    81.938    dut/mem_map/result_0[8]
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[8]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.047    81.910    dut/mem_map/out_adc_reg[8]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                         -81.938    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.896ns  (logic 1.214ns (41.924%)  route 1.682ns (58.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[6]
                         net (fo=1, routed)           1.682    81.918    dut/mem_map/result_0[7]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[7]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.058    81.899    dut/mem_map/out_adc_reg[7]
  -------------------------------------------------------------------
                         required time                         81.899    
                         arrival time                         -81.918    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.802ns  (logic 1.214ns (43.320%)  route 1.588ns (56.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 81.756 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[15]
                         net (fo=1, routed)           1.588    81.824    dut/mem_map/result_0[16]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.418    81.756    dut/mem_map/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[16]/C
                         clock pessimism              0.398    82.154    
                         clock uncertainty           -0.199    81.955    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.093    81.862    dut/mem_map/out_adc_reg[16]
  -------------------------------------------------------------------
                         required time                         81.862    
                         arrival time                         -81.824    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.806ns  (logic 1.214ns (43.261%)  route 1.592ns (56.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[11]
                         net (fo=1, routed)           1.592    81.828    dut/mem_map/result_0[12]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[12]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.081    81.876    dut/mem_map/out_adc_reg[12]
  -------------------------------------------------------------------
                         required time                         81.876    
                         arrival time                         -81.828    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.799ns  (logic 1.214ns (43.377%)  route 1.585ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[12]
                         net (fo=1, routed)           1.585    81.821    dut/mem_map/result_0[13]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.061    81.896    dut/mem_map/out_adc_reg[13]
  -------------------------------------------------------------------
                         required time                         81.896    
                         arrival time                         -81.821    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.792ns  (logic 1.214ns (43.484%)  route 1.578ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 81.759 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[0]
                         net (fo=1, routed)           1.578    81.814    dut/mem_map/result_0[1]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.421    81.759    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/C
                         clock pessimism              0.398    82.157    
                         clock uncertainty           -0.199    81.958    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.067    81.891    dut/mem_map/out_adc_reg[1]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -81.814    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.773ns  (logic 1.214ns (43.784%)  route 1.559ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 81.759 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[4]
                         net (fo=1, routed)           1.559    81.795    dut/mem_map/result_0[5]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.421    81.759    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C
                         clock pessimism              0.398    82.157    
                         clock uncertainty           -0.199    81.958    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.081    81.877    dut/mem_map/out_adc_reg[5]
  -------------------------------------------------------------------
                         required time                         81.877    
                         arrival time                         -81.795    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.798ns  (logic 1.214ns (43.389%)  route 1.584ns (56.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[14]
                         net (fo=1, routed)           1.584    81.820    dut/mem_map/result_0[15]
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[15]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.047    81.910    dut/mem_map/out_adc_reg[15]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                         -81.820    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.772ns  (logic 1.214ns (43.791%)  route 1.558ns (56.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[13]
                         net (fo=1, routed)           1.558    81.794    dut/mem_map/result_0[14]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[14]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.199    81.957    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.067    81.890    dut/mem_map/out_adc_reg[14]
  -------------------------------------------------------------------
                         required time                         81.890    
                         arrival time                         -81.794    
  -------------------------------------------------------------------
                         slack                                  0.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.256ns (33.937%)  route 0.498ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[9]
                         net (fo=1, routed)           0.498     0.121    dut/mem_map/result_0[10]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[10]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070    -0.051    dut/mem_map/out_adc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/adc/eoc_slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.379ns (48.519%)  route 0.402ns (51.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    0.379    -0.254 r  dut/mem_map/adc/your_instance_name/inst/EOC
                         net (fo=1, routed)           0.402     0.148    dut/mem_map/adc/eoc
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/eoc_slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/eoc_slow_clk_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.199    -0.120    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.078    -0.042    dut/mem_map/adc/eoc_slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.256ns (32.786%)  route 0.525ns (67.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[8]
                         net (fo=1, routed)           0.525     0.148    dut/mem_map/result_0[9]
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[9]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.071    -0.050    dut/mem_map/out_adc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/adc/drdy_slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.256ns (32.533%)  route 0.531ns (67.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DRDY
                         net (fo=1, routed)           0.531     0.154    dut/mem_map/adc/drdy
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_slow_clk_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.199    -0.120    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.071    -0.049    dut/mem_map/adc/drdy_slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.256ns (31.578%)  route 0.555ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[3])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[3]
                         net (fo=1, routed)           0.555     0.177    dut/mem_map/result_0[4]
    SLICE_X35Y74         FDRE                                         r  dut/mem_map/out_adc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.812    -0.877    dut/mem_map/vclk
    SLICE_X35Y74         FDRE                                         r  dut/mem_map/out_adc_reg[4]/C
                         clock pessimism              0.555    -0.322    
                         clock uncertainty            0.199    -0.123    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.070    -0.053    dut/mem_map/out_adc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.256ns (32.136%)  route 0.541ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[10]
                         net (fo=1, routed)           0.541     0.163    dut/mem_map/result_0[11]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[11]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.199    -0.122    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.047    -0.075    dut/mem_map/out_adc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.256ns (30.622%)  route 0.580ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[5]
                         net (fo=1, routed)           0.580     0.203    dut/mem_map/result_0[6]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[6]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.051    dut/mem_map/out_adc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.256ns (29.831%)  route 0.602ns (70.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[2]
                         net (fo=1, routed)           0.602     0.225    dut/mem_map/result_0[3]
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[3]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.066    -0.055    dut/mem_map/out_adc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.256ns (29.571%)  route 0.610ns (70.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[4]
                         net (fo=1, routed)           0.610     0.232    dut/mem_map/result_0[5]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.199    -0.119    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.066    -0.053    dut/mem_map/out_adc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.256ns (29.502%)  route 0.612ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[12]
                         net (fo=1, routed)           0.612     0.234    dut/mem_map/result_0[13]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.199    -0.121    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070    -0.051    dut/mem_map/out_adc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  vclk_clk_wiz_0_1
  To Clock:  vclk_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.635ns,  Total Violation      -35.447ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.174ns  (logic 9.127ns (47.601%)  route 10.047ns (52.399%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.843    18.171    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    18.295 r  dut/mem_map/therm/ssd/dig1[1]_i_1/O
                         net (fo=1, routed)           0.000    18.295    dut/mem_map/therm/ssd/dig1[1]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X10Y78         FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[1]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.077    15.660    dut/mem_map/therm/ssd/dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                         -18.295    
  -------------------------------------------------------------------
                         slack                                 -2.635    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.109ns  (logic 9.127ns (47.762%)  route 9.982ns (52.238%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.778    18.106    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.230 r  dut/mem_map/therm/ssd/dig2[2]_i_1/O
                         net (fo=1, routed)           0.000    18.230    dut/mem_map/therm/ssd/dig2[2]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[2]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.029    15.612    dut/mem_map/therm/ssd/dig2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -18.230    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.546ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.039ns  (logic 9.127ns (47.938%)  route 9.912ns (52.062%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.669    14.840    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  dut/mem_map/therm/ssd/dig3[3]_i_23/O
                         net (fo=9, routed)           0.712    15.675    dut/mem_map/therm/ssd/dig3[3]_i_23_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    15.799 r  dut/mem_map/therm/ssd/dig3[0]_i_8/O
                         net (fo=1, routed)           0.655    16.454    dut/mem_map/therm/ssd/dig3[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    16.578 r  dut/mem_map/therm/ssd/dig3[0]_i_3/O
                         net (fo=10, routed)          0.632    17.210    dut/mem_map/therm/ssd/dig3[0]_i_3_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.334 r  dut/mem_map/therm/ssd/dig3[3]_i_13/O
                         net (fo=7, routed)           0.702    18.036    dut/mem_map/therm/ssd/dig3[3]_i_13_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.160 r  dut/mem_map/therm/ssd/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    18.160    dut/mem_map/therm/ssd/p_1_in[1]
    SLICE_X11Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[1]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.029    15.613    dut/mem_map/therm/ssd/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -18.160    
  -------------------------------------------------------------------
                         slack                                 -2.546    

Slack (VIOLATED) :        -2.529ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 9.127ns (47.977%)  route 9.897ns (52.023%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.416    17.047    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I4_O)        0.124    17.171 r  dut/mem_map/therm/ssd/dig3[0]_i_2/O
                         net (fo=4, routed)           0.850    18.020    dut/mem_map/therm/ssd/dig3[0]_i_2_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124    18.144 r  dut/mem_map/therm/ssd/dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    18.144    dut/mem_map/therm/ssd/p_1_in[0]
    SLICE_X9Y79          FDSE                                         r  dut/mem_map/therm/ssd/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y79          FDSE                                         r  dut/mem_map/therm/ssd/dig3_reg[0]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y79          FDSE (Setup_fdse_C_D)        0.032    15.615    dut/mem_map/therm/ssd/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                 -2.529    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.021ns  (logic 9.127ns (47.984%)  route 9.894ns (52.016%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.634    16.473    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I3_O)        0.124    16.597 r  dut/mem_map/therm/ssd/dig2[0]_i_10/O
                         net (fo=1, routed)           0.433    17.030    dut/mem_map/therm/ssd/dig2[0]_i_10_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.124    17.154 r  dut/mem_map/therm/ssd/dig2[0]_i_4/O
                         net (fo=8, routed)           0.863    18.018    dut/mem_map/therm/ssd/dig2[0]_i_4_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.142 r  dut/mem_map/therm/ssd/dig1[2]_i_1/O
                         net (fo=1, routed)           0.000    18.142    dut/mem_map/therm/ssd/dig1[2]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y80          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[2]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.031    15.614    dut/mem_map/therm/ssd/dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.614    
                         arrival time                         -18.142    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.491ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.986ns  (logic 9.127ns (48.073%)  route 9.859ns (51.927%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.856    17.982    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.106 r  dut/mem_map/therm/ssd/dig2[1]_i_1/O
                         net (fo=1, routed)           0.000    18.106    dut/mem_map/therm/ssd/dig2[1]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[1]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.031    15.615    dut/mem_map/therm/ssd/dig2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -18.106    
  -------------------------------------------------------------------
                         slack                                 -2.491    

Slack (VIOLATED) :        -2.468ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.008ns  (logic 9.127ns (48.016%)  route 9.881ns (51.984%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 15.099 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.669    14.840    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.964 r  dut/mem_map/therm/ssd/dig3[3]_i_23/O
                         net (fo=9, routed)           0.712    15.675    dut/mem_map/therm/ssd/dig3[3]_i_23_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124    15.799 r  dut/mem_map/therm/ssd/dig3[0]_i_8/O
                         net (fo=1, routed)           0.655    16.454    dut/mem_map/therm/ssd/dig3[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    16.578 r  dut/mem_map/therm/ssd/dig3[0]_i_3/O
                         net (fo=10, routed)          0.632    17.210    dut/mem_map/therm/ssd/dig3[0]_i_3_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.334 r  dut/mem_map/therm/ssd/dig3[3]_i_13/O
                         net (fo=7, routed)           0.671    18.005    dut/mem_map/therm/ssd/dig3[3]_i_13_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.129 r  dut/mem_map/therm/ssd/dig2[3]_i_1/O
                         net (fo=1, routed)           0.000    18.129    dut/mem_map/therm/ssd/dig2[3]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    15.099    dut/mem_map/therm/ssd/vclk
    SLICE_X8Y78          FDRE                                         r  dut/mem_map/therm/ssd/dig2_reg[3]/C
                         clock pessimism              0.562    15.661    
                         clock uncertainty           -0.079    15.582    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.079    15.661    dut/mem_map/therm/ssd/dig2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.661    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                 -2.468    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 9.127ns (48.392%)  route 9.734ns (51.608%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.731    17.857    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.981 r  dut/mem_map/therm/ssd/dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.981    dut/mem_map/therm/ssd/p_1_in[3]
    SLICE_X10Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X10Y79         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[3]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.077    15.661    dut/mem_map/therm/ssd/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.661    
                         arrival time                         -17.981    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.812ns  (logic 9.127ns (48.517%)  route 9.685ns (51.483%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 15.101 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.602    12.817    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.310    13.127 r  dut/mem_map/therm/ssd/dig3[3]_i_20/O
                         net (fo=8, routed)           0.973    14.100    dut/mem_map/therm/ssd/dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  dut/mem_map/therm/ssd/dig3[3]_i_34/O
                         net (fo=1, routed)           0.607    14.831    dut/mem_map/therm/ssd/dig3[3]_i_34_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  dut/mem_map/therm/ssd/dig3[3]_i_22/O
                         net (fo=7, routed)           0.760    15.715    dut/mem_map/therm/ssd/dig3[3]_i_22_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.124    15.839 r  dut/mem_map/therm/ssd/dig3[0]_i_7/O
                         net (fo=7, routed)           0.667    16.507    dut/mem_map/therm/ssd/dig3[0]_i_7_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.631 r  dut/mem_map/therm/ssd/dig3[0]_i_5/O
                         net (fo=9, routed)           0.372    17.002    dut/mem_map/therm/ssd/dig3[0]_i_5_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.126 r  dut/mem_map/therm/ssd/dig3[3]_i_12/O
                         net (fo=7, routed)           0.682    17.809    dut/mem_map/therm/ssd/dig3[3]_i_12_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.124    17.933 r  dut/mem_map/therm/ssd/dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    17.933    dut/mem_map/therm/ssd/p_1_in[2]
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.430    15.101    dut/mem_map/therm/ssd/vclk
    SLICE_X11Y80         FDRE                                         r  dut/mem_map/therm/ssd/dig3_reg[2]/C
                         clock pessimism              0.562    15.663    
                         clock uncertainty           -0.079    15.584    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.029    15.613    dut/mem_map/therm/ssd/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 dut/mem_map/therm/ssd/dig03/CLK
                            (rising edge-triggered cell DSP48E1 clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssd/dig1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (vclk_clk_wiz_0 rise@16.667ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.787ns  (logic 9.127ns (48.581%)  route 9.660ns (51.419%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 15.100 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.633    -0.879    dut/mem_map/therm/ssd/vclk
    DSP48_X0Y28          DSP48E1                                      r  dut/mem_map/therm/ssd/dig03/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.813     2.934 r  dut/mem_map/therm/ssd/dig03/P[16]
                         net (fo=16, routed)          0.860     3.794    dut/mem_map/therm/ssd/dig03_n_89
    SLICE_X12Y72         LUT3 (Prop_lut3_I1_O)        0.124     3.918 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_11/O
                         net (fo=3, routed)           0.562     4.480    dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0
    SLICE_X15Y72         LUT5 (Prop_lut5_I3_O)        0.124     4.604 r  dut/mem_map/therm/ssd/dig01__2_carry__1_i_3/O
                         net (fo=2, routed)           0.536     5.140    dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.647 r  dut/mem_map/therm/ssd/dig01__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.647    dut/mem_map/therm/ssd/dig01__2_carry__1_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.761 r  dut/mem_map/therm/ssd/dig01__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.761    dut/mem_map/therm/ssd/dig01__2_carry__2_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.074 f  dut/mem_map/therm/ssd/dig01__2_carry__3/O[3]
                         net (fo=17, routed)          0.866     6.940    dut/mem_map/therm/ssd/dig01__2_carry__3_n_4
    SLICE_X15Y74         LUT3 (Prop_lut3_I2_O)        0.306     7.246 r  dut/mem_map/therm/ssd/dig01__68_carry_i_1/O
                         net (fo=1, routed)           0.337     7.583    dut/mem_map/therm/ssd/dig01__68_carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.979 r  dut/mem_map/therm/ssd/dig01__68_carry/CO[3]
                         net (fo=1, routed)           0.000     7.979    dut/mem_map/therm/ssd/dig01__68_carry_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  dut/mem_map/therm/ssd/dig01__68_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.105    dut/mem_map/therm/ssd/dig01__68_carry__0_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  dut/mem_map/therm/ssd/dig01__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.222    dut/mem_map/therm/ssd/dig01__68_carry__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  dut/mem_map/therm/ssd/dig01__68_carry__2/CO[3]
                         net (fo=4, routed)           0.665     9.004    dut/mem_map/therm/ssd/dig01__68_carry__2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.602 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_8/O[1]
                         net (fo=2, routed)           0.634    10.236    dut/mem_map/therm/ssd/dig01__113_carry__2_i_8_n_6
    SLICE_X11Y77         LUT4 (Prop_lut4_I3_O)        0.303    10.539 r  dut/mem_map/therm/ssd/dig01__113_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.539    dut/mem_map/therm/ssd/dig01__113_carry__2_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.787 r  dut/mem_map/therm/ssd/dig01__113_carry__2/O[2]
                         net (fo=3, routed)           0.552    11.339    dut/mem_map/therm/ssd/dig01__113_carry__2_n_5
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.641 r  dut/mem_map/therm/ssd/dig01__158_carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.641    dut/mem_map/therm/ssd/dig01__158_carry__3_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.215 r  dut/mem_map/therm/ssd/dig01__158_carry__3/CO[2]
                         net (fo=22, routed)          0.664    12.879    dut/mem_map/therm/ssd/dig01__158_carry__3_n_1
    SLICE_X9Y77          LUT4 (Prop_lut4_I1_O)        0.310    13.189 r  dut/mem_map/therm/ssd/dig3[3]_i_33/O
                         net (fo=8, routed)           0.858    14.046    dut/mem_map/therm/ssd/dig3[3]_i_33_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.124    14.170 r  dut/mem_map/therm/ssd/dig3[3]_i_38/O
                         net (fo=3, routed)           0.727    14.897    dut/mem_map/therm/ssd/dig3[3]_i_38_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.021 r  dut/mem_map/therm/ssd/dig2[0]_i_13/O
                         net (fo=1, routed)           0.482    15.503    dut/mem_map/therm/ssd/dig2[0]_i_13_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    15.627 r  dut/mem_map/therm/ssd/dig2[0]_i_5/O
                         net (fo=10, routed)          0.612    16.239    dut/mem_map/therm/ssd/dig2[0]_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.363 r  dut/mem_map/therm/ssd/dig2[0]_i_3/O
                         net (fo=10, routed)          0.841    17.204    dut/mem_map/therm/ssd/dig2[0]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124    17.328 r  dut/mem_map/therm/ssd/dig3[0]_i_4/O
                         net (fo=8, routed)           0.456    17.784    dut/mem_map/therm/ssd/dig3[0]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    17.908 r  dut/mem_map/therm/ssd/dig1[3]_i_1/O
                         net (fo=1, routed)           0.000    17.908    dut/mem_map/therm/ssd/dig1[3]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  vclk (IN)
                         net (fo=0)                   0.000    16.667    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    15.100    dut/mem_map/therm/ssd/vclk
    SLICE_X9Y79          FDRE                                         r  dut/mem_map/therm/ssd/dig1_reg[3]/C
                         clock pessimism              0.562    15.662    
                         clock uncertainty           -0.079    15.583    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    15.612    dut/mem_map/therm/ssd/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -17.908    
  -------------------------------------------------------------------
                         slack                                 -2.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.483%)  route 0.082ns (30.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X29Y76         FDRE                                         r  dut/mem_map/adc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/adc/cnt_reg[2]/Q
                         net (fo=4, routed)           0.082    -0.410    dut/mem_map/adc/cnt_reg[2]
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  dut/mem_map/adc/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    dut/mem_map/adc/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.079    -0.541    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.449    dut/mem_map/adc/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/data_thermo_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.379    dut/mem_map/therm/Q[0]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[4]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.079    -0.539    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.071    -0.468    dut/mem_map/therm/ssdreg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X33Y72         FDRE                                         r  dut/mem_map/data_thermo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.379    dut/mem_map/therm/Q[3]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.079    -0.539    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.070    -0.469    dut/mem_map/therm/ssdreg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.377    dut/mem_map/therm/Q[7]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[11]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.079    -0.539    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.070    -0.469    dut/mem_map/therm/ssdreg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dut/mem_map/data_thermo_reg[6]/Q
                         net (fo=1, routed)           0.146    -0.345    dut/mem_map/therm/Q[2]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/therm/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[6]/C
                         clock pessimism              0.275    -0.601    
                         clock uncertainty            0.079    -0.523    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.071    -0.452    dut/mem_map/therm/ssdreg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/drdy_fast_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_fast_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.504 r  dut/mem_map/adc/drdy_fast_clk_reg/Q
                         net (fo=2, routed)           0.075    -0.429    dut/mem_map/adc/drdy_fast_clk
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.099    -0.330 r  dut/mem_map/adc/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    dut/mem_map/adc/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.079    -0.554    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.462    dut/mem_map/adc/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/drdy_fast_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.549    -0.632    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_fast_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.504 f  dut/mem_map/adc/drdy_fast_clk_reg/Q
                         net (fo=2, routed)           0.076    -0.428    dut/mem_map/adc/drdy_fast_clk
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.099    -0.329 r  dut/mem_map/adc/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    dut/mem_map/adc/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.242    -0.632    
                         clock uncertainty            0.079    -0.554    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.091    -0.463    dut/mem_map/adc/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.690%)  route 0.136ns (42.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.136    -0.356    dut/mem_map/adc/conv_reset
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.311 r  dut/mem_map/adc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    dut/mem_map/adc/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.255    -0.619    
                         clock uncertainty            0.079    -0.541    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.092    -0.449    dut/mem_map/adc/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/therm/ssdreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.004%)  route 0.135ns (48.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          0.135    -0.354    dut/mem_map/therm/Q[9]
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X31Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[13]/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.079    -0.539    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.047    -0.492    dut/mem_map/therm/ssdreg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dut/mem_map/adc/conv_done_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - vclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.548    -0.633    dut/mem_map/adc/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 f  dut/mem_map/adc/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.310    dut/mem_map/adc/conv_reset
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.265 r  dut/mem_map/adc/conv_done_i_1/O
                         net (fo=1, routed)           0.000    -0.265    dut/mem_map/adc/conv_done_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  dut/mem_map/adc/conv_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/adc/vclk
    SLICE_X30Y75         FDRE                                         r  dut/mem_map/adc/conv_done_reg/C
                         clock pessimism              0.275    -0.601    
                         clock uncertainty            0.079    -0.523    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120    -0.403    dut/mem_map/adc/conv_done_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_wiz_0
  To Clock:  vclk_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.084ns,  Total Violation       -0.135ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.936ns  (logic 1.214ns (41.352%)  route 1.722ns (58.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[1]
                         net (fo=1, routed)           1.722    81.958    dut/mem_map/result_0[2]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[2]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.081    81.874    dut/mem_map/out_adc_reg[2]
  -------------------------------------------------------------------
                         required time                         81.874    
                         arrival time                         -81.958    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.916ns  (logic 1.214ns (41.635%)  route 1.702ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[7]
                         net (fo=1, routed)           1.702    81.938    dut/mem_map/result_0[8]
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[8]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.047    81.908    dut/mem_map/out_adc_reg[8]
  -------------------------------------------------------------------
                         required time                         81.908    
                         arrival time                         -81.938    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.896ns  (logic 1.214ns (41.924%)  route 1.682ns (58.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[6]
                         net (fo=1, routed)           1.682    81.918    dut/mem_map/result_0[7]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[7]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.058    81.897    dut/mem_map/out_adc_reg[7]
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -81.918    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.802ns  (logic 1.214ns (43.320%)  route 1.588ns (56.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 81.756 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[15]
                         net (fo=1, routed)           1.588    81.824    dut/mem_map/result_0[16]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.418    81.756    dut/mem_map/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[16]/C
                         clock pessimism              0.398    82.154    
                         clock uncertainty           -0.201    81.953    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.093    81.860    dut/mem_map/out_adc_reg[16]
  -------------------------------------------------------------------
                         required time                         81.860    
                         arrival time                         -81.824    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.806ns  (logic 1.214ns (43.261%)  route 1.592ns (56.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[11]
                         net (fo=1, routed)           1.592    81.828    dut/mem_map/result_0[12]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[12]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.081    81.874    dut/mem_map/out_adc_reg[12]
  -------------------------------------------------------------------
                         required time                         81.874    
                         arrival time                         -81.828    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.799ns  (logic 1.214ns (43.377%)  route 1.585ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[12]
                         net (fo=1, routed)           1.585    81.821    dut/mem_map/result_0[13]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.061    81.894    dut/mem_map/out_adc_reg[13]
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                         -81.821    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.792ns  (logic 1.214ns (43.484%)  route 1.578ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 81.759 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[0]
                         net (fo=1, routed)           1.578    81.814    dut/mem_map/result_0[1]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.421    81.759    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/C
                         clock pessimism              0.398    82.157    
                         clock uncertainty           -0.201    81.956    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.067    81.889    dut/mem_map/out_adc_reg[1]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                         -81.814    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.773ns  (logic 1.214ns (43.784%)  route 1.559ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 81.759 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[4]
                         net (fo=1, routed)           1.559    81.795    dut/mem_map/result_0[5]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.421    81.759    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C
                         clock pessimism              0.398    82.157    
                         clock uncertainty           -0.201    81.956    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.081    81.875    dut/mem_map/out_adc_reg[5]
  -------------------------------------------------------------------
                         required time                         81.875    
                         arrival time                         -81.795    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.798ns  (logic 1.214ns (43.389%)  route 1.584ns (56.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[14]
                         net (fo=1, routed)           1.584    81.820    dut/mem_map/result_0[15]
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[15]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.047    81.908    dut/mem_map/out_adc_reg[15]
  -------------------------------------------------------------------
                         required time                         81.908    
                         arrival time                         -81.820    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (vclk_clk_wiz_0 rise@83.333ns - adc_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        2.772ns  (logic 1.214ns (43.791%)  route 1.558ns (56.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 81.758 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 79.022 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  vclk (IN)
                         net (fo=0)                   0.000    80.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    75.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    77.392    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           1.534    79.022    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214    80.236 r  dut/mem_map/adc/your_instance_name/inst/DO[13]
                         net (fo=1, routed)           1.558    81.794    dut/mem_map/result_0[14]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  vclk (IN)
                         net (fo=0)                   0.000    83.333    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    84.721 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.883    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    78.666 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.247    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.338 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.420    81.758    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[14]/C
                         clock pessimism              0.398    82.156    
                         clock uncertainty           -0.201    81.955    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.067    81.888    dut/mem_map/out_adc_reg[14]
  -------------------------------------------------------------------
                         required time                         81.888    
                         arrival time                         -81.794    
  -------------------------------------------------------------------
                         slack                                  0.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.256ns (33.937%)  route 0.498ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[9]
                         net (fo=1, routed)           0.498     0.121    dut/mem_map/result_0[10]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[10]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070    -0.049    dut/mem_map/out_adc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/adc/eoc_slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.379ns (48.519%)  route 0.402ns (51.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    0.379    -0.254 r  dut/mem_map/adc/your_instance_name/inst/EOC
                         net (fo=1, routed)           0.402     0.148    dut/mem_map/adc/eoc
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/eoc_slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/eoc_slow_clk_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.201    -0.118    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.078    -0.040    dut/mem_map/adc/eoc_slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.256ns (32.786%)  route 0.525ns (67.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[8]
                         net (fo=1, routed)           0.525     0.148    dut/mem_map/result_0[9]
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y75         FDRE                                         r  dut/mem_map/out_adc_reg[9]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.071    -0.048    dut/mem_map/out_adc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/adc/drdy_slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.256ns (32.533%)  route 0.531ns (67.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DRDY
                         net (fo=1, routed)           0.531     0.154    dut/mem_map/adc/drdy
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.874    dut/mem_map/adc/vclk
    SLICE_X28Y76         FDRE                                         r  dut/mem_map/adc/drdy_slow_clk_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.201    -0.118    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.071    -0.047    dut/mem_map/adc/drdy_slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.256ns (31.578%)  route 0.555ns (68.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[3])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[3]
                         net (fo=1, routed)           0.555     0.177    dut/mem_map/result_0[4]
    SLICE_X35Y74         FDRE                                         r  dut/mem_map/out_adc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.812    -0.877    dut/mem_map/vclk
    SLICE_X35Y74         FDRE                                         r  dut/mem_map/out_adc_reg[4]/C
                         clock pessimism              0.555    -0.322    
                         clock uncertainty            0.201    -0.121    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.070    -0.051    dut/mem_map/out_adc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.256ns (32.136%)  route 0.541ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[10]
                         net (fo=1, routed)           0.541     0.163    dut/mem_map/result_0[11]
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.813    -0.876    dut/mem_map/vclk
    SLICE_X31Y75         FDRE                                         r  dut/mem_map/out_adc_reg[11]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.201    -0.120    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.047    -0.073    dut/mem_map/out_adc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.256ns (30.622%)  route 0.580ns (69.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[5]
                         net (fo=1, routed)           0.580     0.203    dut/mem_map/result_0[6]
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X28Y74         FDRE                                         r  dut/mem_map/out_adc_reg[6]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.049    dut/mem_map/out_adc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.256ns (29.831%)  route 0.602ns (70.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[2]
                         net (fo=1, routed)           0.602     0.225    dut/mem_map/result_0[3]
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X28Y75         FDRE                                         r  dut/mem_map/out_adc_reg[3]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.066    -0.053    dut/mem_map/out_adc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.256ns (29.571%)  route 0.610ns (70.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[4]
                         net (fo=1, routed)           0.610     0.232    dut/mem_map/result_0[5]
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.201    -0.117    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.066    -0.051    dut/mem_map/out_adc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dut/mem_map/adc/your_instance_name/inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/mem_map/out_adc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             vclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclk_clk_wiz_0 rise@0.000ns - adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.256ns (29.502%)  route 0.612ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/adc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548    -0.633    dut/mem_map/adc/your_instance_name/dclk_in
    XADC_X0Y0            XADC                                         r  dut/mem_map/adc/your_instance_name/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.377 r  dut/mem_map/adc/your_instance_name/inst/DO[12]
                         net (fo=1, routed)           0.612     0.234    dut/mem_map/result_0[13]
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.815    -0.875    dut/mem_map/vclk
    SLICE_X29Y74         FDRE                                         r  dut/mem_map/out_adc_reg[13]/C
                         clock pessimism              0.555    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.070    -0.049    dut/mem_map/out_adc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.283    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  vclk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  vclk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vclk_clk_wiz_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.055ns  (logic 4.373ns (36.281%)  route 7.681ns (63.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.356     2.515    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.124     2.639 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.912     7.551    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.083 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.083    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.995ns  (logic 4.630ns (38.597%)  route 7.365ns (61.403%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.282     2.441    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.152     2.593 r  dut/mem_map/therm/ssd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.670     7.263    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    11.023 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.023    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.836ns  (logic 4.582ns (38.715%)  route 7.254ns (61.285%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.403     0.850    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.149 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.310     2.459    dut/mem_map/therm/ssd/bin_4bit__31[1]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.153     2.612 r  dut/mem_map/therm/ssd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.541     7.153    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.864 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.864    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.818ns  (logic 4.603ns (38.951%)  route 7.215ns (61.049%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.290     2.449    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.146     2.595 r  dut/mem_map/therm/ssd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.512     7.107    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    10.846 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.846    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.780ns  (logic 4.362ns (37.029%)  route 7.418ns (62.971%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.403     0.850    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.149 f  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.310     2.459    dut/mem_map/therm/ssd/bin_4bit__31[1]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.124     2.583 r  dut/mem_map/therm/ssd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.705     7.288    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.808 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.808    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.538ns  (logic 4.353ns (37.726%)  route 7.185ns (62.274%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.290     2.449    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.124     2.573 r  dut/mem_map/therm/ssd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.482     7.055    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.566 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.566    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.405ns  (logic 4.371ns (38.328%)  route 7.034ns (61.672%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.282     2.441    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.124     2.565 r  dut/mem_map/therm/ssd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.339     6.904    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.433 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.433    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.332ns  (logic 4.452ns (43.086%)  route 5.880ns (56.914%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 f  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           0.996     0.444    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.327     0.771 r  dut/mem_map/therm/ssd/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.884     5.654    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.706     9.360 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     9.360    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 4.338ns (44.059%)  route 5.508ns (55.941%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.539    -0.973    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          1.011     0.494    dut/mem_map/therm/Q[9]
    SLICE_X30Y69         LUT3 (Prop_lut3_I1_O)        0.152     0.646 r  dut/mem_map/therm/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.497     5.143    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.730     8.873 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.873    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.767ns  (logic 4.464ns (45.707%)  route 5.303ns (54.293%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 f  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           0.996     0.444    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.327     0.771 r  dut/mem_map/therm/ssd/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.307     5.077    dp_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.795 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.795    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.394ns (54.887%)  route 1.146ns (45.113%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          0.221    -0.268    dut/mem_map/therm/Q[9]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.045    -0.223 r  dut/mem_map/therm/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.925     0.702    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     1.910 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.910    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.417ns (55.484%)  route 1.137ns (44.516%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.182    -0.308    dut/mem_map/therm/Q[10]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.045    -0.263 r  dut/mem_map/therm/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.955     0.692    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.923 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.923    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.408ns (52.855%)  route 1.256ns (47.145%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.181    -0.309    dut/mem_map/therm/Q[10]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  dut/mem_map/therm/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.076     0.812    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.034 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.034    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.442ns (53.412%)  route 1.258ns (46.588%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  dut/mem_map/data_thermo_reg[15]/Q
                         net (fo=15, routed)          0.265    -0.237    dut/mem_map/therm/Q[11]
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.098    -0.139 r  dut/mem_map/therm/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.993     0.854    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.070 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.070    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.445ns (53.283%)  route 1.267ns (46.717%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  dut/mem_map/data_thermo_reg[15]/Q
                         net (fo=15, routed)          0.266    -0.236    dut/mem_map/therm/Q[11]
    SLICE_X30Y69         LUT2 (Prop_lut2_I0_O)        0.098    -0.138 r  dut/mem_map/therm/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.001     0.863    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.082 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.082    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.388ns (47.989%)  route 1.504ns (52.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.192    -0.297    dut/mem_map/therm/Q[10]
    SLICE_X30Y69         LUT3 (Prop_lut3_I2_O)        0.045    -0.252 r  dut/mem_map/therm/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.312     1.060    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.262 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.262    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.937ns  (logic 1.484ns (50.546%)  route 1.452ns (49.454%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.192    -0.297    dut/mem_map/therm/Q[10]
    SLICE_X30Y69         LUT3 (Prop_lut3_I2_O)        0.049    -0.248 r  dut/mem_map/therm/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.260     1.012    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.294     2.306 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.306    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.369ns (46.488%)  route 1.576ns (53.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.554    -0.627    dut/mem_map/vclk
    SLICE_X12Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  dut/mem_map/data_thermo_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.576     1.113    lopt
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.318 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.318    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.466ns (49.560%)  route 1.492ns (50.440%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.182    -0.308    dut/mem_map/therm/Q[10]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.049    -0.259 r  dut/mem_map/therm/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.311     1.052    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.276     2.328 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.328    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.396ns (46.658%)  route 1.596ns (53.342%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          0.244    -0.245    dut/mem_map/therm/Q[9]
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.045    -0.200 r  dut/mem_map/therm/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.352     1.152    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.362 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.362    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vclk_clk_wiz_0_1
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.055ns  (logic 4.373ns (36.281%)  route 7.681ns (63.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.356     2.515    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.124     2.639 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.912     7.551    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.083 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.083    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.995ns  (logic 4.630ns (38.597%)  route 7.365ns (61.403%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.282     2.441    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.152     2.593 r  dut/mem_map/therm/ssd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.670     7.263    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    11.023 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.023    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.836ns  (logic 4.582ns (38.715%)  route 7.254ns (61.285%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.403     0.850    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.149 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.310     2.459    dut/mem_map/therm/ssd/bin_4bit__31[1]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.153     2.612 r  dut/mem_map/therm/ssd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.541     7.153    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.864 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.864    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.818ns  (logic 4.603ns (38.951%)  route 7.215ns (61.049%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.290     2.449    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I1_O)        0.146     2.595 r  dut/mem_map/therm/ssd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.512     7.107    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    10.846 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.846    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.780ns  (logic 4.362ns (37.029%)  route 7.418ns (62.971%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.403     0.850    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.149 f  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.310     2.459    dut/mem_map/therm/ssd/bin_4bit__31[1]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.124     2.583 r  dut/mem_map/therm/ssd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.705     7.288    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.808 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.808    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.538ns  (logic 4.353ns (37.726%)  route 7.185ns (62.274%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.290     2.449    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I2_O)        0.124     2.573 r  dut/mem_map/therm/ssd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.482     7.055    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.566 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.566    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.405ns  (logic 4.371ns (38.328%)  route 7.034ns (61.672%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           1.413     0.860    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.299     1.159 r  dut/mem_map/therm/ssd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.282     2.441    dut/mem_map/therm/ssd/bin_4bit__31[2]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.124     2.565 r  dut/mem_map/therm/ssd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.339     6.904    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.433 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.433    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.332ns  (logic 4.452ns (43.086%)  route 5.880ns (56.914%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 f  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           0.996     0.444    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.327     0.771 r  dut/mem_map/therm/ssd/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.884     5.654    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.706     9.360 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     9.360    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 4.338ns (44.059%)  route 5.508ns (55.941%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.539    -0.973    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          1.011     0.494    dut/mem_map/therm/Q[9]
    SLICE_X30Y69         LUT3 (Prop_lut3_I1_O)        0.152     0.646 r  dut/mem_map/therm/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.497     5.143    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.730     8.873 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.873    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/therm/ssd/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.767ns  (logic 4.464ns (45.707%)  route 5.303ns (54.293%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.540    -0.972    dut/mem_map/therm/ssd/vclk
    SLICE_X31Y79         FDRE                                         r  dut/mem_map/therm/ssd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419    -0.553 f  dut/mem_map/therm/ssd/digit_reg[1]/Q
                         net (fo=9, routed)           0.996     0.444    dut/mem_map/therm/ssd/digit_reg_n_0_[1]
    SLICE_X35Y78         LUT2 (Prop_lut2_I0_O)        0.327     0.771 r  dut/mem_map/therm/ssd/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.307     5.077    dp_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.795 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.795    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.394ns (54.887%)  route 1.146ns (45.113%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          0.221    -0.268    dut/mem_map/therm/Q[9]
    SLICE_X31Y72         LUT4 (Prop_lut4_I1_O)        0.045    -0.223 r  dut/mem_map/therm/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.925     0.702    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     1.910 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.910    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.417ns (55.484%)  route 1.137ns (44.516%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.182    -0.308    dut/mem_map/therm/Q[10]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.045    -0.263 r  dut/mem_map/therm/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.955     0.692    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.923 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.923    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.408ns (52.855%)  route 1.256ns (47.145%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.181    -0.309    dut/mem_map/therm/Q[10]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  dut/mem_map/therm/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.076     0.812    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.034 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.034    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.442ns (53.412%)  route 1.258ns (46.588%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  dut/mem_map/data_thermo_reg[15]/Q
                         net (fo=15, routed)          0.265    -0.237    dut/mem_map/therm/Q[11]
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.098    -0.139 r  dut/mem_map/therm/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.993     0.854    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.070 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.070    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.445ns (53.283%)  route 1.267ns (46.717%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  dut/mem_map/data_thermo_reg[15]/Q
                         net (fo=15, routed)          0.266    -0.236    dut/mem_map/therm/Q[11]
    SLICE_X30Y69         LUT2 (Prop_lut2_I0_O)        0.098    -0.138 r  dut/mem_map/therm/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.001     0.863    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.082 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.082    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.388ns (47.989%)  route 1.504ns (52.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.192    -0.297    dut/mem_map/therm/Q[10]
    SLICE_X30Y69         LUT3 (Prop_lut3_I2_O)        0.045    -0.252 r  dut/mem_map/therm/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.312     1.060    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.262 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.262    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.937ns  (logic 1.484ns (50.546%)  route 1.452ns (49.454%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.192    -0.297    dut/mem_map/therm/Q[10]
    SLICE_X30Y69         LUT3 (Prop_lut3_I2_O)        0.049    -0.248 r  dut/mem_map/therm/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.260     1.012    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.294     2.306 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.306    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.369ns (46.488%)  route 1.576ns (53.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.554    -0.627    dut/mem_map/vclk
    SLICE_X12Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  dut/mem_map/data_thermo_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.576     1.113    lopt
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.318 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.318    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.466ns (49.560%)  route 1.492ns (50.440%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[14]/Q
                         net (fo=15, routed)          0.182    -0.308    dut/mem_map/therm/Q[10]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.049    -0.259 r  dut/mem_map/therm/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.311     1.052    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.276     2.328 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.328    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mem_map/data_thermo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.396ns (46.658%)  route 1.596ns (53.342%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.551    -0.630    dut/mem_map/vclk
    SLICE_X31Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  dut/mem_map/data_thermo_reg[13]/Q
                         net (fo=13, routed)          0.244    -0.245    dut/mem_map/therm/Q[9]
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.045    -0.200 r  dut/mem_map/therm/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.352     1.152    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.362 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.362    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vclk_clk_wiz_0

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.565ns (20.628%)  route 6.023ns (79.372%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          1.083     7.588    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    -1.567    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y84         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.565ns (20.628%)  route 6.023ns (79.372%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          1.083     7.588    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    -1.567    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y84         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.565ns (21.021%)  route 5.881ns (78.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.941     7.446    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    -1.568    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.565ns (21.021%)  route 5.881ns (78.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.941     7.446    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    -1.568    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.565ns (21.021%)  route 5.881ns (78.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.941     7.446    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    -1.568    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.565ns (21.021%)  route 5.881ns (78.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.941     7.446    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    -1.568    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.565ns (21.459%)  route 5.729ns (78.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.789     7.294    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.427    -1.569    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.565ns (21.459%)  route 5.729ns (78.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.789     7.294    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.427    -1.569    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.565ns (21.459%)  route 5.729ns (78.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.789     7.294    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.427    -1.569    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.565ns (21.459%)  route 5.729ns (78.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.789     7.294    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.427    -1.569    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[15]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.210ns (13.715%)  route 1.318ns (86.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.318     1.528    dut/mem_map/btnC_IBUF
    SLICE_X12Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.822    -0.868    dut/mem_map/vclk
    SLICE_X12Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.210ns (12.278%)  route 1.497ns (87.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.497     1.707    dut/mem_map/btnC_IBUF
    SLICE_X33Y72         FDRE                                         r  dut/mem_map/data_thermo_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X33Y72         FDRE                                         r  dut/mem_map/data_thermo_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/out_adc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.210ns (12.246%)  route 1.501ns (87.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.501     1.711    dut/mem_map/btnC_IBUF
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/out_adc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.210ns (12.246%)  route 1.501ns (87.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.501     1.711    dut/mem_map/btnC_IBUF
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssdreg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.210ns (12.246%)  route 1.501ns (87.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.501     1.711    dut/mem_map/therm/btnC_IBUF
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssdreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.210ns (12.246%)  route 1.501ns (87.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.501     1.711    dut/mem_map/therm/btnC_IBUF
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.574%)  route 1.601ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.601     1.810    dut/mem_map/btnC_IBUF
    SLICE_X30Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.814    -0.875    dut/mem_map/vclk
    SLICE_X30Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.574%)  route 1.601ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.601     1.810    dut/mem_map/btnC_IBUF
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.814    -0.875    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.574%)  route 1.601ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.601     1.810    dut/mem_map/btnC_IBUF
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.814    -0.875    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.574%)  route 1.601ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.601     1.810    dut/mem_map/btnC_IBUF
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.814    -0.875    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vclk_clk_wiz_0_1

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.565ns (20.628%)  route 6.023ns (79.372%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          1.083     7.588    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    -1.567    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y84         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.565ns (20.628%)  route 6.023ns (79.372%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          1.083     7.588    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y84         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.429    -1.567    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y84         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.565ns (21.021%)  route 5.881ns (78.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.941     7.446    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    -1.568    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.565ns (21.021%)  route 5.881ns (78.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.941     7.446    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    -1.568    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.565ns (21.021%)  route 5.881ns (78.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.941     7.446    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    -1.568    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.446ns  (logic 1.565ns (21.021%)  route 5.881ns (78.979%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.941     7.446    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.428    -1.568    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y83         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.565ns (21.459%)  route 5.729ns (78.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.789     7.294    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.427    -1.569    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.565ns (21.459%)  route 5.729ns (78.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.789     7.294    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.427    -1.569    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.565ns (21.459%)  route 5.729ns (78.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.789     7.294    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.427    -1.569    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssd/clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 1.565ns (21.459%)  route 5.729ns (78.541%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          4.940     6.381    dut/mem_map/therm/ssd/btnC_IBUF
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  dut/mem_map/therm/ssd/clk_counter[0]_i_1/O
                         net (fo=18, routed)          0.789     7.294    dut/mem_map/therm/ssd/clk_counter[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         1.427    -1.569    dut/mem_map/therm/ssd/vclk
    SLICE_X30Y82         FDRE                                         r  dut/mem_map/therm/ssd/clk_counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[15]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.210ns (13.715%)  route 1.318ns (86.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.318     1.528    dut/mem_map/btnC_IBUF
    SLICE_X12Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.822    -0.868    dut/mem_map/vclk
    SLICE_X12Y71         FDRE                                         r  dut/mem_map/data_thermo_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.210ns (12.278%)  route 1.497ns (87.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.497     1.707    dut/mem_map/btnC_IBUF
    SLICE_X33Y72         FDRE                                         r  dut/mem_map/data_thermo_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X33Y72         FDRE                                         r  dut/mem_map/data_thermo_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/out_adc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.210ns (12.246%)  route 1.501ns (87.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.501     1.711    dut/mem_map/btnC_IBUF
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/out_adc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.210ns (12.246%)  route 1.501ns (87.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.501     1.711    dut/mem_map/btnC_IBUF
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/out_adc_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssdreg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.210ns (12.246%)  route 1.501ns (87.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.501     1.711    dut/mem_map/therm/btnC_IBUF
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/therm/ssdreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.210ns (12.246%)  route 1.501ns (87.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.501     1.711    dut/mem_map/therm/btnC_IBUF
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.816    -0.873    dut/mem_map/therm/vclk
    SLICE_X32Y72         FDRE                                         r  dut/mem_map/therm/ssdreg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.574%)  route 1.601ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.601     1.810    dut/mem_map/btnC_IBUF
    SLICE_X30Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.814    -0.875    dut/mem_map/vclk
    SLICE_X30Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.574%)  route 1.601ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.601     1.810    dut/mem_map/btnC_IBUF
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.814    -0.875    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.574%)  route 1.601ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.601     1.810    dut/mem_map/btnC_IBUF
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.814    -0.875    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dut/mem_map/data_thermo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vclk_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.574%)  route 1.601ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=69, routed)          1.601     1.810    dut/mem_map/btnC_IBUF
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  vclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/vclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=322, routed)         0.814    -0.875    dut/mem_map/vclk
    SLICE_X31Y73         FDRE                                         r  dut/mem_map/data_thermo_reg[6]/C





