#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 18 16:12:23 2023
# Process ID: 10492
# Current directory: D:/ysy/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8804 D:\ysy\proj_pipeline\proj_pipeline.xpr
# Log file: D:/ysy/proj_pipeline/vivado.log
# Journal file: D:/ysy/proj_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ysy/proj_pipeline/proj_pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 850.891 ; gain = 191.883
update_compile_order -fileset sources_1
add_files -norecurse D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_MEM.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.V D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALUB_SEL.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_EX.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_WB.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/SWITCH.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/RAM_SEL.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/HAZARD_CONTROLLER.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/BUTTON.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/DIGITAL_LED.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/CONTROLLER.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALUA_SEL.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_ID.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF_WSEL.v D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v}
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_MEM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.V' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALUB_SEL.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_EX.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_WB.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/SWITCH.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/HAZARD_CONTROLLER.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/BUTTON.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/DIGITAL_LED.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/CONTROLLER.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALUA_SEL.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_ID.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF_WSEL.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
reset_run synth_1
reset_run IROM_synth_1
reset_run DRAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
[Tue Jul 18 16:16:16 2023] Launched IROM_synth_1, DRAM_synth_1, synth_1...
Run output will be captured here:
IROM_synth_1: D:/ysy/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
DRAM_synth_1: D:/ysy/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
synth_1: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 18 16:16:16 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 18 16:16:47 2023] Launched synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 18 16:16:47 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 18 16:21:10 2023] Launched synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 18 16:21:10 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 18 16:21:49 2023] Launched synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 18 16:21:49 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {44} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {285.756} CONFIG.CLKOUT1_PHASE_ERROR {307.118}] [get_ips cpuclk]
generate_target all [get_files  D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
[Tue Jul 18 16:36:45 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
[Tue Jul 18 16:37:20 2023] Launched synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 18 16:37:20 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12} CONFIG.CLKOUT1_JITTER {304.472} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
[Tue Jul 18 16:42:20 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
[Tue Jul 18 16:43:25 2023] Launched synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 18 16:43:25 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {272.433} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target all [get_files  D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
[Tue Jul 18 16:49:09 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/ysy/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/ysy/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/ysy/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
[Tue Jul 18 16:51:05 2023] Launched synth_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 18 16:51:05 2023] Launched impl_1...
Run output will be captured here: D:/ysy/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 17:31:47 2023...
