Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,LSRAM 18K,Chip Globals,PLL
Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/Primitives,2,17,0,0,0,0,1,0
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/Primitives,0,0,0,0,0,0,2,1
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/Primitives,0,0,0,0,0,0,1,0
Clock_Reset_0/Synchronizer_0/Primitives,1,2,0,0,0,0,1,0
Controler_0/ADI_SPI_0/Primitives,152,124,0,0,0,0,0,0
Controler_0/ADI_SPI_1/Primitives,152,124,0,0,0,0,0,0
Controler_0/Answer_Encoder_0/Primitives,91,45,0,0,0,0,0,0
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Primitives,43,44,0,0,0,0,0,0
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/Primitives,48,33,0,0,0,0,0,0
Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,72,72,0,2,0,0
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Primitives,43,44,0,0,0,0,0,0
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/Primitives,50,33,0,0,0,0,0,0
Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,72,72,0,2,0,0
Controler_0/Command_Decoder_0/Primitives,99,93,0,0,0,0,0,0
Controler_0/Communication_ANW_MUX_0/Primitives,8,4,0,0,0,0,0,0
Controler_0/Communication_CMD_MUX_0/Primitives,47,5,0,0,0,0,0,0
Controler_0/REGISTERS_0/Primitives,7,6,36,36,0,1,0,0
Controler_0/SPI_LMX_0/SPI_interface_0/Primitives,0,2,0,0,0,0,0,0
Controler_0/SPI_LMX_0/spi_master_0/Primitives,20,12,0,0,0,0,0,0
Controler_0/SPI_LMX_0_0/SPI_interface_0/Primitives,0,2,0,0,0,0,0,0
Controler_0/SPI_LMX_0_0/spi_master_0/Primitives,20,12,0,0,0,0,0,0
Controler_0/System_Controler_0/Primitives,19,8,0,0,0,0,0,0
Data_Block_0/Communication_Builder_0/Primitives,295,278,0,0,0,0,0,0
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/Primitives,0,0,36,36,0,1,0,0
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/Primitives,0,0,36,36,0,1,0,0
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/Primitives,0,0,36,36,0,1,0,0
Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/Primitives,0,0,36,36,0,1,0,0
Data_Block_0/FIFOs_Reader_0/Primitives,243,78,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/Primitives,14,26,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,12,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/Primitives,14,26,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,12,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/Primitives,14,26,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,12,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/Primitives,14,26,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,12,0,0
Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Primitives,14,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Primitives,14,31,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Primitives,14,31,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Primitives,14,31,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/Primitives,14,15,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,102,62,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,18,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,12,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/Primitives,14,14,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,12,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/Primitives,14,14,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,12,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/Primitives,14,14,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/Primitives,101,62,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/Primitives,19,28,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,432,432,0,12,0,0
Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Primitives,14,31,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Primitives,14,31,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Primitives,14,31,0,0,0,0,0,0
Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Primitives,14,31,0,0,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/Primitives,52,0,6912,6912,0,192,0,0
Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/Primitives,52,0,6912,6912,0,192,0,0
Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/Primitives,52,0,6912,6912,0,192,0,0
Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/Primitives,52,0,6912,6912,0,192,0,0
Data_Block_0/Sample_RAM_Block_0/Primitives,72,0,0,0,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Primitives,4,0,0,0,0,0,0,0
Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Primitives,24,0,0,0,0,0,0,0
Data_Block_0/Test_Generator_0/Primitives,73,79,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/Primitives,6,5,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/Primitives,109,63,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/Primitives,8,8,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,72,72,0,2,0,0
Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Primitives,312,201,0,0,0,0,0,0
Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Primitives,99,28,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,18,0,0,0
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Primitives,82,83,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Primitives,127,100,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/Primitives,46,84,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,2,0,0
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/Primitives,34,67,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Primitives,131,101,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/Primitives,38,68,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,2,0,0
UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Primitives,82,83,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/Primitives,64,38,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/Primitives,47,84,0,0,0,0,0,0
UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,36,36,0,1,0,0
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/Primitives,1,9,0,0,0,0,0,0
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/Primitives,42,32,0,0,0,0,0,0
UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/Primitives,20,19,0,0,0,0,0,0
UART_Protocol_0/Communication_TX_Arbiter_0/Primitives,0,41,0,0,0,0,0,0
UART_Protocol_0/Primitives,4,0,0,0,0,0,0,0
UART_Protocol_0/UART_RX_Protocol_0/Primitives,88,100,0,0,0,0,0,0
UART_Protocol_0/UART_TX_Protocol_0/Primitives,95,60,0,0,0,0,0,0
UART_Protocol_0/mko_0/Primitives,38,27,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Primitives,82,83,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Primitives,127,100,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/Primitives,46,84,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,2,0,0
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/Primitives,34,67,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Primitives,131,101,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/Primitives,0,22,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/Primitives,10,0,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,22,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,10,0,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/Primitives,38,68,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/Primitives,0,0,72,72,0,2,0,0
UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/Primitives,42,83,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/Primitives,65,38,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/Primitives,46,84,0,0,0,0,0,0
UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/Primitives,0,0,36,36,0,1,0,0
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/Primitives,1,9,0,0,0,0,0,0
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/Primitives,42,32,0,0,0,0,0,0
UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/Primitives,20,19,0,0,0,0,0,0
UART_Protocol_1/Communication_TX_Arbiter_0/Primitives,82,46,0,0,0,0,0,0
UART_Protocol_1/Primitives,4,0,0,0,0,0,0,0
UART_Protocol_1/UART_RX_Protocol_0/Primitives,88,100,0,0,0,0,0,0
UART_Protocol_1/UART_TX_Protocol_0/Primitives,95,60,0,0,0,0,0,0
UART_Protocol_1/mko_0/Primitives,38,27,0,0,0,0,0,0
