t2_clear_errors	,	F_25
T2_DENSE_MEM	,	V_81
t2_pci_tbi	,	F_18
dma_addr_t	,	T_4
shift	,	V_22
pci_bus	,	V_1
T2_HAE_4	,	V_48
t2_saved_config	,	V_50
NR_CPUS	,	V_63
t2_save_configuration	,	F_19
"t2_init_arch: enabling SG TLB, IOCSR was 0x%lx\n"	,	L_15
T2_IO	,	V_83
number	,	V_9
vuip	,	V_18
dter	,	V_99
ioport_resource	,	V_67
T2_CPUn_BASE	,	F_26
mcheck_expected	,	F_7
DEBUG_PRINT_INITIAL_SETTINGS	,	V_45
"%s: HAE_4 was 0x%lx\n"	,	L_11
sg_isa	,	V_39
"unexpected mcheck - code 0x%x\n"	,	L_21
" addr=0x%lx, type1=0x%x)\n"	,	L_2
pbus	,	V_2
mchk_header	,	V_105
index	,	V_76
T2_ISA_SG_LENGTH	,	V_88
CONFIG_VERBOSE_MCHECK	,	F_28
devfn	,	V_20
t2_direct_map_window1	,	F_13
el_common	,	V_104
"T2"	,	L_26
mk_conf_addr	,	F_1
size	,	V_21
__func__	,	V_36
T2_DIRECTMAP_LENGTH	,	V_86
alloc_resource	,	F_22
t2_cfg	,	V_14
device	,	V_10
alloc_pci_controller	,	F_21
bcce	,	V_96
" (assumed) spurious -"	,	L_18
conf_read	,	F_3
taken	,	V_13
"UN"	,	L_25
T2_TBASE2	,	V_43
where	,	V_4
"mk_conf_addr: returning pci_addr 0x%lx\n"	,	L_4
T2_TBASE1	,	V_34
vector	,	V_102
wmask	,	V_53
T2_CONF	,	V_25
t2_sg_map_window2	,	F_15
T2_WMASK2	,	V_42
SIC_SEIC	,	V_95
"mk_conf_addr: device (%d)&gt;20, returning -1\n"	,	L_3
t2_init_arch	,	F_20
u8	,	T_1
hae_mem	,	V_61
i	,	V_62
conf_write	,	F_10
virt_to_phys	,	F_17
draina	,	F_6
wbase	,	V_52
t2_write_config	,	F_12
cpu_regs	,	V_93
__init	,	T_3
udelay	,	F_9
"%s: WBASE2=0x%lx WMASK2=0x%lx TBASE2=0x%lx\n"	,	L_14
io_space	,	V_66
" code 0x%x\n"	,	L_19
smp_processor_id	,	F_4
dense_io_base	,	V_84
"EX"	,	L_24
sg_pci	,	V_40
T2_WMASK1	,	V_33
bus	,	V_8
__direct_map_base	,	V_30
"%s: WBASE1=0x%lx WMASK1=0x%lx TBASE1=0x%lx\n"	,	L_13
ptes	,	V_44
iommu_arena_new	,	F_16
DBG	,	F_2
mode	,	V_90
"%s: setting WBASE2=0x%lx WMASK2=0x%lx TBASE2=0x%lx\n"	,	L_7
mb	,	F_5
u32	,	T_2
wrmces	,	F_29
srm_hae	,	V_46
pci_addr	,	V_5
"%s: setting WBASE1=0x%lx WMASK1=0x%lx TBASE1=0x%lx\n"	,	L_6
"%s: HAE_2 was 0x%lx\n"	,	L_9
T2_WBASE2	,	V_41
T2_MEM_R1_MASK	,	V_70
T2_WBASE1	,	V_32
mcheck_taken	,	F_8
resource	,	V_60
iomem_resource	,	V_73
t2_mcheck_any_expected	,	V_17
hae_4	,	V_58
IDENT_ADDR	,	V_79
hae_3	,	V_57
cpu	,	V_12
hose	,	V_38
sparse_mem_base	,	V_77
__direct_map_size	,	V_31
type1	,	V_6
"t2_machine_check(cpu%d): any_expected 0x%x -"	,	L_17
PCIBIOS_DEVICE_NOT_FOUND	,	V_24
vulp	,	V_15
name	,	V_71
T2_ISA_SG_START	,	V_87
mem_space	,	V_75
DEBUG_PRINT_FINAL_SETTINGS	,	V_35
"conf_read(addr=0x%lx, type1=%d)\n"	,	L_5
bcue	,	V_98
pci_hae0_name	,	V_72
sparse_io_base	,	V_82
code	,	V_107
T2_PERR1	,	V_101
t2_machine_check	,	F_27
request_resource	,	F_23
printk	,	F_14
pci_controller	,	V_37
"%s: HBASE was 0x%lx\n"	,	L_12
t2_iocsr	,	V_91
sic	,	V_94
pci_isa_hose	,	V_65
T2_SPARSE_MEM	,	V_78
device_fn	,	V_3
"mk_conf_addr(bus=%d, dfn=0x%x, where=0x%x,"	,	L_1
"%s: HAE_3 was 0x%lx\n"	,	L_10
"Failed to request HAE_MEM\n"	,	L_16
"any_expected 0x%x - code 0x%x\n"	,	L_23
tbase	,	V_54
alpha_verbose_mcheck	,	V_106
t2_mcheck_last_taken	,	V_19
hae_2	,	V_56
hae_1	,	V_55
end	,	V_69
addr	,	V_7
"%s: HAE_1 was 0x%lx\n"	,	L_8
value	,	V_11
hbase	,	V_59
mask	,	V_23
T2_DIRECTMAP_START	,	V_85
process_mcheck_info	,	F_30
temp	,	V_29
t2_kill_arch	,	F_24
cbe	,	V_97
length	,	V_28
start	,	V_68
T2_CERR1	,	V_100
la_ptr	,	V_103
t2_read_config	,	F_11
PCIBIOS_SUCCESSFUL	,	V_26
sable_cpu_csr	,	V_92
"%s t2_mcheck(cpu%d): last_taken 0x%x - "	,	L_22
T2_HAE_3	,	V_16
T2_HBASE	,	V_49
T2_HAE_2	,	V_47
KERN_ERR	,	V_74
T2_HAE_1	,	V_89
"t2_machine_check(cpu%d): last_taken 0x%x - "	,	L_20
dense_mem_base	,	V_80
window	,	V_51
T2_IOCSR	,	V_64
base	,	V_27
