$date
	Sat Jul  5 16:48:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_add_four $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 4 ) carry [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b111 )
b1000 !
b1000 (
b11 $
b11 '
b101 #
b101 &
#20
1"
b1111 )
b0 !
b0 (
b1 $
b1 '
b1111 #
b1111 &
#30
b1111 !
b1111 (
1%
b1111 $
b1111 '
#40
1"
b0 !
b0 (
b1111 )
b101 $
b101 '
b1010 #
b1010 &
#50
