[INFO :CM0023] Creating log file ../../build/tests/OneNetSim/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PA0205] top.v:2: No timescale set for "TESTBENCH".

[WARNI:PA0205] top.v:10: No timescale set for "DUT".

[WARNI:PA0205] top.v:14: No timescale set for "SUB".

[WARNI:PA0205] top.v:18: No timescale set for "TOP".

[INFO :CP0300] Compilation...

[INFO :CP0303] top.v:10: Compile module "work@DUT".

[INFO :CP0303] top.v:14: Compile module "work@SUB".

[INFO :CP0303] top.v:18: Compile module "work@TOP".

[INFO :CP0306] top.v:2: Compile program "work@TESTBENCH".

[WARNI:CP0314] top.v:2: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] top.v:18: Top level module "work@TOP".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 3.

[NOTE :EL0510] Nb instances: 4.

[NOTE :EL0511] Nb leaf instances: 1.

====== UHDM =======
design: work@TOP
\_module: work@DUT, file:top.v, line:10, parent:work@TOP
  \_port: i, line:10, parent:work@DUT
    |vpiDirection:1
    \_ref_obj: 
      \_logic_net: i, line:10, parent:work@DUT
        |vpiNetType:1
  \_port: o, line:10, parent:work@DUT
    |vpiDirection:2
    \_ref_obj: 
      \_logic_net: o, line:10, parent:work@DUT
        |vpiNetType:48
  \_module: work@SUB, file:top.v, line:14, parent:work@TOP
    \_port: i, line:14, parent:work@SUB
      |vpiDirection:1
      \_ref_obj: 
        \_logic_net: i, line:14, parent:work@SUB
          |vpiNetType:1
    \_port: o, line:14, parent:work@SUB
      |vpiDirection:2
      \_ref_obj: 
        \_logic_net: o, line:14, parent:work@SUB
          |vpiNetType:48
    \_cont_assign: , line:15
      \_ref_obj: i
      \_ref_obj: o
\_module: work@SUB, file:top.v, line:14, parent:work@TOP
  \_port: i, line:14, parent:work@SUB
    |vpiDirection:1
    \_ref_obj: 
      \_logic_net: i, line:14, parent:work@SUB
        |vpiNetType:1
  \_port: o, line:14, parent:work@SUB
    |vpiDirection:2
    \_ref_obj: 
      \_logic_net: o, line:14, parent:work@SUB
        |vpiNetType:48
  \_cont_assign: , line:15
    \_ref_obj: i
    \_ref_obj: o
\_module: work@TOP, file:top.v, line:18, parent:work@TOP
  \_module: work@DUT, file:top.v, line:10, parent:work@TOP
    \_port: i, line:10, parent:work@DUT
      |vpiDirection:1
      \_ref_obj: 
        \_logic_net: i, line:10, parent:work@DUT
          |vpiNetType:1
    \_port: o, line:10, parent:work@DUT
      |vpiDirection:2
      \_ref_obj: 
        \_logic_net: o, line:10, parent:work@DUT
          |vpiNetType:48
    \_module: work@SUB, file:top.v, line:14, parent:work@TOP
      \_port: i, line:14, parent:work@SUB
        |vpiDirection:1
        \_ref_obj: 
          \_logic_net: i, line:14, parent:work@SUB
            |vpiNetType:1
      \_port: o, line:14, parent:work@SUB
        |vpiDirection:2
        \_ref_obj: 
          \_logic_net: o, line:14, parent:work@SUB
            |vpiNetType:48
      \_cont_assign: , line:15
        \_ref_obj: i
        \_ref_obj: o
  \_logic_net: i, line:19, parent:work@TOP
    |vpiNetType:1
  \_logic_net: o, line:19, parent:work@TOP
    |vpiNetType:1
  \_program: work@TESTBENCH, file:top.v, line:2, parent:work@TOP
    \_initial: 
      \_begin: 
        \_assignment: 
          \_ref_obj: drive
          \_constant: 
            |INT:0
        \_delay_control: 
          \_assignment: 
            \_ref_obj: drive
            \_constant: 
              |INT:1
          |#100
    \_port: observe, line:2, parent:work@TESTBENCH
      |vpiDirection:1
      \_ref_obj: 
        \_logic_net: observe, line:2, parent:work@TESTBENCH
          |vpiNetType:1
    \_port: drive, line:2, parent:work@TESTBENCH
      |vpiDirection:2
      \_ref_obj: 
        \_logic_net: drive, line:2, parent:work@TESTBENCH
          |vpiNetType:48
\_module: work@TOP, file:top.v, line:18, parent:work@TOP
  \_module: work@DUT, file:top.v, line:10, parent:work@TOP
    \_port: i, line:10, parent:work@DUT
      |vpiDirection:1
      \_ref_obj: 
        \_logic_net: i, line:10, parent:work@DUT
          |vpiNetType:1
    \_port: o, line:10, parent:work@DUT
      |vpiDirection:2
      \_ref_obj: 
        \_logic_net: o, line:10, parent:work@DUT
          |vpiNetType:48
    \_module: work@SUB, file:top.v, line:14, parent:work@TOP
      \_port: i, line:14, parent:work@SUB
        |vpiDirection:1
        \_ref_obj: 
          \_logic_net: i, line:14, parent:work@SUB
            |vpiNetType:1
      \_port: o, line:14, parent:work@SUB
        |vpiDirection:2
        \_ref_obj: 
          \_logic_net: o, line:14, parent:work@SUB
            |vpiNetType:48
      \_cont_assign: , line:15
        \_ref_obj: i
        \_ref_obj: o
  \_logic_net: i, line:19, parent:work@TOP
    |vpiNetType:1
  \_logic_net: o, line:19, parent:work@TOP
    |vpiNetType:1
  \_program: work@TESTBENCH, file:top.v, line:2, parent:work@TOP
    \_initial: 
      \_begin: 
        \_assignment: 
          \_ref_obj: drive
          \_constant: 
            |INT:0
        \_delay_control: 
          \_assignment: 
            \_ref_obj: drive
            \_constant: 
              |INT:1
          |#100
    \_port: observe, line:2, parent:work@TESTBENCH
      |vpiDirection:1
      \_ref_obj: 
        \_logic_net: observe, line:2, parent:work@TESTBENCH
          |vpiNetType:1
    \_port: drive, line:2, parent:work@TESTBENCH
      |vpiDirection:2
      \_ref_obj: 
        \_logic_net: drive, line:2, parent:work@TESTBENCH
          |vpiNetType:48
\_program: work@TESTBENCH, file:top.v, line:2, parent:work@TOP
  \_initial: 
    \_begin: 
      \_assignment: 
        \_ref_obj: drive
        \_constant: 
          |INT:0
      \_delay_control: 
        \_assignment: 
          \_ref_obj: drive
          \_constant: 
            |INT:1
        |#100
  \_port: observe, line:2, parent:work@TESTBENCH
    |vpiDirection:1
    \_ref_obj: 
      \_logic_net: observe, line:2, parent:work@TESTBENCH
        |vpiNetType:1
  \_port: drive, line:2, parent:work@TESTBENCH
    |vpiDirection:2
    \_ref_obj: 
      \_logic_net: drive, line:2, parent:work@TESTBENCH
        |vpiNetType:48
\_package: builtin, parent:work@TOP
\_class_defn: builtin::array, parent:builtin
\_class_defn: builtin::queue, parent:builtin
\_class_defn: builtin::string, parent:builtin
\_class_defn: builtin::system, parent:builtin
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5

