#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Feb 16 00:43:47 2025
# Process ID: 33956
# Current directory: C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/example_acc/xsim_script.tcl}
# Log file: C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/xsim.log
# Journal file: C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog\xsim.jou
# Running On        :LAPTOP-DP0OJSK0
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 4900HS with Radeon Graphics         
# CPU Frequency     :2994 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16556 MB
# Swap memory       :19752 MB
# Total Virtual     :36309 MB
# Available Virtual :5944 MB
#-----------------------------------------------------------
source xsim.dir/example_acc/xsim_script.tcl
# xsim {example_acc} -autoloadwcfg -tclbatch {example_acc.tcl}
Time resolution is 1 ps
source example_acc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "845000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 905 ns : File "C:/Users/Dawso/GIM-2024-2025/spi_directio/hls_daw/example_acc/example_acc/hls/sim/verilog/example_acc.autotb.v" Line 440
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 16 00:43:49 2025...
