Separate instruction and Data memory
Registers don't conflict (half-cycles)