	 pln0336
	 compiled:  Sep 16 2024  10:01:16

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/fabric_gbox_clk_as_data_post_synth.eblif
	--clk_map	gbox_clk_as_data.temp_file_clkmap
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv
	--edits	/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/config.json
	--output	gbox_clk_as_data_pin_loc.place
	--pcf	gbox_clk_as_data_openfpga.pcf
	--read_repack	/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fpga_repack_constraints.xml
	--write_repack	gbox_clk_as_data_repack_constraints.xml

********************************


********************************


  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv
       user_pcf_ (--pcf) : gbox_clk_as_data_openfpga.pcf
      blif_name (--blif) : /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/fabric_gbox_clk_as_data_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : gbox_clk_as_data_pin_loc.place
	 assign_method= in_define_order

... reading /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/fabric_gbox_clk_as_data_post_synth.eblif

____ BEGIN pinc_check_blif:  /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/fabric_gbox_clk_as_data_post_synth.eblif

  (blif_file)   #inputs= 3  #outputs= 4  topModel= fabric_gbox_clk_as_data

>>>>> checking BLIF /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/fabric_gbox_clk_as_data_post_synth.eblif  ...


=====   passed: YES
-----   topModel: fabric_gbox_clk_as_data
-----       file: /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/fabric_gbox_clk_as_data_post_synth.eblif
-----    #inputs= 3
-----   #outputs= 4
-----      #LUTs= 1
-----       #FFs= 1
-----    #I_BUFs= 0
-----    #O_BUFs= 0
-----  #CLK_BUFs= 0
-----  #I_SERDES= 0
-----   PinGraph: 
=====   passed: YES

=====  BLIF is OK.

           pinc_check_blif STATUS = PASS

------ END pinc_check_blif:  /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/fabric_gbox_clk_as_data_post_synth.eblif

  (blif_file)   #inputs= 3  #outputs= 4  topModel= fabric_gbox_clk_as_data

pin_c: finished read_blif().  #inputs= 3  #outputs= 4

DONE read_design_ports()  #udes_inputs= 3  #udes_outputs= 4


read_PT_CSV() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv )  num_udes_pins= 7
pin_c CSV:  #rows= 927   #colums= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 927  num_cols= 76  start_GBOX_GPIO_row_= 32


	  ***  pin_c  read_PT_CSV  SUCCEEDED  ***


    [CRITICAL_WARNING] netlist modifications (config.json) have overlapping IBUF pins (2)
    [CRITICAL_WARNING] the following IBUF pins are overlapping:
 [CRITICAL_WARNING] [IBUF-OVERLAP]   name_:$auto_429.clk_buf  input:1  output:0  old $auto_429.clk_clk_buf  new $auto_429.clk_ibuf
 [CRITICAL_WARNING] [IBUF-OVERLAP]   name_:wire5  input:1  output:0  old clk_ibuf  new $auto_429.clk_ibuf


 [WARNING] NOTE: netlist modifications (config.json) have overlapping pins


	  has_edits_ : /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/config.json

pin_c: reading .pcf from gbox_clk_as_data_openfpga.pcf

PcfReader::read_pcf_file( gbox_clk_as_data_openfpga.pcf )
pin_c PCF:  num_pcf_commands= 6  num_internal_pins= 6

	  ***  pin_c  read_PCF  SUCCEEDED  ***
translatePinNames() @ (finalize_edits)

DONE translatePinNames() @ (finalize_edits)
     number of translated pins = 0
PCF command translation:  #input translations= 0  #output translations= 0
total number of translated PCF commands = 0

pin_c: writing .place output file: gbox_clk_as_data_pin_loc.place

written 6 pins to gbox_clk_as_data_pin_loc.place
  min_pt_row= 53  max_pt_row= 421
pin_c:  write_clocks_logical_to_physical()..
pin_c:  current directory= /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/impl_1_1_1/placement

clock mapping:  # user-design clocks = 1  # device clocks = 1pin_c:  written OK: gbox_clk_as_data_repack_constraints.xml
full path: /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/impl_1_1_1/placement/gbox_clk_as_data_repack_constraints.xml
input was: /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fpga_repack_constraints.xml
pin_c:  removed clock-map file: gbox_clk_as_data.temp_file_clkmap
PinPlacer::map_clocks() returns OK

pin_c done:  read_and_write() succeeded.  map_clk_status= 1

======== pin_c stats:
 --> got 3 inputs and 4 outputs

 ---- inputs(3): ---- 
  I  clk_clk_buf   trans-->  clk_clk_buf 
  I  clk_ibuf   trans-->  clk_ibuf   placed at (11 1 _22)  device: HP_1_CC_18_9P  pt_row: 407  Fullchip_N: g2f_rx_in[0]_A
  I  din_ibuf   trans-->  din_ibuf   placed at (3 1 _22)  device: HP_1_0_0P  pt_row: 55  Fullchip_N: g2f_rx_in[0]_A

 ---- outputs(4): ---- 
  O  $auto_426   trans-->  $auto_426   placed at (11 1 _68)  device: HP_1_CC_18_9P  pt_row: 423  Fullchip_N: f2g_in_en_A
  O  $auto_427   trans-->  $auto_427   placed at (3 1 _68)  device: HP_1_0_0P  pt_row: 71  Fullchip_N: f2g_in_en_A
  O  $auto_428   trans-->  $auto_428   placed at (4 1 _67)  device: HP_1_2_1P  pt_row: 116  Fullchip_N: f2g_tx_oe_A
  O  dout_obuf   trans-->  dout_obuf   placed at (4 1 _65)  device: HP_1_2_1P  pt_row: 118  Fullchip_N: f2g_tx_out[0]_A

 <----- pin_c got 3 inputs and 4 outputs
 <-- pin_c placed 2 inputs and 4 outputs
  min_pt_row= 55  max_pt_row= 423

ROW-RECORD stats ( numRows= 927 )
              No_dir : 221
           Input_dir : 300
          Output_dir : 198
         HasBoth_dir : 126
      AllEnabled_dir : 82
        #AXI = 0
       #GPIO = 0
  #GBOX_GPIO = 832
   #inp_colm A2F = 274
   #out_colm F2A = 558
======== end pin_c stats.

======== pin_c summary:
   Pin Table csv :  /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv
       BLIF file :  /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/fabric_gbox_clk_as_data_post_synth.eblif
        total design inputs: 3   placed design inputs: 2
       total design outputs: 4   placed design outputs: 4
     pin_c output :  gbox_clk_as_data_pin_loc.place
     auto-PCF : FALSE
     user-PCF : gbox_clk_as_data_openfpga.pcf
     has edits (config.json) : /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/gbox_clk_as_data/run_1/synth_1_1/synthesis/config.json
                clk_map_file : gbox_clk_as_data.temp_file_clkmap
           check BLIF status : PASS
  pinc_trace verbosity= 3
======== end pin_c summary.

deal_pinc() succeeded.

