INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/display_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/nombres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nombres
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity segment_decoder_34
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sources_1/new/test_imp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Juan Carlos/Xilinx/project 34 segment/project_34_segment/project_34_segment.srcs/sim_1/new/test_imp_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_imp_sim
