tb.sv
JAM.sv
+access+r

#JAM_syn.v
#-v /cad/designkit/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v
#+define+P2
#+define+SDF
#+ncmaxdelays
