// Seed: 2106202446
module module_0 (
    output supply1 id_0
    , id_11,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    output wor id_5,
    output tri id_6,
    input uwire id_7,
    output wor id_8,
    output wire id_9
);
  assign id_9 = (1);
  assign module_1.id_4 = 0;
  assign id_6 = -1 == ({-1, 1, -1} || -1);
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd77
) (
    input  tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri0  id_4,
    input  uwire _id_5,
    output wire  id_6,
    input  tri0  id_7,
    input  uwire id_8,
    output tri0  id_9,
    input  tri   id_10,
    input  wire  id_11,
    input  tri   id_12,
    output tri0  id_13
);
  assign id_6 = -1 ? id_5 == id_10 : 1 ? id_2 : -1 ? id_0 : id_3 != {id_0 == id_0{id_1}};
  wire [1 : id_5] id_15;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_12,
      id_9,
      id_4,
      id_9,
      id_6,
      id_4,
      id_9,
      id_6
  );
  logic id_16;
  ;
endmodule
