cocci_test_suite() {
	uint32_t cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 76 */;
	const struct amdgpu_ip_block_version cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 480 */;
	const struct amdgpu_ih_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 468 */;
	const struct amd_ip_funcs cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 450 */;
	u32 *cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 440 */;
	enum amd_powergating_state cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 435 */;
	enum amd_clockgating_state cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 425 */;
	bool cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 381 */;
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 36 */(struct amdgpu_device *adev);
	void *cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 305 */;
	int cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 305 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 258 */[8];
	u32 cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 257 */;
	struct amdgpu_iv_entry *cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 254 */;
	struct amdgpu_ih_ring *cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 253 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 252 */;
	void cocci_id/* drivers/gpu/drm/amd/amdgpu/navi10_ih.c 252 */;
}
