# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fpga-demo.srcs/sources_1/imports/src/bcd_count_n.vhdl" \

vhdl2008 xil_defaultlib  \
"../../../../fpga-demo.srcs/sim_1/imports/test/bcd_count_n_tb.vhdl" \

# Do not sort compile order
nosort
