Analysis & Synthesis report for Processor0Address
Sun Dec 17 15:33:46 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Processor0Address|Processor:inst|cpu:b2v_inst|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated
 15. Source assignments for MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated
 16. Parameter Settings for User Entity Instance: Processor:inst|alu:b2v_Alu
 17. Parameter Settings for User Entity Instance: Processor:inst|cpu:b2v_inst
 18. Parameter Settings for User Entity Instance: Processor:inst|stack:b2v_stack_operations
 19. Parameter Settings for User Entity Instance: Processor:inst|stack:b2v_stack_subroutines
 20. Parameter Settings for User Entity Instance: MemoryInstruction:inst6|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: MemoryData:inst1|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 17 15:33:45 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Processor0Address                           ;
; Top-level Entity Name              ; Processor0Address                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Processor0Address  ; Processor0Address  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; ../Processor/Processor.v         ; yes             ; User Verilog HDL File              ; C:/Users/vini9/Processador-PCID/Processor/Processor.v                        ;         ;
; ../CPU/cpu.v                     ; yes             ; User Verilog HDL File              ; C:/Users/vini9/Processador-PCID/CPU/cpu.v                                    ;         ;
; ../stack/stack.v                 ; yes             ; User Verilog HDL File              ; C:/Users/vini9/Processador-PCID/stack/stack.v                                ;         ;
; ../alu/alu.v                     ; yes             ; User Verilog HDL File              ; C:/Users/vini9/Processador-PCID/alu/alu.v                                    ;         ;
; Processor0Address.bdf            ; yes             ; User Block Diagram/Schematic File  ; C:/Users/vini9/Processador-PCID/Quartus/Processor0Address.bdf                ;         ;
; MemoryInstruction.vhd            ; yes             ; User Wizard-Generated File         ; C:/Users/vini9/Processador-PCID/Quartus/MemoryInstruction.vhd                ;         ;
; MemoryData.vhd                   ; yes             ; User Wizard-Generated File         ; C:/Users/vini9/Processador-PCID/Quartus/MemoryData.vhd                       ;         ;
; InstructionsMemoryIn.mif         ; yes             ; User Memory Initialization File    ; C:/Users/vini9/Processador-PCID/Quartus/InstructionsMemoryIn.mif             ;         ;
; initialMemoryData.mif            ; yes             ; User Memory Initialization File    ; C:/Users/vini9/Processador-PCID/Quartus/initialMemoryData.mif                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1et3.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf               ;         ;
; db/altsyncram_f5t3.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf               ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name       ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------------+--------------+
; |Processor0Address         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |Processor0Address  ; Processor0Address ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Processor0Address|MemoryData:inst1        ; MemoryData.vhd        ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Processor0Address|MemoryInstruction:inst6 ; MemoryInstruction.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Processor0Address|Processor:inst|cpu:b2v_inst|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------------------+-------------+-----------------+-----------------+-----------------------+----------------------+-----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-------------------------+--------------+----------------+----------------------+--------------+-----------------+-----------------+--------------+--------------------+----------------+--------------+
; Name                    ; state.UPDATE_SUBROUTINE ; state.RESET ; state.GET_TEMP2 ; state.GET_TEMP1 ; state.UPDATE_PCOUNTER ; state.POP_SUBROUTINE ; state.PUSH_SUBROUTINE ; state.CMP_IF_LE ; state.POP_IF_LE ; state.CMP_IF_GE ; state.POP_IF_GE ; state.CMP_IF_LT ; state.POP_IF_LT ; state.CMP_IF_GT ; state.POP_IF_GT ; state.CMP_IF_EQ ; state.POP_IF_EQ ; state.WRITE_DATA ; state.ENABLE_WRITE_DATA ; state.PUSH_M ; state.GET_DATA ; state.PUSH_OP_RESULT ; state.OP_ALU ; state.POP_TEMP2 ; state.POP_TEMP1 ; state.DECODE ; state.PCOUNTER_INC ; state.GET_INST ; state.000000 ;
+-------------------------+-------------------------+-------------+-----------------+-----------------+-----------------------+----------------------+-----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-------------------------+--------------+----------------+----------------------+--------------+-----------------+-----------------+--------------+--------------------+----------------+--------------+
; state.000000            ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 0            ;
; state.GET_INST          ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 1              ; 1            ;
; state.PCOUNTER_INC      ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 1                  ; 0              ; 1            ;
; state.DECODE            ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 1            ; 0                  ; 0              ; 1            ;
; state.POP_TEMP1         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 1               ; 0            ; 0                  ; 0              ; 1            ;
; state.POP_TEMP2         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 1               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.OP_ALU            ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 1            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.PUSH_OP_RESULT    ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 1                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.GET_DATA          ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 1              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.PUSH_M            ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 1            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.ENABLE_WRITE_DATA ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.WRITE_DATA        ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.POP_IF_EQ         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.CMP_IF_EQ         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.POP_IF_GT         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.CMP_IF_GT         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.POP_IF_LT         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.CMP_IF_LT         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.POP_IF_GE         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.CMP_IF_GE         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.POP_IF_LE         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.CMP_IF_LE         ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.PUSH_SUBROUTINE   ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 1                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.POP_SUBROUTINE    ; 0                       ; 0           ; 0               ; 0               ; 0                     ; 1                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.UPDATE_PCOUNTER   ; 0                       ; 0           ; 0               ; 0               ; 1                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.GET_TEMP1         ; 0                       ; 0           ; 0               ; 1               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.GET_TEMP2         ; 0                       ; 0           ; 1               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.RESET             ; 0                       ; 1           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
; state.UPDATE_SUBROUTINE ; 1                       ; 0           ; 0               ; 0               ; 0                     ; 0                    ; 0                     ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                       ; 0            ; 0              ; 0                    ; 0            ; 0               ; 0               ; 0            ; 0                  ; 0              ; 1            ;
+-------------------------+-------------------------+-------------+-----------------+-----------------+-----------------------+----------------------+-----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+-------------------------+--------------+----------------+----------------------+--------------+-----------------+-----------------+--------------+--------------------+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+-------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                  ;
+-------------------------------------------------------------------+---------------------------------------------------------------------+
; Processor:inst|stack:b2v_stack_subroutines|data_out[5..9,11..15]  ; Merged with Processor:inst|stack:b2v_stack_subroutines|data_out[10] ;
; Processor:inst|stack:b2v_stack_subroutines|data_out[10]           ; Stuck at GND due to stuck port data_in                              ;
; Processor:inst|cpu:b2v_inst|state.WRITE_DATA                      ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state~2                               ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state~3                               ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state~4                               ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state~5                               ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state~6                               ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state~7                               ; Lost fanout                                                         ;
; Processor:inst|stack:b2v_stack_operations|data_out[0..15]         ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|pcounter[0..4]                        ; Lost fanout                                                         ;
; Processor:inst|stack:b2v_stack_operations|topPositionStack[0..9]  ; Lost fanout                                                         ;
; Processor:inst|stack:b2v_stack_subroutines|data_out[0..4]         ; Lost fanout                                                         ;
; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[0..9] ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.000000                          ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.GET_INST                        ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.PCOUNTER_INC                    ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.DECODE                          ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.POP_TEMP1                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.POP_TEMP2                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.OP_ALU                          ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.PUSH_OP_RESULT                  ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.GET_DATA                        ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.PUSH_M                          ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.ENABLE_WRITE_DATA               ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.POP_IF_EQ                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.CMP_IF_EQ                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.POP_IF_GT                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.CMP_IF_GT                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.POP_IF_LT                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.CMP_IF_LT                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.POP_IF_GE                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.CMP_IF_GE                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.POP_IF_LE                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.CMP_IF_LE                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.PUSH_SUBROUTINE                 ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.POP_SUBROUTINE                  ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.UPDATE_PCOUNTER                 ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.GET_TEMP1                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.GET_TEMP2                       ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.RESET                           ; Lost fanout                                                         ;
; Processor:inst|cpu:b2v_inst|state.UPDATE_SUBROUTINE               ; Lost fanout                                                         ;
; Total Number of Removed Registers = 92                            ;                                                                     ;
+-------------------------------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+---------------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                                           ; Reason for Removal        ; Registers Removed due to This Register                          ;
+---------------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; Processor:inst|stack:b2v_stack_subroutines|data_out[10] ; Stuck at GND              ; Processor:inst|stack:b2v_stack_operations|data_out[0],          ;
;                                                         ; due to stuck port data_in ; Processor:inst|stack:b2v_stack_operations|data_out[5],          ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[6],          ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[7],          ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[8],          ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[9],          ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[10],         ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[11],         ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[12],         ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[13],         ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[14],         ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|data_out[15],         ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[9],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[8],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[7],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[6],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[5],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[4],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[3],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[2],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[1],  ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_operations|topPositionStack[0],  ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.PCOUNTER_INC,                 ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.DECODE,                       ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.PUSH_OP_RESULT,               ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.PUSH_M,                       ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.POP_IF_GT,                    ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.POP_IF_LT,                    ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.RESET                         ;
; Processor:inst|cpu:b2v_inst|pcounter[0]                 ; Lost Fanouts              ; Processor:inst|cpu:b2v_inst|pcounter[1],                        ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|data_out[0],         ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[9], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[8], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[7], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[6], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[5], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[4], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[3], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[2], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[1], ;
;                                                         ;                           ; Processor:inst|stack:b2v_stack_subroutines|topPositionStack[0], ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.CMP_IF_LE,                    ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.UPDATE_PCOUNTER,              ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.UPDATE_SUBROUTINE             ;
; Processor:inst|cpu:b2v_inst|state~2                     ; Lost Fanouts              ; Processor:inst|cpu:b2v_inst|state.POP_TEMP2,                    ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.PUSH_SUBROUTINE,              ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.POP_SUBROUTINE                ;
; Processor:inst|cpu:b2v_inst|state~3                     ; Lost Fanouts              ; Processor:inst|cpu:b2v_inst|state.POP_TEMP1,                    ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.POP_IF_LE                     ;
; Processor:inst|cpu:b2v_inst|state~6                     ; Lost Fanouts              ; Processor:inst|cpu:b2v_inst|state.GET_DATA,                     ;
;                                                         ;                           ; Processor:inst|cpu:b2v_inst|state.POP_IF_EQ                     ;
+---------------------------------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Processor0Address|Processor:inst|stack:b2v_stack_operations|data_out[7]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Processor0Address|Processor:inst|stack:b2v_stack_subroutines|data_out[0]         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Processor0Address|Processor:inst|stack:b2v_stack_operations|topPositionStack[0]  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Processor0Address|Processor:inst|stack:b2v_stack_subroutines|topPositionStack[4] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |Processor0Address|Processor:inst|cpu:b2v_inst|state                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Processor0Address|Processor:inst|cpu:b2v_inst|Selector117                        ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |Processor0Address|Processor:inst|cpu:b2v_inst|Selector5                          ;
; 24:1               ; 5 bits    ; 80 LEs        ; 45 LEs               ; 35 LEs                 ; No         ; |Processor0Address|Processor:inst|cpu:b2v_inst|Selector104                        ;
; 25:1               ; 10 bits   ; 160 LEs       ; 90 LEs               ; 70 LEs                 ; No         ; |Processor0Address|Processor:inst|cpu:b2v_inst|Selector90                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|alu:b2v_Alu ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH_DATA     ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|cpu:b2v_inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH_DATA     ; 16    ; Signed Integer                                  ;
; AWIDTH         ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|stack:b2v_stack_operations ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH_DATA     ; 16    ; Signed Integer                                                ;
; DEPTH          ; 10    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|stack:b2v_stack_subroutines ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH_DATA     ; 16    ; Signed Integer                                                 ;
; DEPTH          ; 10    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryInstruction:inst6|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+--------------------------------------+
; Parameter Name                     ; Value                    ; Type                                 ;
+------------------------------------+--------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                              ;
; OPERATION_MODE                     ; ROM                      ; Untyped                              ;
; WIDTH_A                            ; 16                       ; Signed Integer                       ;
; WIDTHAD_A                          ; 5                        ; Signed Integer                       ;
; NUMWORDS_A                         ; 32                       ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                              ;
; WIDTH_B                            ; 1                        ; Signed Integer                       ;
; WIDTHAD_B                          ; 1                        ; Signed Integer                       ;
; NUMWORDS_B                         ; 0                        ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                              ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                              ;
; INIT_FILE                          ; InstructionsMemoryIn.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                        ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_1et3          ; Untyped                              ;
+------------------------------------+--------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryData:inst1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------+
; Parameter Name                     ; Value                 ; Type                             ;
+------------------------------------+-----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                          ;
; WIDTH_A                            ; 16                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 5                     ; Signed Integer                   ;
; NUMWORDS_A                         ; 32                    ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                          ;
; WIDTH_B                            ; 1                     ; Signed Integer                   ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                   ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                          ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                          ;
; INIT_FILE                          ; initialMemoryData.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                   ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_f5t3       ; Untyped                          ;
+------------------------------------+-----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; MemoryInstruction:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 32                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; MemoryData:inst1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 32                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 17 15:33:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor0Address -c Processor0Address
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/vini9/processador-pcid/processor/processor.v
    Info (12023): Found entity 1: Processor File: C:/Users/vini9/Processador-PCID/Processor/Processor.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /users/vini9/processador-pcid/cpu/cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/vini9/processador-pcid/stack/stack.v
    Info (12023): Found entity 1: stack File: C:/Users/vini9/Processador-PCID/stack/stack.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/vini9/processador-pcid/alu/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/vini9/Processador-PCID/alu/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor0address.bdf
    Info (12023): Found entity 1: Processor0Address
Info (12021): Found 2 design units, including 1 entities, in source file memoryinstruction.vhd
    Info (12022): Found design unit 1: memoryinstruction-SYN File: C:/Users/vini9/Processador-PCID/Quartus/MemoryInstruction.vhd Line: 52
    Info (12023): Found entity 1: MemoryInstruction File: C:/Users/vini9/Processador-PCID/Quartus/MemoryInstruction.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file memorydata.vhd
    Info (12022): Found design unit 1: memorydata-SYN File: C:/Users/vini9/Processador-PCID/Quartus/MemoryData.vhd Line: 54
    Info (12023): Found entity 1: MemoryData File: C:/Users/vini9/Processador-PCID/Quartus/MemoryData.vhd Line: 42
Info (12127): Elaborating entity "Processor0Address" for the top level hierarchy
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:inst"
Info (12128): Elaborating entity "alu" for hierarchy "Processor:inst|alu:b2v_Alu" File: C:/Users/vini9/Processador-PCID/Processor/Processor.v Line: 67
Warning (10230): Verilog HDL assignment warning at alu.v(60): truncated value with size 32 to match size of target (16) File: C:/Users/vini9/Processador-PCID/alu/alu.v Line: 60
Info (12128): Elaborating entity "cpu" for hierarchy "Processor:inst|cpu:b2v_inst" File: C:/Users/vini9/Processador-PCID/Processor/Processor.v Line: 96
Warning (10230): Verilog HDL assignment warning at cpu.v(201): truncated value with size 32 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 201
Warning (10230): Verilog HDL assignment warning at cpu.v(241): truncated value with size 11 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 241
Warning (10230): Verilog HDL assignment warning at cpu.v(360): truncated value with size 11 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 360
Warning (10230): Verilog HDL assignment warning at cpu.v(377): truncated value with size 11 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 377
Warning (10230): Verilog HDL assignment warning at cpu.v(394): truncated value with size 11 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 394
Warning (10230): Verilog HDL assignment warning at cpu.v(410): truncated value with size 11 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 410
Warning (10230): Verilog HDL assignment warning at cpu.v(426): truncated value with size 11 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 426
Warning (10230): Verilog HDL assignment warning at cpu.v(441): truncated value with size 11 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 441
Warning (10230): Verilog HDL assignment warning at cpu.v(454): truncated value with size 32 to match size of target (5) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 454
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "pcounter_next", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "Temp1", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "Temp2", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "TOS", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "stack_push_operations", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "stack_pop_operations", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "stack_data_in_operations", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "stack_push_subroutines", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "stack_pop_subroutines", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "stack_data_in_subroutines", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "operand_a", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "operand_b", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "op_ALU", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "memory_data_out", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "address_memory_inst", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "write_data_enable", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "read_data_enable", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable "address_memory_data", which holds its previous value in one or more paths through the always construct File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_data[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_data[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_data[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_data[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_data[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "read_data_enable" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "write_data_enable" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_inst[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_inst[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_inst[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_inst[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "address_memory_inst[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[5]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[6]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[7]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[8]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[9]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[10]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[11]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[12]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[13]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[14]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "memory_data_out[15]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "op_ALU[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "op_ALU[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "op_ALU[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "op_ALU[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "op_ALU[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[5]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[6]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[7]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[8]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[9]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[10]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[11]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[12]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[13]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[14]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_b[15]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[5]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[6]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[7]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[8]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[9]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[10]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[11]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[12]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[13]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[14]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "operand_a[15]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[5]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[6]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[7]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[8]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[9]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[10]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[11]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[12]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[13]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[14]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_subroutines[15]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_pop_subroutines" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_push_subroutines" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[5]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[6]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[7]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[8]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[9]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[10]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[11]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[12]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[13]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[14]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_data_in_operations[15]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_pop_operations" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "stack_push_operations" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[5]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[6]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[7]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[8]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[9]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[10]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[11]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[12]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[13]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[14]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "TOS[15]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[5]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[6]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[7]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[8]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[9]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[10]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[11]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[12]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[13]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[14]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp2[15]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[5]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[6]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[7]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[8]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[9]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[10]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[11]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[12]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[13]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[14]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "Temp1[15]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "pcounter_next[0]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "pcounter_next[1]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "pcounter_next[2]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "pcounter_next[3]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (10041): Inferred latch for "pcounter_next[4]" at cpu.v(165) File: C:/Users/vini9/Processador-PCID/CPU/cpu.v Line: 165
Info (12128): Elaborating entity "stack" for hierarchy "Processor:inst|stack:b2v_stack_operations" File: C:/Users/vini9/Processador-PCID/Processor/Processor.v Line: 109
Warning (10230): Verilog HDL assignment warning at stack.v(41): truncated value with size 32 to match size of target (10) File: C:/Users/vini9/Processador-PCID/stack/stack.v Line: 41
Warning (10230): Verilog HDL assignment warning at stack.v(44): truncated value with size 32 to match size of target (10) File: C:/Users/vini9/Processador-PCID/stack/stack.v Line: 44
Info (12128): Elaborating entity "MemoryInstruction" for hierarchy "MemoryInstruction:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryInstruction:inst6|altsyncram:altsyncram_component" File: C:/Users/vini9/Processador-PCID/Quartus/MemoryInstruction.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "MemoryInstruction:inst6|altsyncram:altsyncram_component" File: C:/Users/vini9/Processador-PCID/Quartus/MemoryInstruction.vhd Line: 59
Info (12133): Instantiated megafunction "MemoryInstruction:inst6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/vini9/Processador-PCID/Quartus/MemoryInstruction.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "InstructionsMemoryIn.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1et3.tdf
    Info (12023): Found entity 1: altsyncram_1et3 File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1et3" for hierarchy "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MemoryData" for hierarchy "MemoryData:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryData:inst1|altsyncram:altsyncram_component" File: C:/Users/vini9/Processador-PCID/Quartus/MemoryData.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "MemoryData:inst1|altsyncram:altsyncram_component" File: C:/Users/vini9/Processador-PCID/Quartus/MemoryData.vhd Line: 61
Info (12133): Instantiated megafunction "MemoryData:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/vini9/Processador-PCID/Quartus/MemoryData.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "initialMemoryData.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f5t3.tdf
    Info (12023): Found entity 1: altsyncram_f5t3 File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f5t3" for hierarchy "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "Processor:inst|stack:b2v_stack_operations|stack" is uninferred due to asynchronous read logic File: C:/Users/vini9/Processador-PCID/stack/stack.v Line: 14
    Info (276004): RAM logic "Processor:inst|stack:b2v_stack_subroutines|stack" is uninferred due to inappropriate RAM size File: C:/Users/vini9/Processador-PCID/stack/stack.v Line: 14
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[11]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 276
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[12]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 298
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[13]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 320
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[14]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 342
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[15]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 364
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[0]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 34
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[1]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 56
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[2]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 78
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[3]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 100
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[4]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 122
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[0]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 36
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[1]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 60
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[2]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 84
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[3]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 108
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[4]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 132
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[5]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 144
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[5]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 156
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[6]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 166
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[6]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 180
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[7]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 188
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[7]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 204
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[8]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 210
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[8]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 228
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[9]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 232
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[9]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 252
        Warning (14320): Synthesized away node "MemoryInstruction:inst6|altsyncram:altsyncram_component|altsyncram_1et3:auto_generated|q_a[10]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_1et3.tdf Line: 254
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[10]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 276
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[11]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 300
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[12]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 324
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[13]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 348
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[14]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 372
        Warning (14320): Synthesized away node "MemoryData:inst1|altsyncram:altsyncram_component|altsyncram_f5t3:auto_generated|q_a[15]" File: C:/Users/vini9/Processador-PCID/Quartus/db/altsyncram_f5t3.tdf Line: 396
Info (17049): 81 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/vini9/Processador-PCID/Quartus/output_files/Processor0Address.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset"
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Sun Dec 17 15:33:46 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vini9/Processador-PCID/Quartus/output_files/Processor0Address.map.smsg.


