always @(posedge clk) begin
    if (reset) begin
        q <= 4'b0;
    end
    else begin
        if (q == 4'd9) begin
            q <= 4'b0;
        end
        else begin
            q <= q + 1'b1;
        end
    end
end

endmodule