#Start recording tcl command: 3/27/2025 11:55:23
#Project Location: C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0; Project name: Safety
prj_project new -name "Safety" -impl "impl1" -dev LCMXO2-2000HC-5TG100C -synthesis "lse"
prj_project save
pgr_project close
file copy -force -- "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/top.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/reset_generator.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/registers.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/i2cslave_controller_top.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/i2cslave_controller.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source"
file copy -force -- "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/i2c_slave_top.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/heart_beat.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/filter.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/driver_control.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/adc_control.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/top.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/reset_generator.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/registers.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/i2cslave_controller_top.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/i2cslave_controller.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/i2c_slave_top.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/heart_beat.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/filter.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/driver_control.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_control.v"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/limit_check.v"
prj_src add -exclude "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/logic_check.ldc"
prj_src enable "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/logic_check.ldc"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/logic_check.v"
prj_src remove "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/logic_check.ldc"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/adc_check.v"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/adc_current_check.v"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/adc_pulse_rate_check.v"
file copy -force -- "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/adc_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/adc_current_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/adc_pulse_rate_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/logic_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/limit_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_current_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_pulse_rate_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/logic_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/limit_check.v"
prj_src remove "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/logic_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/adc_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/adc_current_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/adc_pulse_rate_check.v"
file copy -force -- "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/adc_current_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/adc_pulse_rate_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/limit_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/logic_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/adc_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_current_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_pulse_rate_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/limit_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/logic_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_check.v"
prj_src remove "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_check.v"
file copy -force -- "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/src/adc_check.v" "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source"
prj_src add "C:/Project/Working/FPGA/HOME/Lattice/Safety/Rev_0/impl1/source/adc_check.v"
prj_project save
prj_project close
#Stop recording: 3/27/2025 12:14:28
