

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_254_4'
================================================================
* Date:           Tue Dec 17 15:07:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.346 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2002|     2002|  20.020 us|  20.020 us|  2002|  2002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_254_4  |     2000|     2000|         2|          1|          1|  2000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %global_results, void @empty_2, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc91"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [digitrec.cpp:254]   --->   Operation 9 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.61ns)   --->   "%icmp_ln254 = icmp_eq  i11 %i_3, i11 2000" [digitrec.cpp:254]   --->   Operation 10 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2000, i64 2000, i64 2000"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%add_ln254 = add i11 %i_3, i11 1" [digitrec.cpp:254]   --->   Operation 12 'add' 'add_ln254' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %for.inc91.split, void %cleanup.loopexit.exitStub" [digitrec.cpp:254]   --->   Operation 13 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i11 %i_3" [digitrec.cpp:254]   --->   Operation 14 'zext' 'zext_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%results_addr = getelementptr i4 %results, i64 0, i64 %zext_ln254" [digitrec.cpp:256]   --->   Operation 15 'getelementptr' 'results_addr' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.17ns)   --->   "%results_load = load i11 %results_addr" [digitrec.cpp:256]   --->   Operation 16 'load' 'results_load' <Predicate = (!icmp_ln254)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 2000> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln254 = store i11 %add_ln254, i11 %i" [digitrec.cpp:254]   --->   Operation 17 'store' 'store_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln254)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln255 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [digitrec.cpp:255]   --->   Operation 18 'specpipeline' 'specpipeline_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln254 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [digitrec.cpp:254]   --->   Operation 19 'specloopname' 'specloopname_ln254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.17ns)   --->   "%results_load = load i11 %results_addr" [digitrec.cpp:256]   --->   Operation 20 'load' 'results_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 2000> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i4 %results_load" [digitrec.cpp:256]   --->   Operation 21 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%global_results_addr = getelementptr i8 %global_results, i64 0, i64 %zext_ln254" [digitrec.cpp:256]   --->   Operation 22 'getelementptr' 'global_results_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.17ns)   --->   "%store_ln256 = store i8 %zext_ln256, i11 %global_results_addr" [digitrec.cpp:256]   --->   Operation 23 'store' 'store_ln256' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln254 = br void %for.inc91" [digitrec.cpp:254]   --->   Operation 24 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', digitrec.cpp:254) on local variable 'i' [8]  (0 ns)
	'getelementptr' operation ('results_addr', digitrec.cpp:256) [17]  (0 ns)
	'load' operation ('results_load', digitrec.cpp:256) on array 'results' [18]  (1.17 ns)

 <State 2>: 2.35ns
The critical path consists of the following:
	'load' operation ('results_load', digitrec.cpp:256) on array 'results' [18]  (1.17 ns)
	'store' operation ('store_ln256', digitrec.cpp:256) of variable 'zext_ln256', digitrec.cpp:256 on array 'global_results' [21]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
