# ðŸª› 3.3 é…ç·šæŠ€è¡“ã¨ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£è£œæ­£ã®é€²åŒ–  
# ðŸª› 3.3 Interconnect Technologies and Lithography Corrections

---

## ðŸ§­ æ¦‚è¦ï½œOverview

æœ¬ç¯€ã§ã¯ã€CMOSãƒ—ãƒ­ã‚»ã‚¹ã«ãŠã‘ã‚‹**é…ç·šææ–™ãƒ»æ§‹é€ ã®é€²åŒ–**ã¨ã€  
ãã‚Œã‚’æ”¯ãˆã‚‹**ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£è£œæ­£æŠ€è¡“ï¼ˆOPC / ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ï¼‰ãŠã‚ˆã³CMPï¼ˆå¹³å¦åŒ–ï¼‰**ã‚’è§£èª¬ã—ã¾ã™ã€‚

> This section explores the evolution of **interconnect materials and multilayer structures**,  
> and the critical role of **lithography correction (OPC, halftone masks)** and **CMP** in enabling advanced CMOS nodes.

---

## âš™ï¸ é…ç·šææ–™ã®å¤‰é·ï½œInterconnect Material Evolution

### â–¶ Alã‹ã‚‰Al-Cuåˆé‡‘ã¸ï½œFrom Al to Al-Cu Alloy

- Alã¯åŠ å·¥æ€§ã«å„ªã‚Œã‚‹ãŒã€**ã‚¨ãƒ¬ã‚¯ãƒˆãƒ­ãƒžã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ï¼ˆEMï¼‰**ã«å¼±ã„  
- å°‘é‡ã®Cuã‚’æ·»åŠ ã—ãŸ**Al-Cuåˆé‡‘**ãŒEMè€æ€§ã‚’å‘ä¸Š  
- Cuæ‹¡æ•£é˜²æ­¢å±¤ãŒä¸è¦ãªãŸã‚ã€ãƒ—ãƒ­ã‚»ã‚¹ã‚‚æ¯”è¼ƒçš„å®¹æ˜“

> Aluminum is easy to process but suffers from **electromigration (EM)**.  
> Adding Cu improves EM resistance. Al-Cu alloys became the standard before pure Cu was adopted.

---

### â–¶ Cué…ç·šã¨ãƒ€ãƒžã‚·ãƒ³æŠ€è¡“ï½œCu Interconnect and Damascene Process

- 0.13Âµmä»¥é™ã€**Cué…ç·š**ãŒä¸»æµã«  
- é«˜é€Ÿãƒ»ä½ŽæŠµæŠ—ãƒ»é«˜EMè€æ€§ã‚’å®Ÿç¾  
- â†’ **ãƒ€ãƒžã‚·ãƒ³ãƒ—ãƒ­ã‚»ã‚¹**ãŒå¿…è¦ï¼ˆé…ç·šæºã«Cuã‚’åŸ‹ã‚ã€CMPã§ä½™å‰°é™¤åŽ»ï¼‰

> Cu wiring reduces **resistance and RC delay** but requires the **damascene process**,  
> where trenches are etched, filled with Cu, and planarized via CMP.

---

## â±ï¸ RCé…å»¶ã¨æ€§èƒ½é™ç•Œï½œRC Delay and Performance Bottlenecks

- å¾®ç´°åŒ–ã§é…ç·šã®Rï¼ˆæŠµæŠ—ï¼‰ãƒ»Cï¼ˆå¯„ç”Ÿå®¹é‡ï¼‰ãŒå¢—åŠ   
- é…å»¶ï¼š**Ï„ = R Ã— C** â†’ ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã®ãƒœãƒˆãƒ«ãƒãƒƒã‚¯ã«  
- è§£æ±ºç­–ï¼š  
  - **é…ç·šå¤šå±¤åŒ–ï¼ˆM1ã€œM5ï¼‰**  
  - èª˜é›»çŽ‡ã®ä½Žã„**Low-kçµ¶ç¸è†œ**ã®æŽ¡ç”¨

> RC delay becomes a **critical factor** as devices scale.  
> Multilevel metals and **low-k dielectrics** help reduce Ï„ = R Ã— C and maintain performance.

---

## ðŸ§¼ CMPï¼šåŒ–å­¦æ©Ÿæ¢°ç ”ç£¨ï½œChemical Mechanical Polishing

### â–¶ CMPã¨ã¯ï½œWhat is CMP?

- **åŒ–å­¦åå¿œï¼‹æ©Ÿæ¢°ç ”ç£¨**ã«ã‚ˆã‚Šãƒ—ãƒ­ã‚»ã‚¹è¡¨é¢ã‚’å¹³å¦åŒ–  
- å¤šå±¤åŒ–ãƒ»STIãƒ»ãƒ€ãƒžã‚·ãƒ³å·¥ç¨‹ã®åŸºç›¤æŠ€è¡“

> CMP (Chemical Mechanical Polishing) uses **chemical reactions and mechanical abrasion**  
> to flatten surfaces, enabling multilayer integration and precise patterning.

---

### â–¶ ä¸»ãªç”¨é€”ï½œMain Applications of CMP

| ç”¨é€” / Application                         | å†…å®¹ / Description |
|-------------------------------------------|---------------------|
| STIå½¢æˆå¾Œã®é…¸åŒ–è†œé™¤åŽ»                      | Removal of oxide after trench fill |
| ãƒ€ãƒžã‚·ãƒ³Cué…ç·šã®ä½™å‰°é™¤åŽ»                  | Planarization after Cu fill |
| å¤šå±¤é…ç·šã®å±¤é–“çµ¶ç¸è†œï¼ˆILDï¼‰ã®æ•´å½¢         | Interlayer dielectric (ILD) surface preparation |

> CMP enables **uniform exposure, etching, and deposition**, making it essential for modern CMOS.

---

## ðŸ§© å¤šå±¤é…ç·šã¨è¨­è¨ˆåˆ¶ç´„ï½œMultilevel Metal and Layout Constraints

- é…ç·šå±¤ã¯**æ©Ÿèƒ½ã”ã¨ã«M1ã€œM5/M6**ã¸åˆ†åŒ–  
  - M1ã€œM2ï¼šç´°é…ç·šï¼ˆã‚»ãƒ«é–“ãƒ­ã‚¸ãƒƒã‚¯ï¼‰  
  - M3ã€œM6ï¼šã‚¯ãƒ­ãƒƒã‚¯ãƒ»é›»æºãƒ»ãƒã‚¹ãªã©åºƒé…ç·š  
- å„å±¤ã§**é…ç·šå¹…ãƒ»ã‚¹ãƒšãƒ¼ã‚¹ãƒ»ãƒ“ã‚¢ã‚µã‚¤ã‚ºãŒç•°ãªã‚‹**

> Multilevel routing segregates **logic and power/bus lines**,  
> with each layer imposing **specific width/spacing/via constraints** dictated by DRC.

---

## ðŸ” OPCï¼ˆå…‰è¿‘æŽ¥åŠ¹æžœè£œæ­£ï¼‰ï½œOptical Proximity Correction

- å¾®ç´°ãƒ‘ã‚¿ãƒ¼ãƒ³ã¯éœ²å…‰ã§å½¢çŠ¶ãŒæ­ªã‚€  
- OPCã¯**è£œåŠ©æ§‹é€ ãƒ»å½¢çŠ¶ä¿®æ­£**ã‚’ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã«åŠ ãˆã€éœ²å…‰åƒã‚’è£œæ­£  
- åŠ¹æžœä¾‹ï¼š  
  - Line-endçŸ­ç¸®é˜²æ­¢  
  - Edge roundingç·©å’Œ  
  - å¯†ãƒ»ç–Žãƒ‘ã‚¿ãƒ¼ãƒ³ã®è§£åƒåº¦å·®è£œæ­£

> OPC adds **assist features and shape tweaks** to layouts,  
> pre-compensating for distortion during sub-wavelength lithography.

---

## ðŸ–¨ï¸ ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒžã‚¹ã‚¯ï½œHalftone Phase-Shift Masks (RET)

- ArFéœ²å…‰ï¼ˆ193nmï¼‰ã§ã¯Î»ã‚ˆã‚Šå¾®ç´°ãªãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆãŒå›°é›£  
- **ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒžã‚¹ã‚¯**ã§é€éŽçŽ‡ã‚’åˆ¶å¾¡ã—ã€**éœ²å…‰ã‚³ãƒ³ãƒˆãƒ©ã‚¹ãƒˆã‚’å¼·åŒ–**  
- çµæžœã¨ã—ã¦ï¼š
  - ç´°ç·šãƒ‘ã‚¿ãƒ¼ãƒ³ã®**ã‚¨ãƒƒã‚¸å†ç¾æ€§ãŒå‘ä¸Š**  
  - é‡ãªã‚Šãƒ»é‡ç•³å¹²æ¸‰ã‚’å›žé¿ã—ã€é«˜ç²¾åº¦ãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆãŒå¯èƒ½

> Halftone masks use **graded transmission** to sharpen aerial image contrast,  
> improving edge accuracy and pattern fidelity for advanced nodes.

---

## ðŸ–¼ï¸ å›³è§£å€™è£œï¼ˆåˆ¥é€”è¿½åŠ äºˆå®šï¼‰ï½œIllustration Guide (to be added)

| å›³ç•ªå· / Figure | å†…å®¹ / Description |
|-----------------|--------------------|
| Fig.1           | é…ç·šæ–­é¢å›³ï¼ˆM1ã€œM5æ§‹é€  + ãƒ€ãƒžã‚·ãƒ³æ§‹é€ ï¼‰ |
| Fig.2           | CMPãƒ—ãƒ­ã‚»ã‚¹æ–­é¢ã‚¤ãƒ©ã‚¹ãƒˆ                   |
| Fig.3           | RCç­‰ä¾¡å›žè·¯ã¨é…å»¶ã®èª¬æ˜Žå›³                   |
| Fig.4           | OPCå‰å¾Œã®ãƒ‘ã‚¿ãƒ¼ãƒ³æ¯”è¼ƒ                      |
| Fig.5           | ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒžã‚¹ã‚¯ã®æ–­é¢ãƒ»é€éŽçŽ‡åˆ†å¸ƒ      |

---

## ðŸ§  æœ¬ç¯€ã®ã¾ã¨ã‚ï½œSummary

| æŠ€è¡“ã‚«ãƒ†ã‚´ãƒª / Category     | è¦ç‚¹ / Summary |
|----------------------------|----------------|
| é…ç·šææ–™ / Interconnect    | Al-Cu â†’ CuåŒ–ã«ã‚ˆã‚Š**ä½ŽRCãƒ»é«˜EMè€æ€§**ã‚’å®Ÿç¾ |
| CMP                        | å¤šå±¤åŒ–ãƒ»STIãƒ»ãƒ€ãƒžã‚·ãƒ³ã«ä¸å¯æ¬ ãª**è¡¨é¢å¹³å¦åŒ–æŠ€è¡“** |
| OPC                        | Î»é™ç•Œã‚’è¶…ãˆã‚‹ãŸã‚ã®**ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè£œæ­£æŠ€è¡“** |
| ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒžã‚¹ã‚¯ / RET   | é«˜ç²¾åº¦éœ²å…‰ã‚’æ”¯ãˆã‚‹**é€éŽçŽ‡åˆ¶å¾¡åž‹ãƒžã‚¹ã‚¯** |

---

## ðŸ“˜ æ¬¡ç¯€ã¸ã®æŽ¥ç¶šï½œLead-in to Section 3.4

ðŸ‘‰ æ¬¡ç¯€ [**3.4 ã°ã‚‰ã¤ãã¨ä¿¡é ¼æ€§ã®é™ç•Œ**](./3.4_variation_and_reliability.md) ã§ã¯ã€  
**DIBLã€ãƒªãƒ¼ã‚¯é›»æµã€Vthã°ã‚‰ã¤ãã€ãƒ›ãƒƒãƒˆã‚­ãƒ£ãƒªã‚¢åŠ£åŒ–ï¼ˆHCIï¼‰**ãªã©ã€  
**ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã§é¡•åœ¨åŒ–ã™ã‚‹ç‰©ç†çš„ãƒ»ä¿¡é ¼æ€§çš„ãªåˆ¶ç´„**ã‚’æ‰±ã„ã¾ã™ã€‚

> In Section [3.4](./3.4_variation_and_reliability.md),  
> we investigate scaling-induced reliability issues such as **DIBL, leakage, Vth variability, and HCI**.

---
