// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.060109,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=364,HLS_SYN_LUT=2560,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        instr_memory_address0,
        instr_memory_ce0,
        instr_memory_q0,
        data_memory_address0,
        data_memory_ce0,
        data_memory_we0,
        data_memory_d0,
        data_memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
output  [15:0] instr_memory_address0;
output   instr_memory_ce0;
input  [31:0] instr_memory_q0;
output  [15:0] data_memory_address0;
output   data_memory_ce0;
output   data_memory_we0;
output  [31:0] data_memory_d0;
input  [31:0] data_memory_q0;
output  [0:0] error;

reg instr_memory_ce0;
reg[15:0] data_memory_address0;
reg data_memory_ce0;
reg data_memory_we0;
reg[31:0] data_memory_d0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [31:0] p_pc_load_reg_2845;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_1446_p1;
reg   [6:0] op_code_reg_2858;
wire    ap_CS_fsm_state2;
wire   [2:0] funct3_fu_1450_p4;
reg   [2:0] funct3_reg_2862;
wire   [4:0] rs1_fu_1480_p4;
reg   [4:0] rs1_reg_2869;
wire   [4:0] rs2_fu_1490_p4;
reg   [4:0] rs2_reg_2874;
wire   [4:0] rd_fu_1500_p4;
reg   [4:0] rd_reg_2885;
wire  signed [31:0] sext_ln42_fu_1560_p1;
reg  signed [31:0] sext_ln42_reg_2921;
wire  signed [11:0] imm_I_fu_1564_p4;
reg  signed [11:0] imm_I_reg_2926;
wire  signed [31:0] sext_ln43_fu_1574_p1;
reg  signed [31:0] sext_ln43_reg_2932;
wire  signed [28:0] sext_ln43_1_fu_1578_p1;
reg  signed [28:0] sext_ln43_1_reg_2943;
reg   [4:0] imm_I2_reg_2948;
wire  signed [11:0] tmp_4_fu_1658_p3;
reg  signed [11:0] tmp_4_reg_2955;
wire   [0:0] icmp_ln362_fu_1695_p2;
reg   [0:0] icmp_ln362_reg_2968;
wire   [0:0] icmp_ln236_fu_1689_p2;
wire   [6:0] funct7_fu_1460_p4;
wire   [0:0] or_ln362_fu_1953_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] xor_ln171_fu_2248_p2;
reg   [0:0] xor_ln171_reg_3194;
wire    ap_CS_fsm_state18;
wire   [0:0] or_ln171_fu_2254_p2;
reg   [0:0] or_ln171_reg_3201;
wire   [15:0] pos_5_fu_2259_p4;
reg   [15:0] pos_5_reg_3208;
wire   [2:0] select_ln177_fu_2305_p3;
reg   [2:0] select_ln177_reg_3213;
reg   [15:0] data_memory_addr_19_reg_3227;
reg   [15:0] data_memory_addr_18_reg_3237;
reg   [15:0] data_memory_addr_17_reg_3247;
reg   [15:0] data_memory_addr_16_reg_3257;
reg   [15:0] data_memory_addr_15_reg_3267;
reg   [15:0] data_memory_addr_14_reg_3277;
wire   [0:0] xor_ln115_fu_2418_p2;
reg   [0:0] xor_ln115_reg_3282;
wire   [0:0] or_ln115_fu_2424_p2;
reg   [0:0] or_ln115_reg_3291;
wire   [2:0] select_ln121_fu_2475_p3;
reg   [2:0] select_ln121_reg_3300;
wire   [0:0] grp_fu_1365_p2;
reg   [0:0] icmp_ln102_reg_3369;
wire    ap_CS_fsm_state20;
reg   [0:0] icmp_ln96_reg_3373;
wire   [0:0] grp_fu_1371_p2;
reg   [0:0] icmp_ln90_reg_3377;
reg   [0:0] icmp_ln84_reg_3381;
wire   [0:0] grp_fu_1421_p2;
reg   [0:0] icmp_ln78_reg_3385;
reg   [0:0] icmp_ln72_reg_3389;
wire    ap_CS_fsm_state21;
reg   [0:0] ap_phi_mux_p_error_flag_17_phi_fu_1071_p100;
reg   [0:0] p_error_flag_17_reg_1066;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [0:0] ap_phi_mux_p_error_loc_17_phi_fu_1218_p100;
reg   [0:0] p_error_loc_17_reg_1214;
reg   [0:0] ap_phi_mux_p_error_loc_18_phi_fu_1337_p18;
reg   [0:0] p_error_loc_18_reg_1334;
wire   [63:0] zext_ln33_fu_1441_p1;
wire   [63:0] zext_ln337_fu_1701_p1;
wire   [63:0] zext_ln337_1_fu_1706_p1;
wire   [63:0] zext_ln327_fu_1711_p1;
wire   [63:0] zext_ln327_1_fu_1716_p1;
wire   [63:0] zext_ln324_1_fu_1726_p1;
wire   [63:0] zext_ln324_fu_1721_p1;
wire   [63:0] zext_ln315_fu_1731_p1;
wire   [63:0] zext_ln315_1_fu_1736_p1;
wire   [63:0] zext_ln303_fu_1741_p1;
wire   [63:0] zext_ln303_1_fu_1746_p1;
wire   [63:0] zext_ln291_fu_1751_p1;
wire   [63:0] zext_ln291_1_fu_1756_p1;
wire   [63:0] zext_ln283_1_fu_1766_p1;
wire   [63:0] zext_ln283_fu_1761_p1;
wire   [63:0] zext_ln273_fu_1771_p1;
wire   [63:0] zext_ln273_1_fu_1776_p1;
wire   [63:0] zext_ln269_fu_1781_p1;
wire   [63:0] zext_ln269_1_fu_1786_p1;
wire   [63:0] zext_ln345_fu_1791_p1;
wire   [63:0] zext_ln345_1_fu_1796_p1;
wire   [63:0] zext_ln237_fu_1801_p1;
wire   [63:0] zext_ln233_fu_1806_p1;
wire   [63:0] zext_ln230_fu_1811_p1;
wire   [63:0] zext_ln227_fu_1816_p1;
wire   [63:0] zext_ln220_fu_1821_p1;
wire   [63:0] zext_ln213_fu_1826_p1;
wire   [63:0] zext_ln210_fu_1831_p1;
wire   [63:0] zext_ln249_fu_1836_p1;
wire   [63:0] zext_ln246_fu_1841_p1;
wire   [63:0] zext_ln170_fu_1846_p1;
wire   [63:0] zext_ln114_fu_1851_p1;
wire   [63:0] zext_ln102_fu_1856_p1;
wire   [63:0] zext_ln102_1_fu_1861_p1;
wire   [63:0] zext_ln96_fu_1866_p1;
wire   [63:0] zext_ln96_1_fu_1871_p1;
wire   [63:0] zext_ln90_fu_1876_p1;
wire   [63:0] zext_ln90_1_fu_1881_p1;
wire   [63:0] zext_ln84_fu_1886_p1;
wire   [63:0] zext_ln84_1_fu_1891_p1;
wire   [63:0] zext_ln78_fu_1896_p1;
wire   [63:0] zext_ln78_1_fu_1901_p1;
wire   [63:0] zext_ln72_fu_1906_p1;
wire   [63:0] zext_ln72_1_fu_1911_p1;
wire   [63:0] zext_ln65_fu_1916_p1;
wire   [63:0] zext_ln60_fu_1921_p1;
wire   [63:0] zext_ln57_fu_1943_p1;
wire   [63:0] zext_ln54_fu_1948_p1;
wire   [63:0] zext_ln337_2_fu_1964_p1;
wire   [63:0] zext_ln327_3_fu_1983_p1;
wire   [63:0] zext_ln324_3_fu_2002_p1;
wire   [63:0] zext_ln315_2_fu_2013_p1;
wire   [63:0] zext_ln304_fu_2017_p1;
wire   [63:0] zext_ln292_fu_2026_p1;
wire   [63:0] zext_ln283_3_fu_2050_p1;
wire   [63:0] zext_ln273_2_fu_2061_p1;
wire   [63:0] zext_ln269_2_fu_2072_p1;
wire   [63:0] zext_ln345_2_fu_2083_p1;
wire   [63:0] zext_ln237_2_fu_2097_p1;
wire   [63:0] zext_ln233_1_fu_2107_p1;
wire   [63:0] zext_ln230_1_fu_2117_p1;
wire   [63:0] zext_ln227_1_fu_2127_p1;
wire   [63:0] zext_ln221_fu_2136_p1;
wire   [63:0] zext_ln214_fu_2150_p1;
wire   [63:0] zext_ln210_1_fu_2165_p1;
wire   [63:0] zext_ln249_2_fu_2179_p1;
wire   [63:0] zext_ln246_2_fu_2193_p1;
wire   [63:0] zext_ln198_fu_2313_p1;
wire   [63:0] zext_ln194_fu_2317_p1;
wire   [63:0] zext_ln194_1_fu_2321_p1;
wire   [63:0] zext_ln192_fu_2326_p1;
wire   [63:0] zext_ln192_1_fu_2330_p1;
wire   [63:0] zext_ln187_fu_2335_p1;
wire   [63:0] zext_ln187_1_fu_2339_p1;
wire   [63:0] zext_ln185_fu_2344_p1;
wire   [63:0] zext_ln185_1_fu_2348_p1;
wire   [63:0] zext_ln183_fu_2353_p1;
wire   [63:0] zext_ln183_1_fu_2357_p1;
wire   [63:0] zext_ln181_fu_2362_p1;
wire   [63:0] zext_ln181_1_fu_2366_p1;
wire   [63:0] zext_ln159_fu_2483_p1;
wire   [63:0] zext_ln157_fu_2488_p1;
wire   [63:0] zext_ln152_fu_2493_p1;
wire   [63:0] zext_ln150_fu_2498_p1;
wire   [63:0] zext_ln148_fu_2503_p1;
wire   [63:0] zext_ln146_fu_2508_p1;
wire   [63:0] zext_ln142_fu_2513_p1;
wire   [63:0] zext_ln138_fu_2518_p1;
wire   [63:0] zext_ln136_fu_2523_p1;
wire   [63:0] zext_ln131_fu_2528_p1;
wire   [63:0] zext_ln129_fu_2533_p1;
wire   [63:0] zext_ln127_fu_2538_p1;
wire   [63:0] zext_ln125_fu_2543_p1;
wire   [63:0] zext_ln198_1_fu_2548_p1;
wire   [63:0] zext_ln159_2_fu_2659_p1;
wire   [63:0] zext_ln157_2_fu_2672_p1;
wire   [63:0] zext_ln152_2_fu_2681_p1;
wire   [63:0] zext_ln150_2_fu_2690_p1;
wire   [63:0] zext_ln148_2_fu_2699_p1;
wire   [63:0] zext_ln146_2_fu_2712_p1;
wire   [63:0] zext_ln142_1_fu_2716_p1;
wire   [63:0] zext_ln138_1_fu_2725_p1;
wire   [63:0] zext_ln136_1_fu_2738_p1;
wire   [63:0] zext_ln131_1_fu_2747_p1;
wire   [63:0] zext_ln129_1_fu_2756_p1;
wire   [63:0] zext_ln127_1_fu_2765_p1;
wire   [63:0] zext_ln125_1_fu_2778_p1;
wire   [63:0] zext_ln66_fu_2841_p1;
wire   [31:0] grp_fu_1417_p2;
wire   [31:0] add_ln66_fu_2782_p2;
wire   [31:0] grp_fu_1359_p2;
wire   [31:0] add_ln61_fu_1926_p2;
wire   [31:0] add_ln57_fu_1937_p2;
wire   [31:0] imm_U_fu_1676_p3;
wire   [31:0] or_ln337_fu_1957_p2;
wire   [31:0] ashr_ln327_fu_1976_p2;
wire   [31:0] lshr_ln324_fu_1995_p2;
wire   [31:0] xor_ln315_fu_2006_p2;
wire   [31:0] zext_ln303_2_fu_2021_p1;
wire   [31:0] zext_ln291_2_fu_2030_p1;
wire   [31:0] shl_ln283_fu_2043_p2;
wire   [31:0] sub_ln273_fu_2054_p2;
wire   [31:0] add_ln269_fu_2065_p2;
wire   [31:0] and_ln345_fu_2076_p2;
wire   [31:0] shl_ln237_fu_2090_p2;
wire   [31:0] and_ln233_fu_2101_p2;
wire   [31:0] or_ln230_fu_2111_p2;
wire   [31:0] xor_ln227_fu_2121_p2;
wire   [31:0] zext_ln220_1_fu_2140_p1;
wire   [31:0] zext_ln213_1_fu_2154_p1;
wire   [31:0] add_ln210_fu_2159_p2;
wire   [31:0] ashr_ln249_fu_2172_p2;
wire   [31:0] lshr_ln246_fu_2186_p2;
wire   [31:0] zext_ln159_1_fu_2654_p1;
wire   [31:0] zext_ln157_1_fu_2667_p1;
wire   [31:0] zext_ln152_1_fu_2676_p1;
wire   [31:0] zext_ln150_1_fu_2685_p1;
wire   [31:0] zext_ln148_1_fu_2694_p1;
wire   [31:0] zext_ln146_1_fu_2707_p1;
wire  signed [31:0] sext_ln138_fu_2720_p1;
wire  signed [31:0] sext_ln136_fu_2733_p1;
wire  signed [31:0] sext_ln131_fu_2742_p1;
wire  signed [31:0] sext_ln129_fu_2751_p1;
wire  signed [31:0] sext_ln127_fu_2760_p1;
wire  signed [31:0] sext_ln125_fu_2773_p1;
wire   [31:0] tmp_29_fu_2556_p5;
wire   [31:0] tmp_28_fu_2573_p5;
wire   [31:0] tmp_27_fu_2590_p5;
wire   [31:0] tmp_26_fu_2607_p5;
wire   [31:0] tmp_25_fu_2624_p5;
wire   [31:0] tmp_24_fu_2641_p5;
wire   [15:0] lshr_ln_fu_1431_p4;
wire   [0:0] tmp_2_fu_1538_p3;
wire   [0:0] tmp_1_fu_1530_p3;
wire   [5:0] tmp_s_fu_1520_p4;
wire   [3:0] tmp_fu_1510_p4;
wire   [12:0] imm_B_fu_1546_p6;
wire   [7:0] tmp_6_fu_1610_p4;
wire   [0:0] tmp_5_fu_1602_p3;
wire   [9:0] tmp_3_fu_1592_p4;
wire   [20:0] imm_J_fu_1620_p6;
wire   [6:0] tmp_8_fu_1648_p4;
wire   [4:0] tmp_7_fu_1638_p4;
wire   [19:0] tmp_9_fu_1666_p4;
wire   [11:0] funct12_fu_1470_p4;
wire  signed [31:0] sext_ln45_fu_1634_p1;
wire   [4:0] trunc_ln327_fu_1968_p1;
wire   [31:0] zext_ln327_2_fu_1972_p1;
wire   [4:0] trunc_ln324_fu_1987_p1;
wire   [31:0] zext_ln324_2_fu_1991_p1;
wire   [4:0] trunc_ln283_fu_2035_p1;
wire   [31:0] zext_ln283_2_fu_2039_p1;
wire   [31:0] zext_ln237_1_fu_2087_p1;
wire   [0:0] icmp_ln220_fu_2131_p2;
wire   [0:0] icmp_ln213_fu_2145_p2;
wire   [31:0] zext_ln249_1_fu_2169_p1;
wire   [31:0] zext_ln246_1_fu_2183_p1;
wire   [33:0] zext_ln170_1_fu_2201_p1;
wire  signed [33:0] sext_ln170_fu_2205_p1;
wire   [33:0] add_ln170_fu_2211_p2;
wire   [28:0] trunc_ln170_fu_2197_p1;
wire  signed [28:0] sext_ln170_1_fu_2208_p1;
wire   [17:0] trunc_ln170_2_fu_2224_p1;
wire  signed [17:0] sext_ln170_2_fu_2221_p1;
wire   [28:0] pos_3_fu_2228_p2;
wire   [0:0] tmp_13_fu_2240_p3;
wire   [17:0] pos_4_fu_2234_p2;
wire   [1:0] trunc_ln170_1_fu_2217_p1;
wire   [1:0] sub_ln177_fu_2277_p2;
wire   [2:0] p_and_t3_fu_2283_p3;
wire   [0:0] tmp_14_fu_2269_p3;
wire   [2:0] sub_ln177_1_fu_2291_p2;
wire   [2:0] tmp_15_fu_2297_p3;
wire   [33:0] zext_ln114_1_fu_2375_p1;
wire  signed [33:0] sext_ln114_fu_2379_p1;
wire   [33:0] add_ln114_fu_2382_p2;
wire   [28:0] trunc_ln114_fu_2371_p1;
wire   [17:0] trunc_ln114_2_fu_2395_p1;
wire  signed [17:0] sext_ln114_1_fu_2392_p1;
wire   [28:0] pos_fu_2399_p2;
wire   [0:0] tmp_10_fu_2410_p3;
wire   [17:0] pos_1_fu_2404_p2;
wire   [1:0] trunc_ln114_1_fu_2388_p1;
wire   [1:0] sub_ln121_fu_2447_p2;
wire   [2:0] p_and_t_fu_2453_p3;
wire   [0:0] tmp_11_fu_2439_p3;
wire   [2:0] sub_ln121_1_fu_2461_p2;
wire   [2:0] tmp_12_fu_2467_p3;
wire   [15:0] pos_2_fu_2429_p4;
wire   [15:0] trunc_ln194_fu_2552_p1;
wire   [15:0] trunc_ln192_fu_2569_p1;
wire   [7:0] trunc_ln187_fu_2586_p1;
wire   [7:0] trunc_ln185_fu_2603_p1;
wire   [7:0] trunc_ln183_fu_2620_p1;
wire   [7:0] trunc_ln181_fu_2637_p1;
wire   [15:0] grp_fu_1377_p4;
wire   [15:0] trunc_ln157_fu_2663_p1;
wire   [7:0] grp_fu_1387_p4;
wire   [7:0] grp_fu_1397_p4;
wire   [7:0] grp_fu_1407_p4;
wire   [7:0] trunc_ln146_fu_2703_p1;
wire   [15:0] trunc_ln136_fu_2729_p1;
wire   [7:0] trunc_ln125_fu_2769_p1;
reg   [20:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_condition_753;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 21'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((op_code_fu_1446_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
            p_pc <= add_ln61_fu_1926_p2;
        end else if (((1'b1 == ap_CS_fsm_state19) & ((((((((((funct3_reg_2862 == 3'd6) & (op_code_reg_2858 == 7'd99) & (icmp_ln96_reg_3373 == 1'd0)) | ((funct3_reg_2862 == 3'd7) & (op_code_reg_2858 == 7'd99) & (icmp_ln102_reg_3369 == 1'd1))) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd99) & (icmp_ln90_reg_3377 == 1'd1))) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd99) & (icmp_ln84_reg_3381 == 1'd0))) | ((funct3_reg_2862 == 3'd3) & (op_code_reg_2858 == 7'd99))) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd99))) | (~(funct3_reg_2862 == 3'd6) & ~(funct3_reg_2862 == 3'd7) & ~(funct3_reg_2862 == 3'd4) & ~(funct3_reg_2862 == 3'd5) & ~(funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd99) & (icmp_ln72_reg_3389 == 1'd0))) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd99) & (icmp_ln78_reg_3385 == 1'd1))) | (~(op_code_reg_2858 == 7'd111) & ~(op_code_reg_2858 == 7'd99) & ~(op_code_reg_2858 == 7'd103))))) begin
            p_pc <= grp_fu_1359_p2;
        end else if (((op_code_reg_2858 == 7'd103) & (1'b1 == ap_CS_fsm_state19))) begin
            p_pc <= add_ln66_fu_2782_p2;
        end else if ((((funct3_reg_2862 == 3'd6) & (grp_fu_1365_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd7) & (grp_fu_1365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd4) & (grp_fu_1371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd5) & (grp_fu_1371_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd0) & (grp_fu_1421_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd1) & (grp_fu_1421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
            p_pc <= grp_fu_1417_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)))) begin
        p_error_flag_17_reg_1066 <= xor_ln115_reg_3282;
    end else if ((((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        p_error_flag_17_reg_1066 <= xor_ln171_reg_3194;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd99)) | ((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd99)))) | (~(funct3_reg_2862 == 3'd4) & ~(funct3_reg_2862 == 3'd5) & ~(funct3_reg_2862 == 3'd0) & ~(funct3_reg_2862 == 3'd1) & ~(funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state18)) | (~(funct3_reg_2862 == 3'd0) & ~(funct3_reg_2862 == 3'd1) & ~(funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state18)) | (~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 
    == 7'd111) & ~(op_code_fu_1446_p1 == 7'd55) & ~(op_code_fu_1446_p1 == 7'd23) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(op_code_fu_1446_p1 == 7'd19) & ~(op_code_fu_1446_p1 == 7'd51) & ~(op_code_fu_1446_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) 
    & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)))) begin
        p_error_flag_17_reg_1066 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | ((funct3_reg_2862 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((op_code_fu_1446_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2862 == 3'd6) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd6) & (grp_fu_1365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd7) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd7) & (grp_fu_1365_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd4) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd4) & (grp_fu_1371_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 
    == 3'd5) & (grp_fu_1371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd0) & (grp_fu_1421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd1) & (grp_fu_1421_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd2) & (1'b1 == ap_CS_fsm_state15)))) begin
        p_error_flag_17_reg_1066 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_error_flag_17_reg_1066 <= icmp_ln362_reg_2968;
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)))) begin
        p_error_loc_17_reg_1214 <= or_ln115_reg_3291;
    end else if ((((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        p_error_loc_17_reg_1214 <= or_ln171_reg_3201;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd99)) | ((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd99)))) | (~(funct3_reg_2862 == 3'd4) & ~(funct3_reg_2862 == 3'd5) & ~(funct3_reg_2862 == 3'd0) & ~(funct3_reg_2862 == 3'd1) & ~(funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state18)) | (~(funct3_reg_2862 == 3'd0) & ~(funct3_reg_2862 == 3'd1) & ~(funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state18)) | (~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 
    == 7'd111) & ~(op_code_fu_1446_p1 == 7'd55) & ~(op_code_fu_1446_p1 == 7'd23) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(op_code_fu_1446_p1 == 7'd19) & ~(op_code_fu_1446_p1 == 7'd51) & ~(op_code_fu_1446_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) 
    & (icmp_ln236_fu_1689_p2 == 1'd0)) | ((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd0)))) begin
        p_error_loc_17_reg_1214 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | ((funct3_reg_2862 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((op_code_fu_1446_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2862 == 3'd6) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd6) & (grp_fu_1365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd7) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd7) & (grp_fu_1365_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd4) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd4) & (grp_fu_1371_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 
    == 3'd5) & (grp_fu_1371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd0) & (grp_fu_1421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd1) & (grp_fu_1421_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd2) & (1'b1 == ap_CS_fsm_state15)))) begin
        p_error_loc_17_reg_1214 <= p_error;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_error_loc_17_reg_1214 <= or_ln362_fu_1953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((((((((((funct3_reg_2862 == 3'd6) & (op_code_reg_2858 == 7'd99) & (icmp_ln96_reg_3373 == 1'd0)) | ((funct3_reg_2862 == 3'd7) & (op_code_reg_2858 == 7'd99) & (icmp_ln102_reg_3369 == 1'd1))) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd99) & (icmp_ln90_reg_3377 == 1'd1))) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd99) & (icmp_ln84_reg_3381 == 1'd0))) | ((funct3_reg_2862 == 3'd3) & (op_code_reg_2858 == 7'd99))) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd99))) | (~(funct3_reg_2862 == 3'd6) & ~(funct3_reg_2862 == 3'd7) & ~(funct3_reg_2862 == 3'd4) & ~(funct3_reg_2862 == 3'd5) & ~(funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd99) & (icmp_ln72_reg_3389 == 1'd0))) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd99) & (icmp_ln78_reg_3385 == 1'd1))) | (~(op_code_reg_2858 == 7'd111) & ~(op_code_reg_2858 == 7'd99) & ~(op_code_reg_2858 == 7'd103))))) begin
        p_error_loc_18_reg_1334 <= ap_phi_mux_p_error_loc_17_phi_fu_1218_p100;
    end else if ((((op_code_reg_2858 == 7'd103) & (1'b1 == ap_CS_fsm_state19)) | ((op_code_fu_1446_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2862 == 3'd6) & (grp_fu_1365_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd7) & (grp_fu_1365_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd4) & (grp_fu_1371_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd5) & (grp_fu_1371_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd0) & (grp_fu_1421_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2862 == 3'd1) & (grp_fu_1421_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        p_error_loc_18_reg_1334 <= p_error;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_addr_14_reg_3277 <= zext_ln181_1_fu_2366_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_addr_15_reg_3267 <= zext_ln183_1_fu_2357_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_addr_16_reg_3257 <= zext_ln185_1_fu_2348_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_addr_17_reg_3247 <= zext_ln187_1_fu_2339_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_addr_18_reg_3237 <= zext_ln192_1_fu_2330_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_addr_19_reg_3227 <= zext_ln194_1_fu_2321_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2862 <= {{instr_memory_q0[14:12]}};
        imm_I2_reg_2948 <= {{instr_memory_q0[24:20]}};
        imm_I_reg_2926 <= {{instr_memory_q0[31:20]}};
        op_code_reg_2858 <= op_code_fu_1446_p1;
        rd_reg_2885 <= {{instr_memory_q0[11:7]}};
        rs1_reg_2869 <= {{instr_memory_q0[19:15]}};
        rs2_reg_2874 <= {{instr_memory_q0[24:20]}};
        sext_ln42_reg_2921[31 : 1] <= sext_ln42_fu_1560_p1[31 : 1];
        sext_ln43_1_reg_2943 <= sext_ln43_1_fu_1578_p1;
        sext_ln43_reg_2932 <= sext_ln43_fu_1574_p1;
        tmp_4_reg_2955 <= tmp_4_fu_1658_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd7) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln102_reg_3369 <= grp_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_fu_1446_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln362_reg_2968 <= icmp_ln362_fu_1695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln72_reg_3389 <= grp_fu_1421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln78_reg_3385 <= grp_fu_1421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd4) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln84_reg_3381 <= grp_fu_1371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd5) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln90_reg_3377 <= grp_fu_1371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2862 == 3'd6) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln96_reg_3373 <= grp_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        or_ln115_reg_3291 <= or_ln115_fu_2424_p2;
        select_ln121_reg_3300 <= select_ln121_fu_2475_p3;
        xor_ln115_reg_3282 <= xor_ln115_fu_2418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state18))) begin
        or_ln171_reg_3201 <= or_ln171_fu_2254_p2;
        pos_5_reg_3208 <= {{pos_4_fu_2234_p2[17:2]}};
        select_ln177_reg_3213 <= select_ln177_fu_2305_p3;
        xor_ln171_reg_3194 <= xor_ln171_fu_2248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((((((((((funct3_reg_2862 == 3'd6) & (op_code_reg_2858 == 7'd99) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln96_reg_3373 == 1'd0)) | ((funct3_reg_2862 == 3'd7) & (op_code_reg_2858 == 7'd99) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln102_reg_3369 == 1'd1))) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd99) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln90_reg_3377 == 1'd1))) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd99) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln84_reg_3381 == 1'd0))) | ((funct3_reg_2862 == 3'd3) & (op_code_reg_2858 == 7'd99) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1))) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd99) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1))) | (~(funct3_reg_2862 == 3'd6) & ~(funct3_reg_2862 == 3'd7) & ~(funct3_reg_2862 == 3'd4) & ~(funct3_reg_2862 == 3'd5) & ~(funct3_reg_2862 == 3'd1) & (op_code_reg_2858 
    == 7'd99) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln72_reg_3389 == 1'd0))) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd99) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1) & (icmp_ln78_reg_3385 == 1'd1))) | (~(op_code_reg_2858 == 7'd111) & ~(op_code_reg_2858 == 7'd99) & ~(op_code_reg_2858 == 7'd103) & (ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 == 1'd1))))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2845 <= p_pc;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)))) begin
        ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 = xor_ln115_reg_3282;
    end else if ((((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 = xor_ln171_reg_3194;
    end else begin
        ap_phi_mux_p_error_flag_17_phi_fu_1071_p100 = p_error_flag_17_reg_1066;
    end
end

always @ (*) begin
    if ((((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)))) begin
        ap_phi_mux_p_error_loc_17_phi_fu_1218_p100 = or_ln115_reg_3291;
    end else if ((((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        ap_phi_mux_p_error_loc_17_phi_fu_1218_p100 = or_ln171_reg_3201;
    end else begin
        ap_phi_mux_p_error_loc_17_phi_fu_1218_p100 = p_error_loc_17_reg_1214;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        if ((1'b1 == ap_condition_753)) begin
            ap_phi_mux_p_error_loc_18_phi_fu_1337_p18 = ap_phi_mux_p_error_loc_17_phi_fu_1218_p100;
        end else if ((op_code_reg_2858 == 7'd103)) begin
            ap_phi_mux_p_error_loc_18_phi_fu_1337_p18 = p_error;
        end else begin
            ap_phi_mux_p_error_loc_18_phi_fu_1337_p18 = p_error_loc_18_reg_1334;
        end
    end else begin
        ap_phi_mux_p_error_loc_18_phi_fu_1337_p18 = p_error_loc_18_reg_1334;
    end
end

always @ (*) begin
    if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        data_memory_address0 = data_memory_addr_14_reg_3277;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        data_memory_address0 = data_memory_addr_15_reg_3267;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        data_memory_address0 = data_memory_addr_16_reg_3257;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        data_memory_address0 = data_memory_addr_17_reg_3247;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        data_memory_address0 = data_memory_addr_18_reg_3237;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        data_memory_address0 = data_memory_addr_19_reg_3227;
    end else if (((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19))) begin
        data_memory_address0 = zext_ln198_1_fu_2548_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln125_fu_2543_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln127_fu_2538_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln129_fu_2533_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln131_fu_2528_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln136_fu_2523_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln138_fu_2518_p1;
    end else if (((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln142_fu_2513_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln146_fu_2508_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln148_fu_2503_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln150_fu_2498_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln152_fu_2493_p1;
    end else if (((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln157_fu_2488_p1;
    end else if (((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln159_fu_2483_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln181_1_fu_2366_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln183_1_fu_2357_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln185_1_fu_2348_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln187_1_fu_2339_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln192_1_fu_2330_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        data_memory_address0 = zext_ln194_1_fu_2321_p1;
    end else begin
        data_memory_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) 
    & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 
    7'd35) & (select_ln177_reg_3213 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_fu_2475_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state18)) 
    | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        data_memory_ce0 = 1'b1;
    end else begin
        data_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19))) begin
        if (((funct3_reg_2862 == 3'd0) & (select_ln177_reg_3213 == 3'd0))) begin
            data_memory_d0 = tmp_24_fu_2641_p5;
        end else if (((funct3_reg_2862 == 3'd0) & (select_ln177_reg_3213 == 3'd1))) begin
            data_memory_d0 = tmp_25_fu_2624_p5;
        end else if (((funct3_reg_2862 == 3'd0) & (select_ln177_reg_3213 == 3'd2))) begin
            data_memory_d0 = tmp_26_fu_2607_p5;
        end else if (((funct3_reg_2862 == 3'd0) & (select_ln177_reg_3213 == 3'd3))) begin
            data_memory_d0 = tmp_27_fu_2590_p5;
        end else if (((funct3_reg_2862 == 3'd1) & (select_ln177_reg_3213 == 3'd0))) begin
            data_memory_d0 = tmp_28_fu_2573_p5;
        end else if (((funct3_reg_2862 == 3'd1) & (select_ln177_reg_3213 == 3'd2))) begin
            data_memory_d0 = tmp_29_fu_2556_p5;
        end else if ((funct3_reg_2862 == 3'd2)) begin
            data_memory_d0 = xreg_q1;
        end else begin
            data_memory_d0 = 'bx;
        end
    end else begin
        data_memory_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_reg_3213 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        data_memory_we0 = 1'b1;
    end else begin
        data_memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        instr_memory_ce0 = 1'b1;
    end else begin
        instr_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln125_1_fu_2778_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln127_1_fu_2765_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln129_1_fu_2756_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln131_1_fu_2747_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln136_1_fu_2738_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln138_1_fu_2725_p1;
    end else if (((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln142_1_fu_2716_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln146_2_fu_2712_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln148_2_fu_2699_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln150_2_fu_2690_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln152_2_fu_2681_p1;
    end else if (((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln157_2_fu_2672_p1;
    end else if (((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln159_2_fu_2659_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_address0 = zext_ln246_2_fu_2193_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_address0 = zext_ln249_2_fu_2179_p1;
    end else if (((op_code_fu_1446_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln54_fu_1948_p1;
    end else if (((op_code_fu_1446_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln57_fu_1943_p1;
    end else if (((op_code_fu_1446_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln60_fu_1921_p1;
    end else if (((op_code_fu_1446_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln65_fu_1916_p1;
    end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln72_1_fu_1911_p1;
    end else if (((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln78_1_fu_1901_p1;
    end else if (((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln84_1_fu_1891_p1;
    end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln90_1_fu_1881_p1;
    end else if (((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln96_1_fu_1871_p1;
    end else if (((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln102_1_fu_1861_p1;
    end else if (((op_code_fu_1446_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln114_fu_1851_p1;
    end else if (((op_code_fu_1446_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln170_fu_1846_p1;
    end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0))) begin
        xreg_address0 = zext_ln246_fu_1841_p1;
    end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32))) begin
        xreg_address0 = zext_ln249_fu_1836_p1;
    end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln210_fu_1831_p1;
    end else if (((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln213_fu_1826_p1;
    end else if (((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln220_fu_1821_p1;
    end else if (((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln227_fu_1816_p1;
    end else if (((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln230_fu_1811_p1;
    end else if (((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln233_fu_1806_p1;
    end else if (((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address0 = zext_ln237_fu_1801_p1;
    end else if (((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address0 = zext_ln345_1_fu_1796_p1;
    end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0))) begin
        xreg_address0 = zext_ln269_1_fu_1786_p1;
    end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32))) begin
        xreg_address0 = zext_ln273_1_fu_1776_p1;
    end else if (((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address0 = zext_ln283_fu_1761_p1;
    end else if (((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address0 = zext_ln291_1_fu_1756_p1;
    end else if (((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address0 = zext_ln303_1_fu_1746_p1;
    end else if (((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address0 = zext_ln315_1_fu_1736_p1;
    end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0))) begin
        xreg_address0 = zext_ln324_fu_1721_p1;
    end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32))) begin
        xreg_address0 = zext_ln327_1_fu_1716_p1;
    end else if (((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address0 = zext_ln337_1_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        xreg_address1 = zext_ln66_fu_2841_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln181_fu_2362_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln183_fu_2353_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln185_fu_2344_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln187_fu_2335_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln192_fu_2326_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln194_fu_2317_p1;
    end else if (((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln198_fu_2313_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln210_1_fu_2165_p1;
    end else if (((funct3_reg_2862 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln214_fu_2150_p1;
    end else if (((funct3_reg_2862 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln221_fu_2136_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln227_1_fu_2127_p1;
    end else if (((funct3_reg_2862 == 3'd6) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln230_1_fu_2117_p1;
    end else if (((funct3_reg_2862 == 3'd7) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln233_1_fu_2107_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_address1 = zext_ln237_2_fu_2097_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_address1 = zext_ln345_2_fu_2083_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_address1 = zext_ln269_2_fu_2072_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln273_2_fu_2061_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_address1 = zext_ln283_3_fu_2050_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        xreg_address1 = zext_ln292_fu_2026_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln304_fu_2017_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_address1 = zext_ln315_2_fu_2013_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_address1 = zext_ln324_3_fu_2002_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_address1 = zext_ln327_3_fu_1983_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_address1 = zext_ln337_2_fu_1964_p1;
    end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln72_fu_1906_p1;
    end else if (((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln78_fu_1896_p1;
    end else if (((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln84_fu_1886_p1;
    end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln90_fu_1876_p1;
    end else if (((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln96_fu_1866_p1;
    end else if (((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln102_fu_1856_p1;
    end else if (((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address1 = zext_ln345_fu_1791_p1;
    end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0))) begin
        xreg_address1 = zext_ln269_fu_1781_p1;
    end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32))) begin
        xreg_address1 = zext_ln273_fu_1771_p1;
    end else if (((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address1 = zext_ln283_1_fu_1766_p1;
    end else if (((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address1 = zext_ln291_fu_1751_p1;
    end else if (((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address1 = zext_ln303_fu_1741_p1;
    end else if (((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address1 = zext_ln315_fu_1731_p1;
    end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0))) begin
        xreg_address1 = zext_ln324_1_fu_1726_p1;
    end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32))) begin
        xreg_address1 = zext_ln327_fu_1711_p1;
    end else if (((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
        xreg_address1 = zext_ln337_fu_1701_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((op_code_fu_1446_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 
    == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((op_code_fu_1446_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd7) & 
    (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0)) | ((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) 
    & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0)) | ((funct3_fu_1450_p4 
    == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32)) | ((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0)) | ((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32)) | ((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state21) | ((funct3_reg_2862 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd6) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd7) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd4) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18)) 
    | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd35) & (select_ln177_fu_2305_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2862 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd35) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0)) | ((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) 
    & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)) | ((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0)) | ((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 
    7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32)) | ((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln125_fu_2773_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln127_fu_2760_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln129_fu_2751_p1;
    end else if (((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln131_fu_2742_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln136_fu_2733_p1;
    end else if (((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln138_fu_2720_p1;
    end else if (((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = data_memory_q0;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln146_1_fu_2707_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln148_1_fu_2694_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln150_1_fu_2685_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln152_1_fu_2676_p1;
    end else if (((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln157_1_fu_2667_p1;
    end else if (((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln159_1_fu_2654_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_d0 = lshr_ln246_fu_2186_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_d0 = ashr_ln249_fu_2172_p2;
    end else if (((op_code_fu_1446_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = imm_U_fu_1676_p3;
    end else if (((op_code_fu_1446_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = add_ln57_fu_1937_p2;
    end else if ((((op_code_fu_1446_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_d0 = grp_fu_1359_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_2862 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = add_ln210_fu_2159_p2;
    end else if (((funct3_reg_2862 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = zext_ln213_1_fu_2154_p1;
    end else if (((funct3_reg_2862 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = zext_ln220_1_fu_2140_p1;
    end else if (((funct3_reg_2862 == 3'd4) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = xor_ln227_fu_2121_p2;
    end else if (((funct3_reg_2862 == 3'd6) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = or_ln230_fu_2111_p2;
    end else if (((funct3_reg_2862 == 3'd7) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = and_ln233_fu_2101_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_d1 = shl_ln237_fu_2090_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_d1 = and_ln345_fu_2076_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_d1 = add_ln269_fu_2065_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = sub_ln273_fu_2054_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_d1 = shl_ln283_fu_2043_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        xreg_d1 = zext_ln291_2_fu_2030_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = zext_ln303_2_fu_2021_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_d1 = xor_ln315_fu_2006_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_d1 = lshr_ln324_fu_1995_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_d1 = ashr_ln327_fu_1976_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_d1 = or_ln337_fu_1957_p2;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((op_code_fu_1446_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1446_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 
    == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd1) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd0) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd3) & (select_ln121_reg_3300 == 3'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd3) & (1'b1 == ap_CS_fsm_state19)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state13) | ((funct3_reg_2862 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd6) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd7) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd4) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2862 == 3'd2) & (1'b1 == ap_CS_fsm_state15)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1450_p4 == 3'd2) & ~(funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~(funct3_fu_1450_p4 == 3'd1) & ~(funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((funct3_fu_1450_p4 == 3'd7) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((funct3_fu_1450_p4 == 3'd4) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1460_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((funct3_fu_1450_p4 == 3'd6) & (op_code_fu_1446_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln236_fu_1689_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((op_code_fu_1446_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1446_p1 == 7'd55) | ((op_code_fu_1446_p1 == 7'd23) | ((op_code_fu_1446_p1 == 7'd111) | ((((((((((((~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(op_code_fu_1446_p1 == 7'd19) & ~(funct3_fu_1450_p4 == 3'd0) & (funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd51) & (icmp_ln236_fu_1689_p2 == 1'd0)) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(op_code_fu_1446_p1 == 7'd19) & ~(funct3_fu_1450_p4 == 3'd0) & (funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd51) & (icmp_ln236_fu_1689_p2 == 1'd0))) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(funct3_fu_1450_p4 == 3'd1) & ~(funct3_fu_1450_p4 == 3'd2) & ~(funct3_fu_1450_p4 == 3'd3) & ~(funct3_fu_1450_p4 == 3'd4) & ~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 
    == 7'd51))) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(funct3_fu_1450_p4 == 3'd0) & (funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd51) & (icmp_ln236_fu_1689_p2 == 1'd0))) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(op_code_fu_1446_p1 == 7'd19) & ~(op_code_fu_1446_p1 == 7'd51) & ~(op_code_fu_1446_p1 == 7'd115))) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(op_code_fu_1446_p1 == 7'd19) & ~(funct3_fu_1450_p4 == 3'd0) & ~(funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd51) & (icmp_ln236_fu_1689_p2 == 1'd0))) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(op_code_fu_1446_p1 == 7'd19) & ~(funct3_fu_1450_p4 == 3'd0) & (funct3_fu_1450_p4 == 
    3'd4) & (op_code_fu_1446_p1 == 7'd51) & (icmp_ln236_fu_1689_p2 == 1'd0))) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(op_code_fu_1446_p1 == 7'd19) & ~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd0) & (op_code_fu_1446_p1 == 7'd51))) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & ~(funct3_fu_1450_p4 == 3'd1) & ~(funct7_fu_1460_p4 == 7'd0) & ~(funct7_fu_1460_p4 == 7'd32) & (funct3_fu_1450_p4 == 3'd5) & (op_code_fu_1446_p1 == 7'd19))) | (~(op_code_fu_1446_p1 == 7'd103) & ~(op_code_fu_1446_p1 == 7'd99) & ~(op_code_fu_1446_p1 == 7'd3) & ~(op_code_fu_1446_p1 == 7'd35) & (funct3_fu_1450_p4 == 3'd1) & (op_code_fu_1446_p1 == 7'd19) & (icmp_ln236_fu_1689_p2 == 1'd0))) | (~(op_code_fu_1446_p1 == 7'd103) & (funct3_fu_1450_p4 == 3'd3) & (op_code_fu_1446_p1 == 7'd99))) | (~(op_code_fu_1446_p1 == 7'd103) & 
    (funct3_fu_1450_p4 == 3'd2) & (op_code_fu_1446_p1 == 7'd99)))))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1446_p1 == 7'd3) | (op_code_fu_1446_p1 == 7'd35)))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_2382_p2 = ($signed(zext_ln114_1_fu_2375_p1) + $signed(sext_ln114_fu_2379_p1));

assign add_ln170_fu_2211_p2 = ($signed(zext_ln170_1_fu_2201_p1) + $signed(sext_ln170_fu_2205_p1));

assign add_ln210_fu_2159_p2 = ($signed(xreg_q0) + $signed(sext_ln43_reg_2932));

assign add_ln269_fu_2065_p2 = (xreg_q0 + xreg_q1);

assign add_ln57_fu_1937_p2 = (p_pc_load_reg_2845 + imm_U_fu_1676_p3);

assign add_ln61_fu_1926_p2 = ($signed(p_pc_load_reg_2845) + $signed(sext_ln45_fu_1634_p1));

assign add_ln66_fu_2782_p2 = ($signed(xreg_q1) + $signed(sext_ln43_reg_2932));

assign and_ln233_fu_2101_p2 = (xreg_q0 & sext_ln43_reg_2932);

assign and_ln345_fu_2076_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_753 = ((((((((((funct3_reg_2862 == 3'd6) & (op_code_reg_2858 == 7'd99) & (icmp_ln96_reg_3373 == 1'd0)) | ((funct3_reg_2862 == 3'd7) & (op_code_reg_2858 == 7'd99) & (icmp_ln102_reg_3369 == 1'd1))) | ((funct3_reg_2862 == 3'd5) & (op_code_reg_2858 == 7'd99) & (icmp_ln90_reg_3377 == 1'd1))) | ((funct3_reg_2862 == 3'd4) & (op_code_reg_2858 == 7'd99) & (icmp_ln84_reg_3381 == 1'd0))) | ((funct3_reg_2862 == 3'd3) & (op_code_reg_2858 == 7'd99))) | ((funct3_reg_2862 == 3'd2) & (op_code_reg_2858 == 7'd99))) | (~(funct3_reg_2862 == 3'd6) & ~(funct3_reg_2862 == 3'd7) & ~(funct3_reg_2862 == 3'd4) & ~(funct3_reg_2862 == 3'd5) & ~(funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd99) & (icmp_ln72_reg_3389 == 1'd0))) | ((funct3_reg_2862 == 3'd1) & (op_code_reg_2858 == 7'd99) & (icmp_ln78_reg_3385 == 1'd1))) | (~(op_code_reg_2858 == 7'd111) & ~(op_code_reg_2858 == 7'd99) & ~(op_code_reg_2858 == 7'd103)));
end

assign ashr_ln249_fu_2172_p2 = $signed(xreg_q0) >>> zext_ln249_1_fu_2169_p1;

assign ashr_ln327_fu_1976_p2 = $signed(xreg_q1) >>> zext_ln327_2_fu_1972_p1;

assign error = ap_phi_mux_p_error_loc_18_phi_fu_1337_p18;

assign funct12_fu_1470_p4 = {{instr_memory_q0[31:20]}};

assign funct3_fu_1450_p4 = {{instr_memory_q0[14:12]}};

assign funct7_fu_1460_p4 = {{instr_memory_q0[31:25]}};

assign grp_fu_1359_p2 = (p_pc_load_reg_2845 + 32'd4);

assign grp_fu_1365_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1371_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1377_p4 = {{data_memory_q0[31:16]}};

assign grp_fu_1387_p4 = {{data_memory_q0[31:24]}};

assign grp_fu_1397_p4 = {{data_memory_q0[23:16]}};

assign grp_fu_1407_p4 = {{data_memory_q0[15:8]}};

assign grp_fu_1417_p2 = ($signed(p_pc_load_reg_2845) + $signed(sext_ln42_reg_2921));

assign grp_fu_1421_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign icmp_ln213_fu_2145_p2 = (($signed(xreg_q0) < $signed(sext_ln43_reg_2932)) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_2131_p2 = ((xreg_q0 < sext_ln43_reg_2932) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_1689_p2 = ((funct7_fu_1460_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln362_fu_1695_p2 = ((funct12_fu_1470_p4 != 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1546_p6 = {{{{{tmp_2_fu_1538_p3}, {tmp_1_fu_1530_p3}}, {tmp_s_fu_1520_p4}}, {tmp_fu_1510_p4}}, {1'd0}};

assign imm_I_fu_1564_p4 = {{instr_memory_q0[31:20]}};

assign imm_J_fu_1620_p6 = {{{{{tmp_2_fu_1538_p3}, {tmp_6_fu_1610_p4}}, {tmp_5_fu_1602_p3}}, {tmp_3_fu_1592_p4}}, {1'd0}};

assign imm_U_fu_1676_p3 = {{tmp_9_fu_1666_p4}, {12'd0}};

assign instr_memory_address0 = zext_ln33_fu_1441_p1;

assign lshr_ln246_fu_2186_p2 = xreg_q0 >> zext_ln246_1_fu_2183_p1;

assign lshr_ln324_fu_1995_p2 = xreg_q0 >> zext_ln324_2_fu_1991_p1;

assign lshr_ln_fu_1431_p4 = {{p_pc[17:2]}};

assign op_code_fu_1446_p1 = instr_memory_q0[6:0];

assign or_ln115_fu_2424_p2 = (xor_ln115_fu_2418_p2 | p_error);

assign or_ln171_fu_2254_p2 = (xor_ln171_fu_2248_p2 | p_error);

assign or_ln230_fu_2111_p2 = (xreg_q0 | sext_ln43_reg_2932);

assign or_ln337_fu_1957_p2 = (xreg_q1 | xreg_q0);

assign or_ln362_fu_1953_p2 = (p_error | icmp_ln362_reg_2968);

assign p_and_t3_fu_2283_p3 = {{1'd0}, {sub_ln177_fu_2277_p2}};

assign p_and_t_fu_2453_p3 = {{1'd0}, {sub_ln121_fu_2447_p2}};

assign pos_1_fu_2404_p2 = ($signed(trunc_ln114_2_fu_2395_p1) + $signed(sext_ln114_1_fu_2392_p1));

assign pos_2_fu_2429_p4 = {{pos_1_fu_2404_p2[17:2]}};

assign pos_3_fu_2228_p2 = ($signed(trunc_ln170_fu_2197_p1) + $signed(sext_ln170_1_fu_2208_p1));

assign pos_4_fu_2234_p2 = ($signed(trunc_ln170_2_fu_2224_p1) + $signed(sext_ln170_2_fu_2221_p1));

assign pos_5_fu_2259_p4 = {{pos_4_fu_2234_p2[17:2]}};

assign pos_fu_2399_p2 = ($signed(trunc_ln114_fu_2371_p1) + $signed(sext_ln43_1_reg_2943));

assign rd_fu_1500_p4 = {{instr_memory_q0[11:7]}};

assign rs1_fu_1480_p4 = {{instr_memory_q0[19:15]}};

assign rs2_fu_1490_p4 = {{instr_memory_q0[24:20]}};

assign select_ln121_fu_2475_p3 = ((tmp_11_fu_2439_p3[0:0] == 1'b1) ? sub_ln121_1_fu_2461_p2 : tmp_12_fu_2467_p3);

assign select_ln177_fu_2305_p3 = ((tmp_14_fu_2269_p3[0:0] == 1'b1) ? sub_ln177_1_fu_2291_p2 : tmp_15_fu_2297_p3);

assign sext_ln114_1_fu_2392_p1 = imm_I_reg_2926;

assign sext_ln114_fu_2379_p1 = imm_I_reg_2926;

assign sext_ln125_fu_2773_p1 = $signed(trunc_ln125_fu_2769_p1);

assign sext_ln127_fu_2760_p1 = $signed(grp_fu_1407_p4);

assign sext_ln129_fu_2751_p1 = $signed(grp_fu_1397_p4);

assign sext_ln131_fu_2742_p1 = $signed(grp_fu_1387_p4);

assign sext_ln136_fu_2733_p1 = $signed(trunc_ln136_fu_2729_p1);

assign sext_ln138_fu_2720_p1 = $signed(grp_fu_1377_p4);

assign sext_ln170_1_fu_2208_p1 = tmp_4_reg_2955;

assign sext_ln170_2_fu_2221_p1 = tmp_4_reg_2955;

assign sext_ln170_fu_2205_p1 = tmp_4_reg_2955;

assign sext_ln42_fu_1560_p1 = $signed(imm_B_fu_1546_p6);

assign sext_ln43_1_fu_1578_p1 = imm_I_fu_1564_p4;

assign sext_ln43_fu_1574_p1 = imm_I_fu_1564_p4;

assign sext_ln45_fu_1634_p1 = $signed(imm_J_fu_1620_p6);

assign shl_ln237_fu_2090_p2 = xreg_q0 << zext_ln237_1_fu_2087_p1;

assign shl_ln283_fu_2043_p2 = xreg_q0 << zext_ln283_2_fu_2039_p1;

assign sub_ln121_1_fu_2461_p2 = (3'd0 - p_and_t_fu_2453_p3);

assign sub_ln121_fu_2447_p2 = (2'd0 - trunc_ln114_1_fu_2388_p1);

assign sub_ln177_1_fu_2291_p2 = (3'd0 - p_and_t3_fu_2283_p3);

assign sub_ln177_fu_2277_p2 = (2'd0 - trunc_ln170_1_fu_2217_p1);

assign sub_ln273_fu_2054_p2 = (xreg_q1 - xreg_q0);

assign tmp_10_fu_2410_p3 = pos_fu_2399_p2[32'd28];

assign tmp_11_fu_2439_p3 = add_ln114_fu_2382_p2[32'd33];

assign tmp_12_fu_2467_p3 = {{1'd0}, {trunc_ln114_1_fu_2388_p1}};

assign tmp_13_fu_2240_p3 = pos_3_fu_2228_p2[32'd28];

assign tmp_14_fu_2269_p3 = add_ln170_fu_2211_p2[32'd33];

assign tmp_15_fu_2297_p3 = {{1'd0}, {trunc_ln170_1_fu_2217_p1}};

assign tmp_1_fu_1530_p3 = instr_memory_q0[32'd7];

assign tmp_24_fu_2641_p5 = {{data_memory_q0[31:8]}, {trunc_ln181_fu_2637_p1}};

assign tmp_25_fu_2624_p5 = {{data_memory_q0[31:16]}, {trunc_ln183_fu_2620_p1}, {data_memory_q0[7:0]}};

assign tmp_26_fu_2607_p5 = {{data_memory_q0[31:24]}, {trunc_ln185_fu_2603_p1}, {data_memory_q0[15:0]}};

assign tmp_27_fu_2590_p5 = {{trunc_ln187_fu_2586_p1}, {data_memory_q0[23:0]}};

assign tmp_28_fu_2573_p5 = {{data_memory_q0[31:16]}, {trunc_ln192_fu_2569_p1}};

assign tmp_29_fu_2556_p5 = {{trunc_ln194_fu_2552_p1}, {data_memory_q0[15:0]}};

assign tmp_2_fu_1538_p3 = instr_memory_q0[32'd31];

assign tmp_3_fu_1592_p4 = {{instr_memory_q0[30:21]}};

assign tmp_4_fu_1658_p3 = {{tmp_8_fu_1648_p4}, {tmp_7_fu_1638_p4}};

assign tmp_5_fu_1602_p3 = instr_memory_q0[32'd20];

assign tmp_6_fu_1610_p4 = {{instr_memory_q0[19:12]}};

assign tmp_7_fu_1638_p4 = {{instr_memory_q0[11:7]}};

assign tmp_8_fu_1648_p4 = {{instr_memory_q0[31:25]}};

assign tmp_9_fu_1666_p4 = {{instr_memory_q0[31:12]}};

assign tmp_fu_1510_p4 = {{instr_memory_q0[11:8]}};

assign tmp_s_fu_1520_p4 = {{instr_memory_q0[30:25]}};

assign trunc_ln114_1_fu_2388_p1 = add_ln114_fu_2382_p2[1:0];

assign trunc_ln114_2_fu_2395_p1 = xreg_q0[17:0];

assign trunc_ln114_fu_2371_p1 = xreg_q0[28:0];

assign trunc_ln125_fu_2769_p1 = data_memory_q0[7:0];

assign trunc_ln136_fu_2729_p1 = data_memory_q0[15:0];

assign trunc_ln146_fu_2703_p1 = data_memory_q0[7:0];

assign trunc_ln157_fu_2663_p1 = data_memory_q0[15:0];

assign trunc_ln170_1_fu_2217_p1 = add_ln170_fu_2211_p2[1:0];

assign trunc_ln170_2_fu_2224_p1 = xreg_q0[17:0];

assign trunc_ln170_fu_2197_p1 = xreg_q0[28:0];

assign trunc_ln181_fu_2637_p1 = xreg_q1[7:0];

assign trunc_ln183_fu_2620_p1 = xreg_q1[7:0];

assign trunc_ln185_fu_2603_p1 = xreg_q1[7:0];

assign trunc_ln187_fu_2586_p1 = xreg_q1[7:0];

assign trunc_ln192_fu_2569_p1 = xreg_q1[15:0];

assign trunc_ln194_fu_2552_p1 = xreg_q1[15:0];

assign trunc_ln283_fu_2035_p1 = xreg_q1[4:0];

assign trunc_ln324_fu_1987_p1 = xreg_q1[4:0];

assign trunc_ln327_fu_1968_p1 = xreg_q0[4:0];

assign xor_ln115_fu_2418_p2 = (tmp_10_fu_2410_p3 ^ 1'd1);

assign xor_ln171_fu_2248_p2 = (tmp_13_fu_2240_p3 ^ 1'd1);

assign xor_ln227_fu_2121_p2 = (xreg_q0 ^ sext_ln43_reg_2932);

assign xor_ln315_fu_2006_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln102_1_fu_1861_p1 = rs2_fu_1490_p4;

assign zext_ln102_fu_1856_p1 = rs1_fu_1480_p4;

assign zext_ln114_1_fu_2375_p1 = xreg_q0;

assign zext_ln114_fu_1851_p1 = rs1_fu_1480_p4;

assign zext_ln125_1_fu_2778_p1 = rd_reg_2885;

assign zext_ln125_fu_2543_p1 = pos_2_fu_2429_p4;

assign zext_ln127_1_fu_2765_p1 = rd_reg_2885;

assign zext_ln127_fu_2538_p1 = pos_2_fu_2429_p4;

assign zext_ln129_1_fu_2756_p1 = rd_reg_2885;

assign zext_ln129_fu_2533_p1 = pos_2_fu_2429_p4;

assign zext_ln131_1_fu_2747_p1 = rd_reg_2885;

assign zext_ln131_fu_2528_p1 = pos_2_fu_2429_p4;

assign zext_ln136_1_fu_2738_p1 = rd_reg_2885;

assign zext_ln136_fu_2523_p1 = pos_2_fu_2429_p4;

assign zext_ln138_1_fu_2725_p1 = rd_reg_2885;

assign zext_ln138_fu_2518_p1 = pos_2_fu_2429_p4;

assign zext_ln142_1_fu_2716_p1 = rd_reg_2885;

assign zext_ln142_fu_2513_p1 = pos_2_fu_2429_p4;

assign zext_ln146_1_fu_2707_p1 = trunc_ln146_fu_2703_p1;

assign zext_ln146_2_fu_2712_p1 = rd_reg_2885;

assign zext_ln146_fu_2508_p1 = pos_2_fu_2429_p4;

assign zext_ln148_1_fu_2694_p1 = grp_fu_1407_p4;

assign zext_ln148_2_fu_2699_p1 = rd_reg_2885;

assign zext_ln148_fu_2503_p1 = pos_2_fu_2429_p4;

assign zext_ln150_1_fu_2685_p1 = grp_fu_1397_p4;

assign zext_ln150_2_fu_2690_p1 = rd_reg_2885;

assign zext_ln150_fu_2498_p1 = pos_2_fu_2429_p4;

assign zext_ln152_1_fu_2676_p1 = grp_fu_1387_p4;

assign zext_ln152_2_fu_2681_p1 = rd_reg_2885;

assign zext_ln152_fu_2493_p1 = pos_2_fu_2429_p4;

assign zext_ln157_1_fu_2667_p1 = trunc_ln157_fu_2663_p1;

assign zext_ln157_2_fu_2672_p1 = rd_reg_2885;

assign zext_ln157_fu_2488_p1 = pos_2_fu_2429_p4;

assign zext_ln159_1_fu_2654_p1 = grp_fu_1377_p4;

assign zext_ln159_2_fu_2659_p1 = rd_reg_2885;

assign zext_ln159_fu_2483_p1 = pos_2_fu_2429_p4;

assign zext_ln170_1_fu_2201_p1 = xreg_q0;

assign zext_ln170_fu_1846_p1 = rs1_fu_1480_p4;

assign zext_ln181_1_fu_2366_p1 = pos_5_fu_2259_p4;

assign zext_ln181_fu_2362_p1 = rs2_reg_2874;

assign zext_ln183_1_fu_2357_p1 = pos_5_fu_2259_p4;

assign zext_ln183_fu_2353_p1 = rs2_reg_2874;

assign zext_ln185_1_fu_2348_p1 = pos_5_fu_2259_p4;

assign zext_ln185_fu_2344_p1 = rs2_reg_2874;

assign zext_ln187_1_fu_2339_p1 = pos_5_fu_2259_p4;

assign zext_ln187_fu_2335_p1 = rs2_reg_2874;

assign zext_ln192_1_fu_2330_p1 = pos_5_fu_2259_p4;

assign zext_ln192_fu_2326_p1 = rs2_reg_2874;

assign zext_ln194_1_fu_2321_p1 = pos_5_fu_2259_p4;

assign zext_ln194_fu_2317_p1 = rs2_reg_2874;

assign zext_ln198_1_fu_2548_p1 = pos_5_reg_3208;

assign zext_ln198_fu_2313_p1 = rs2_reg_2874;

assign zext_ln210_1_fu_2165_p1 = rd_reg_2885;

assign zext_ln210_fu_1831_p1 = rs1_fu_1480_p4;

assign zext_ln213_1_fu_2154_p1 = icmp_ln213_fu_2145_p2;

assign zext_ln213_fu_1826_p1 = rs1_fu_1480_p4;

assign zext_ln214_fu_2150_p1 = rd_reg_2885;

assign zext_ln220_1_fu_2140_p1 = icmp_ln220_fu_2131_p2;

assign zext_ln220_fu_1821_p1 = rs1_fu_1480_p4;

assign zext_ln221_fu_2136_p1 = rd_reg_2885;

assign zext_ln227_1_fu_2127_p1 = rd_reg_2885;

assign zext_ln227_fu_1816_p1 = rs1_fu_1480_p4;

assign zext_ln230_1_fu_2117_p1 = rd_reg_2885;

assign zext_ln230_fu_1811_p1 = rs1_fu_1480_p4;

assign zext_ln233_1_fu_2107_p1 = rd_reg_2885;

assign zext_ln233_fu_1806_p1 = rs1_fu_1480_p4;

assign zext_ln237_1_fu_2087_p1 = imm_I2_reg_2948;

assign zext_ln237_2_fu_2097_p1 = rd_reg_2885;

assign zext_ln237_fu_1801_p1 = rs1_fu_1480_p4;

assign zext_ln246_1_fu_2183_p1 = imm_I2_reg_2948;

assign zext_ln246_2_fu_2193_p1 = rd_reg_2885;

assign zext_ln246_fu_1841_p1 = rs1_fu_1480_p4;

assign zext_ln249_1_fu_2169_p1 = imm_I2_reg_2948;

assign zext_ln249_2_fu_2179_p1 = rd_reg_2885;

assign zext_ln249_fu_1836_p1 = rs1_fu_1480_p4;

assign zext_ln269_1_fu_1786_p1 = rs2_fu_1490_p4;

assign zext_ln269_2_fu_2072_p1 = rd_reg_2885;

assign zext_ln269_fu_1781_p1 = rs1_fu_1480_p4;

assign zext_ln273_1_fu_1776_p1 = rs2_fu_1490_p4;

assign zext_ln273_2_fu_2061_p1 = rd_reg_2885;

assign zext_ln273_fu_1771_p1 = rs1_fu_1480_p4;

assign zext_ln283_1_fu_1766_p1 = rs2_fu_1490_p4;

assign zext_ln283_2_fu_2039_p1 = trunc_ln283_fu_2035_p1;

assign zext_ln283_3_fu_2050_p1 = rd_reg_2885;

assign zext_ln283_fu_1761_p1 = rs1_fu_1480_p4;

assign zext_ln291_1_fu_1756_p1 = rs2_fu_1490_p4;

assign zext_ln291_2_fu_2030_p1 = grp_fu_1371_p2;

assign zext_ln291_fu_1751_p1 = rs1_fu_1480_p4;

assign zext_ln292_fu_2026_p1 = rd_reg_2885;

assign zext_ln303_1_fu_1746_p1 = rs2_fu_1490_p4;

assign zext_ln303_2_fu_2021_p1 = grp_fu_1365_p2;

assign zext_ln303_fu_1741_p1 = rs1_fu_1480_p4;

assign zext_ln304_fu_2017_p1 = rd_reg_2885;

assign zext_ln315_1_fu_1736_p1 = rs2_fu_1490_p4;

assign zext_ln315_2_fu_2013_p1 = rd_reg_2885;

assign zext_ln315_fu_1731_p1 = rs1_fu_1480_p4;

assign zext_ln324_1_fu_1726_p1 = rs2_fu_1490_p4;

assign zext_ln324_2_fu_1991_p1 = trunc_ln324_fu_1987_p1;

assign zext_ln324_3_fu_2002_p1 = rd_reg_2885;

assign zext_ln324_fu_1721_p1 = rs1_fu_1480_p4;

assign zext_ln327_1_fu_1716_p1 = rs2_fu_1490_p4;

assign zext_ln327_2_fu_1972_p1 = trunc_ln327_fu_1968_p1;

assign zext_ln327_3_fu_1983_p1 = rd_reg_2885;

assign zext_ln327_fu_1711_p1 = rs1_fu_1480_p4;

assign zext_ln337_1_fu_1706_p1 = rs2_fu_1490_p4;

assign zext_ln337_2_fu_1964_p1 = rd_reg_2885;

assign zext_ln337_fu_1701_p1 = rs1_fu_1480_p4;

assign zext_ln33_fu_1441_p1 = lshr_ln_fu_1431_p4;

assign zext_ln345_1_fu_1796_p1 = rs2_fu_1490_p4;

assign zext_ln345_2_fu_2083_p1 = rd_reg_2885;

assign zext_ln345_fu_1791_p1 = rs1_fu_1480_p4;

assign zext_ln54_fu_1948_p1 = rd_fu_1500_p4;

assign zext_ln57_fu_1943_p1 = rd_fu_1500_p4;

assign zext_ln60_fu_1921_p1 = rd_fu_1500_p4;

assign zext_ln65_fu_1916_p1 = rd_fu_1500_p4;

assign zext_ln66_fu_2841_p1 = rs1_reg_2869;

assign zext_ln72_1_fu_1911_p1 = rs2_fu_1490_p4;

assign zext_ln72_fu_1906_p1 = rs1_fu_1480_p4;

assign zext_ln78_1_fu_1901_p1 = rs2_fu_1490_p4;

assign zext_ln78_fu_1896_p1 = rs1_fu_1480_p4;

assign zext_ln84_1_fu_1891_p1 = rs2_fu_1490_p4;

assign zext_ln84_fu_1886_p1 = rs1_fu_1480_p4;

assign zext_ln90_1_fu_1881_p1 = rs2_fu_1490_p4;

assign zext_ln90_fu_1876_p1 = rs1_fu_1480_p4;

assign zext_ln96_1_fu_1871_p1 = rs2_fu_1490_p4;

assign zext_ln96_fu_1866_p1 = rs1_fu_1480_p4;

always @ (posedge ap_clk) begin
    sext_ln42_reg_2921[0] <= 1'b0;
end

endmodule //processor
