3. SFG optimization: SFG is composed of nodes repre-
senting PEs and edges representing wires or busses
associated with delay elements or shift registers. SFG
optimization includes cut-set and retiming (Kung,
1988) according to additional design criteria and better
VLSI realization.