[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Mon Nov  7 07:34:17 2022
[*]
[dumpfile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/module_testbenches/cpu_thrashing3/dump.vcd"
[dumpfile_mtime] "Mon Nov  7 07:33:37 2022"
[dumpfile_size] 78328840
[savefile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/module_testbenches/cpu_thrashing3/config.gtkw"
[timestart] 704927
[size] 1777 954
[pos] -1 -1
*-9.000000 706250 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.top0.
[sst_width] 319
[signals_width] 309
[sst_expanded] 1
[sst_vpaned_height] 269
@28
tb.CLK
tb.RSTb
@22
tb.memory_address[15:0]
@800022
tb.memory_in[15:0]
@1001200
-group_end
@22
tb.memory_out[15:0]
@28
tb.memory_ready
tb.memory_valid
tb.memory_wr
tb.top0.mem0.wr_mask[1:0]
tb.top0.mem0.state[1:0]
@22
tb.top0.pip0.state[3:0]
@200
-
@28
tb.interrupt
@820
tb.trace_char[7:0]
@24
tb.trace_dec[15:0]
@200
-
@22
tb.top0.cache0.address_x[14:0]
tb.top0.cache0.address_xx[14:0]
@28
tb.top0.cache0.mem_rd_req_r
@22
tb.top0.cache0.mem_address_x[4:0]
@28
tb.top0.cache0.will_queue
tb.top0.cache0.cache_miss_prev
@200
-
@22
tb.top0.port_address[15:0]
@28
tb.top0.port_rd
tb.top0.port_wr
@820
tb.top0.port_out[15:0]
@200
-
@22
tb.top0.cache0.data_out[31:0]
@200
-
@28
tb.top0.mem0.data_memory_wr_mask[1:0]
tb.top0.mem0.mem_wr
tb.top0.mem0.wr_mask[1:0]
tb.top0.mem0.data_memory_success
@200
-
@22
tb.top0.pip0.new_pc[15:0]
@28
tb.top0.pip0.load_pc
tb.top0.cache0.cache_miss
@22
tb.top0.pip0.pc[14:0]
tb.top0.pip0.pc_next[14:0]
tb.top0.pip0.pc_prev[14:0]
@200
-
@28
tb.top0.pip0.hazard_1
tb.top0.pip0.hazard_2
tb.top0.pip0.hazard_3
tb.top0.pip0.cache_miss
@200
-
@28
tb.top0.pip0.interrupt_flag_r
@22
tb.top0.cpu_wr0.reg_out[15:0]
@28
tb.top0.cpu_exec0.interrupt_flag_clear
@23
tb.top0.pip0.state[3:0]
@200
-
@28
tb.top0.pip0.load_store_req4
@22
tb.top0.pip0.pipeline_stage0[15:0]
tb.top0.pip0.pipeline_stage1[15:0]
tb.top0.pip0.pipeline_stage2[15:0]
tb.top0.pip0.pipeline_stage3[15:0]
tb.top0.pip0.pipeline_stage4[15:0]
@200
-
@22
tb.top0.pip0.pc_stage0_r[14:0]
tb.top0.pip0.pc_stage1_r[14:0]
tb.top0.pip0.pc_stage2_r[14:0]
tb.top0.pip0.pc_stage3_r[14:0]
tb.top0.pip0.pc_stage4_r[14:0]
tb.top0.pip0.pc_stage4[15:0]
@200
-
@22
tb.top0.cache0.memory_address[14:0]
@28
tb.top0.cache0.RSTb
@200
-
@22
tb.top0.pip0.imm_reg[15:0]
tb.top0.pip0.imm_stage2_r[15:0]
tb.top0.pip0.imm_r[11:0]
@200
-
-
@22
tb.top0.cpu_dec0.regA_sel[3:0]
tb.top0.cpu_dec0.regB_sel[3:0]
@200
-
@22
tb.top0.mem0.data_memory_data_out[15:0]
@28
tb.top0.mem0.data_memory_success
@200
-
@22
tb.top0.alu0.aluOut[15:0]
tb.top0.alu0.A[15:0]
tb.top0.alu0.B[15:0]
tb.top0.alu0.lslOp[15:0]
tb.top0.alu0.aluOp[4:0]
@200
-
@22
tb.top0.reg0.\regFileA[0][15:0]
tb.top0.reg0.\regFileA[1][15:0]
tb.top0.reg0.\regFileA[2][15:0]
tb.top0.reg0.\regFileA[3][15:0]
tb.top0.reg0.\regFileA[4][15:0]
tb.top0.reg0.\regFileA[5][15:0]
tb.top0.reg0.\regFileA[6][15:0]
tb.top0.reg0.\regFileA[7][15:0]
tb.top0.reg0.\regFileA[8][15:0]
tb.top0.reg0.\regFileA[9][15:0]
tb.top0.reg0.\regFileA[10][15:0]
tb.top0.reg0.\regFileA[11][15:0]
tb.top0.reg0.\regFileA[12][15:0]
tb.top0.reg0.\regFileA[13][15:0]
tb.top0.reg0.\regFileA[14][15:0]
tb.top0.reg0.\regFileA[15][15:0]
@200
-
@28
tb.top0.pip0.interrupt
@22
tb.top0.pip0.irq[3:0]
@200
-
[pattern_trace] 1
[pattern_trace] 0
