/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:02:53 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_dvp_ht.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:15p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_DVP_HT_H__
#define BCHP_DVP_HT_H__

/***************************************************************************
 *DVP_HT - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HT_CORE_REV                     0x001a0000 /* Digital Video Port Core Revision Number */
#define BCHP_DVP_HT_RESET_CONTROL                0x001a0004 /* Software Resets for Digital Video Port Core */
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION 0x001a0008 /* Top level test port configuration */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0 0x001a000c /* HDMI TX 0 Input CRC Checker Configuration 0 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_1 0x001a0010 /* HDMI TX 0 Input CRC Checker Configuration 1 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL 0x001a0014 /* HDMI TX 0 Input CRC Checker Control */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_0 0x001a0018 /* HDMI TX 0 Input CRC Checker Status 0 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_1 0x001a001c /* HDMI TX 0 Input CRC Checker Status 1 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0 0x001a0020 /* HDMI TX 0 Channel CRC Checker Configuration 0 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_1 0x001a0024 /* HDMI TX 0 Channel CRC Checker Configuration 1 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL 0x001a0028 /* HDMI TX 0 Channel CRC Checker Control */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_0 0x001a002c /* HDMI TX 0 Channel CRC Checker Status 0 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_1 0x001a0030 /* HDMI TX 0 Channel CRC Checker Status 1 */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_0 0x001a0034 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_1 0x001a0038 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_2 0x001a003c /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3 0x001a0040 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_4 0x001a0044 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_5 0x001a0048 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6 0x001a004c /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_7 0x001a0050 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8 0x001a0054 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_9 0x001a0058 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10 0x001a005c /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11 0x001a0060 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12 0x001a0064 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13 0x001a0068 /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_14 0x001a006c /* Test Data Generator for HDMI_TX */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG1          0x001a0070 /* Configuration Register 1 For CEC EnergyStar Control */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2          0x001a0074 /* Configuration Register 2 For CEC EnergyStar Control */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL         0x001a0078 /* CEC EnergyStar Control Register */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS        0x001a007c /* CEC EnergyStar Status Register */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0        0x001a0080 /* Spare Bits For ECO's */

/***************************************************************************
 *CORE_REV - Digital Video Port Core Revision Number
 ***************************************************************************/
/* DVP_HT :: CORE_REV :: reserved0 [31:24] */
#define BCHP_DVP_HT_CORE_REV_reserved0_MASK                        0xff000000
#define BCHP_DVP_HT_CORE_REV_reserved0_SHIFT                       24

/* DVP_HT :: CORE_REV :: SOFTWARE_REV_NUMBER [23:16] */
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_MASK              0x00ff0000
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_SHIFT             16

/* DVP_HT :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_DVP_HT_CORE_REV_MAJOR_REV_NUMBER_MASK                 0x0000ff00
#define BCHP_DVP_HT_CORE_REV_MAJOR_REV_NUMBER_SHIFT                8

/* DVP_HT :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_DVP_HT_CORE_REV_MINOR_REV_NUMBER_MASK                 0x000000ff
#define BCHP_DVP_HT_CORE_REV_MINOR_REV_NUMBER_SHIFT                0

/***************************************************************************
 *RESET_CONTROL - Software Resets for Digital Video Port Core
 ***************************************************************************/
/* DVP_HT :: RESET_CONTROL :: reserved0 [31:05] */
#define BCHP_DVP_HT_RESET_CONTROL_reserved0_MASK                   0xffffffe0
#define BCHP_DVP_HT_RESET_CONTROL_reserved0_SHIFT                  5

/* DVP_HT :: RESET_CONTROL :: HDMI_TX_0_RESET [04:04] */
#define BCHP_DVP_HT_RESET_CONTROL_HDMI_TX_0_RESET_MASK             0x00000010
#define BCHP_DVP_HT_RESET_CONTROL_HDMI_TX_0_RESET_SHIFT            4

/* DVP_HT :: RESET_CONTROL :: CEC_ENERGYSTAR_RESET [03:03] */
#define BCHP_DVP_HT_RESET_CONTROL_CEC_ENERGYSTAR_RESET_MASK        0x00000008
#define BCHP_DVP_HT_RESET_CONTROL_CEC_ENERGYSTAR_RESET_SHIFT       3

/* DVP_HT :: RESET_CONTROL :: TEST_VIDEO_GENERATOR_RESET [02:02] */
#define BCHP_DVP_HT_RESET_CONTROL_TEST_VIDEO_GENERATOR_RESET_MASK  0x00000004
#define BCHP_DVP_HT_RESET_CONTROL_TEST_VIDEO_GENERATOR_RESET_SHIFT 2

/* DVP_HT :: RESET_CONTROL :: DVP_RESET [01:01] */
#define BCHP_DVP_HT_RESET_CONTROL_DVP_RESET_MASK                   0x00000002
#define BCHP_DVP_HT_RESET_CONTROL_DVP_RESET_SHIFT                  1

/* DVP_HT :: RESET_CONTROL :: DVP_TOP_RESET [00:00] */
#define BCHP_DVP_HT_RESET_CONTROL_DVP_TOP_RESET_MASK               0x00000001
#define BCHP_DVP_HT_RESET_CONTROL_DVP_TOP_RESET_SHIFT              0

/***************************************************************************
 *DVP_HT_TEST_PORT_CONFIGURATION - Top level test port configuration
 ***************************************************************************/
/* DVP_HT :: DVP_HT_TEST_PORT_CONFIGURATION :: reserved0 [31:04] */
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_reserved0_MASK  0xfffffff0
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_reserved0_SHIFT 4

/* DVP_HT :: DVP_HT_TEST_PORT_CONFIGURATION :: TP_OUT_MODULE_SELECT [03:00] */
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_TP_OUT_MODULE_SELECT_MASK 0x0000000f
#define BCHP_DVP_HT_DVP_HT_TEST_PORT_CONFIGURATION_TP_OUT_MODULE_SELECT_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0 - HDMI TX 0 Input CRC Checker Configuration 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0 :: reserved0 [31:03] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0_reserved0_MASK 0xfffffff8
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0_reserved0_SHIFT 3

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0 :: OUTPUT_CRC_EXPECTS_INPUT_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_SHIFT 2

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0 :: CRC_RESET_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0_CRC_RESET_MODE_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_0_CRC_RESET_MODE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_1 - HDMI TX 0 Input CRC Checker Configuration 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_IN_DVP_CRC_CHECK_CTL - HDMI TX 0 Input CRC Checker Control
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_reserved0_MASK  0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_reserved0_SHIFT 5

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT 4

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT 3

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_SAVE_CRC_MASK   0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_SAVE_CRC_SHIFT  1

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_ENABLE_CRC_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_CTL_ENABLE_CRC_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_0 - HDMI TX 0 Input CRC Checker Status 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_0_reserved0_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_0_reserved0_SHIFT 16

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_0_CRC_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_1 - HDMI TX 0 Input CRC Checker Status 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_1_reserved0_MASK 0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_1_reserved0_SHIFT 24

/* DVP_HT :: HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_DVP_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0 - HDMI TX 0 Channel CRC Checker Configuration 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0 :: reserved0 [31:03] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0_reserved0_MASK 0xfffffff8
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0_reserved0_SHIFT 3

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0 :: OUTPUT_CRC_EXPECTS_INPUT_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_SHIFT 2

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0 :: CRC_RESET_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0_CRC_RESET_MODE_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_0_CRC_RESET_MODE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_1 - HDMI TX 0 Channel CRC Checker Configuration 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL - HDMI TX 0 Channel CRC Checker Control
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_reserved0_MASK 0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_reserved0_SHIFT 5

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT 4

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT 3

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_SAVE_CRC_MASK  0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_SAVE_CRC_SHIFT 1

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_ENABLE_CRC_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_CTL_ENABLE_CRC_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_0 - HDMI TX 0 Channel CRC Checker Status 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_0_reserved0_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_0_reserved0_SHIFT 16

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_0_CRC_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_1 - HDMI TX 0 Channel CRC Checker Status 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_1_reserved0_MASK 0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_1_reserved0_SHIFT 24

/* DVP_HT :: HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_DVP_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_0 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_0 :: reserved0 [31:31] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_0_reserved0_MASK   0x80000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_0_reserved0_SHIFT  31

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_0 :: DVO_0_NCO_STEP_SIZE [30:02] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_0_DVO_0_NCO_STEP_SIZE_MASK 0x7ffffffc
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_0_DVO_0_NCO_STEP_SIZE_SHIFT 2

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_0 :: DVO_0_TEST_MODE [01:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_0_DVO_0_TEST_MODE_MASK 0x00000003
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_0_DVO_0_TEST_MODE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_1 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_1 :: reserved0 [31:10] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_1_reserved0_MASK   0xfffffc00
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_1_reserved0_SHIFT  10

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_1 :: DVO_0_COLOR_BAR_WIDTH [09:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_1_DVO_0_COLOR_BAR_WIDTH_MASK 0x000003ff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_1_DVO_0_COLOR_BAR_WIDTH_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_2 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_2 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_2_reserved0_MASK   0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_2_reserved0_SHIFT  24

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_2 :: DVO_0_COLOR_BAR_HIGH [23:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_2_DVO_0_COLOR_BAR_HIGH_MASK 0x00fff000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_2_DVO_0_COLOR_BAR_HIGH_SHIFT 12

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_2 :: DVO_0_COLOR_BAR_LOW [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_2_DVO_0_COLOR_BAR_LOW_MASK 0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_2_DVO_0_COLOR_BAR_LOW_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_3 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_reserved0_MASK   0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_reserved0_SHIFT  24

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: DVO_0_COLOR_BAR_7 [23:21] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_7_MASK 0x00e00000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_7_SHIFT 21

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: DVO_0_COLOR_BAR_6 [20:18] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_6_MASK 0x001c0000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_6_SHIFT 18

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: DVO_0_COLOR_BAR_5 [17:15] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_5_MASK 0x00038000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_5_SHIFT 15

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: DVO_0_COLOR_BAR_4 [14:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_4_MASK 0x00007000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_4_SHIFT 12

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: DVO_0_COLOR_BAR_3 [11:09] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_3_MASK 0x00000e00
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_3_SHIFT 9

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: DVO_0_COLOR_BAR_2 [08:06] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_2_MASK 0x000001c0
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_2_SHIFT 6

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: DVO_0_COLOR_BAR_1 [05:03] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_1_MASK 0x00000038
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_1_SHIFT 3

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_3 :: DVO_0_COLOR_BAR_0 [02:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_0_MASK 0x00000007
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_3_DVO_0_COLOR_BAR_0_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_4 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_4 :: DVO_0_GEN_TEST_HBP [31:22] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_4_DVO_0_GEN_TEST_HBP_MASK 0xffc00000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_4_DVO_0_GEN_TEST_HBP_SHIFT 22

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_4 :: DVO_0_GEN_TEST_HSP [21:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_4_DVO_0_GEN_TEST_HSP_MASK 0x003ff000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_4_DVO_0_GEN_TEST_HSP_SHIFT 12

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_4 :: DVO_0_GEN_TEST_HFP [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_4_DVO_0_GEN_TEST_HFP_MASK 0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_4_DVO_0_GEN_TEST_HFP_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_5 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_5 :: reserved0 [31:13] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_5_reserved0_MASK   0xffffe000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_5_reserved0_SHIFT  13

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_5 :: DVO_0_GEN_TEST_HAP [12:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_5_DVO_0_GEN_TEST_HAP_MASK 0x00001fff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_5_DVO_0_GEN_TEST_HAP_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_6 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_6 :: DVO_0_GEN_TEST_HSP_POL [31:31] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_HSP_POL_MASK 0x80000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_HSP_POL_SHIFT 31

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_6 :: DVO_0_GEN_TEST_VSP_POL [30:30] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_VSP_POL_MASK 0x40000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_VSP_POL_SHIFT 30

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_6 :: reserved0 [29:29] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_reserved0_MASK   0x20000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_reserved0_SHIFT  29

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_6 :: DVO_0_GEN_TEST_VBP_1 [28:20] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_VBP_1_MASK 0x1ff00000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_VBP_1_SHIFT 20

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_6 :: reserved1 [19:15] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_reserved1_MASK   0x000f8000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_reserved1_SHIFT  15

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_6 :: DVO_0_GEN_TEST_VSP_1 [14:10] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_VSP_1_MASK 0x00007c00
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_VSP_1_SHIFT 10

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_6 :: reserved2 [09:07] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_reserved2_MASK   0x00000380
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_reserved2_SHIFT  7

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_6 :: DVO_0_GEN_TEST_VFP_1 [06:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_VFP_1_MASK 0x0000007f
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_6_DVO_0_GEN_TEST_VFP_1_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_7 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_7 :: reserved0 [31:26] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_7_reserved0_MASK   0xfc000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_7_reserved0_SHIFT  26

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_7 :: DVO_0_GEN_TEST_VSP_OFFSET_1 [25:13] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_7_DVO_0_GEN_TEST_VSP_OFFSET_1_MASK 0x03ffe000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_7_DVO_0_GEN_TEST_VSP_OFFSET_1_SHIFT 13

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_7 :: DVO_0_GEN_TEST_VAL_1 [12:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_7_DVO_0_GEN_TEST_VAL_1_MASK 0x00001fff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_7_DVO_0_GEN_TEST_VAL_1_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_8 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_8 :: reserved0 [31:29] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_reserved0_MASK   0xe0000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_reserved0_SHIFT  29

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_8 :: DVO_0_GEN_TEST_VBP_2 [28:20] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_DVO_0_GEN_TEST_VBP_2_MASK 0x1ff00000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_DVO_0_GEN_TEST_VBP_2_SHIFT 20

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_8 :: reserved1 [19:15] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_reserved1_MASK   0x000f8000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_reserved1_SHIFT  15

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_8 :: DVO_0_GEN_TEST_VSP_2 [14:10] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_DVO_0_GEN_TEST_VSP_2_MASK 0x00007c00
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_DVO_0_GEN_TEST_VSP_2_SHIFT 10

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_8 :: reserved2 [09:07] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_reserved2_MASK   0x00000380
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_reserved2_SHIFT  7

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_8 :: DVO_0_GEN_TEST_VFP_2 [06:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_DVO_0_GEN_TEST_VFP_2_MASK 0x0000007f
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_8_DVO_0_GEN_TEST_VFP_2_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_9 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_9 :: reserved0 [31:26] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_9_reserved0_MASK   0xfc000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_9_reserved0_SHIFT  26

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_9 :: DVO_0_GEN_TEST_VSP_OFFSET_2 [25:13] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_9_DVO_0_GEN_TEST_VSP_OFFSET_2_MASK 0x03ffe000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_9_DVO_0_GEN_TEST_VSP_OFFSET_2_SHIFT 13

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_9 :: DVO_0_GEN_TEST_VAL_2 [12:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_9_DVO_0_GEN_TEST_VAL_2_MASK 0x00001fff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_9_DVO_0_GEN_TEST_VAL_2_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_10 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_10 :: reserved0 [31:28] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10_reserved0_MASK  0xf0000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10_reserved0_SHIFT 28

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_10 :: DVO_0_FLAT_FIELD_2_RED [27:16] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10_DVO_0_FLAT_FIELD_2_RED_MASK 0x0fff0000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10_DVO_0_FLAT_FIELD_2_RED_SHIFT 16

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_10 :: reserved1 [15:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10_reserved1_MASK  0x0000f000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10_reserved1_SHIFT 12

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_10 :: DVO_0_FLAT_FIELD_1_RED [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10_DVO_0_FLAT_FIELD_1_RED_MASK 0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_10_DVO_0_FLAT_FIELD_1_RED_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_11 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_11 :: reserved0 [31:28] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11_reserved0_MASK  0xf0000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11_reserved0_SHIFT 28

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_11 :: DVO_0_FLAT_FIELD_2_GREEN [27:16] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11_DVO_0_FLAT_FIELD_2_GREEN_MASK 0x0fff0000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11_DVO_0_FLAT_FIELD_2_GREEN_SHIFT 16

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_11 :: reserved1 [15:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11_reserved1_MASK  0x0000f000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11_reserved1_SHIFT 12

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_11 :: DVO_0_FLAT_FIELD_1_GREEN [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11_DVO_0_FLAT_FIELD_1_GREEN_MASK 0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_11_DVO_0_FLAT_FIELD_1_GREEN_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_12 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_12 :: reserved0 [31:28] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12_reserved0_MASK  0xf0000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12_reserved0_SHIFT 28

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_12 :: DVO_0_FLAT_FIELD_2_BLUE [27:16] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12_DVO_0_FLAT_FIELD_2_BLUE_MASK 0x0fff0000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12_DVO_0_FLAT_FIELD_2_BLUE_SHIFT 16

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_12 :: reserved1 [15:12] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12_reserved1_MASK  0x0000f000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12_reserved1_SHIFT 12

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_12 :: DVO_0_FLAT_FIELD_1_BLUE [11:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12_DVO_0_FLAT_FIELD_1_BLUE_MASK 0x00000fff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_12_DVO_0_FLAT_FIELD_1_BLUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_13 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_13 :: DVO_0_GEN_INIT_VAL_MSN [31:28] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13_DVO_0_GEN_INIT_VAL_MSN_MASK 0xf0000000
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13_DVO_0_GEN_INIT_VAL_MSN_SHIFT 28

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_13 :: reserved0 [27:04] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13_reserved0_MASK  0x0ffffff0
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13_reserved0_SHIFT 4

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_13 :: DVO_0_CONSTANT_NON_DE_PIXELS [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13_DVO_0_CONSTANT_NON_DE_PIXELS_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13_DVO_0_CONSTANT_NON_DE_PIXELS_SHIFT 3

/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_13 :: DVO_0_GEN_TEST_MODE [02:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13_DVO_0_GEN_TEST_MODE_MASK 0x00000007
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_13_DVO_0_GEN_TEST_MODE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_TEST_DATA_GEN_CFG_14 - Test Data Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_TEST_DATA_GEN_CFG_14 :: DVO_0_GEN_INIT_VAL [31:00] */
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_14_DVO_0_GEN_INIT_VAL_MASK 0xffffffff
#define BCHP_DVP_HT_HDMI_TX_0_TEST_DATA_GEN_CFG_14_DVO_0_GEN_INIT_VAL_SHIFT 0

/***************************************************************************
 *CEC_ENERGYSTAR_CFG1 - Configuration Register 1 For CEC EnergyStar Control
 ***************************************************************************/
/* DVP_HT :: CEC_ENERGYSTAR_CFG1 :: reserved0 [31:30] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG1_reserved0_MASK             0xc0000000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG1_reserved0_SHIFT            30

/* DVP_HT :: CEC_ENERGYSTAR_CFG1 :: CEC_TIMEOUT_PERIOD [29:20] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PERIOD_MASK    0x3ff00000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PERIOD_SHIFT   20

/* DVP_HT :: CEC_ENERGYSTAR_CFG1 :: CEC_TIMEOUT_PRE_DIV [19:00] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PRE_DIV_MASK   0x000fffff
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PRE_DIV_SHIFT  0

/***************************************************************************
 *CEC_ENERGYSTAR_CFG2 - Configuration Register 2 For CEC EnergyStar Control
 ***************************************************************************/
/* DVP_HT :: CEC_ENERGYSTAR_CFG2 :: reserved0 [31:09] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_reserved0_MASK             0xfffffe00
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_reserved0_SHIFT            9

/* DVP_HT :: CEC_ENERGYSTAR_CFG2 :: HOTPLUG_MASK_IRQ_0 [08:08] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_HOTPLUG_MASK_IRQ_0_MASK    0x00000100
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_HOTPLUG_MASK_IRQ_0_SHIFT   8

/* DVP_HT :: CEC_ENERGYSTAR_CFG2 :: reserved1 [07:05] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_reserved1_MASK             0x000000e0
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_reserved1_SHIFT            5

/* DVP_HT :: CEC_ENERGYSTAR_CFG2 :: CEC_MASK_IRQ_0 [04:04] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_CEC_MASK_IRQ_0_MASK        0x00000010
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_CEC_MASK_IRQ_0_SHIFT       4

/* DVP_HT :: CEC_ENERGYSTAR_CFG2 :: reserved2 [03:01] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_reserved2_MASK             0x0000000e
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_reserved2_SHIFT            1

/* DVP_HT :: CEC_ENERGYSTAR_CFG2 :: CEC_MASK_LOW_IRQ_0 [00:00] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_CEC_MASK_LOW_IRQ_0_MASK    0x00000001
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CFG2_CEC_MASK_LOW_IRQ_0_SHIFT   0

/***************************************************************************
 *CEC_ENERGYSTAR_CNTRL - CEC EnergyStar Control Register
 ***************************************************************************/
/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: reserved0 [31:13] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_reserved0_MASK            0xffffe000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_reserved0_SHIFT           13

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: HOTPLUG_CLR_INTERRUPT_DET [12:12] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_HOTPLUG_CLR_INTERRUPT_DET_MASK 0x00001000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_HOTPLUG_CLR_INTERRUPT_DET_SHIFT 12

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: HOTPLUG_ACTIVITY_CLEAR [11:09] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_HOTPLUG_ACTIVITY_CLEAR_MASK 0x00000e00
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_HOTPLUG_ACTIVITY_CLEAR_SHIFT 9

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: CEC_CLR_LOW_INTERRUPT_DET [08:08] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_CLR_LOW_INTERRUPT_DET_MASK 0x00000100
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_CLR_LOW_INTERRUPT_DET_SHIFT 8

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: CEC_CLR_INTERRUPT_DET [07:07] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_CLR_INTERRUPT_DET_MASK 0x00000080
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_CLR_INTERRUPT_DET_SHIFT 7

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: CEC_ACTIVITY_CLEAR [06:04] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_ACTIVITY_CLEAR_MASK   0x00000070
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_ACTIVITY_CLEAR_SHIFT  4

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: CEC_CLEAR_TIMEOUT_PERIOD [03:03] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_CLEAR_TIMEOUT_PERIOD_MASK 0x00000008
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_CLEAR_TIMEOUT_PERIOD_SHIFT 3

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: CEC_PRELOAD_TIMEOUT_PERIOD [02:02] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_PRELOAD_TIMEOUT_PERIOD_MASK 0x00000004
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_PRELOAD_TIMEOUT_PERIOD_SHIFT 2

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: CEC_ALLOW_CLOCK [01:01] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_ALLOW_CLOCK_MASK      0x00000002
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_ALLOW_CLOCK_SHIFT     1

/* DVP_HT :: CEC_ENERGYSTAR_CNTRL :: CEC_ENABLE_CLOCK [00:00] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_ENABLE_CLOCK_MASK     0x00000001
#define BCHP_DVP_HT_CEC_ENERGYSTAR_CNTRL_CEC_ENABLE_CLOCK_SHIFT    0

/***************************************************************************
 *CEC_ENERGYSTAR_STATUS - CEC EnergyStar Status Register
 ***************************************************************************/
/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: reserved0 [31:25] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved0_MASK           0xfe000000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved0_SHIFT          25

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: AUTO_CLOCK_ENABLE [24:24] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_AUTO_CLOCK_ENABLE_MASK   0x01000000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_AUTO_CLOCK_ENABLE_SHIFT  24

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: reserved1 [23:21] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved1_MASK           0x00e00000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved1_SHIFT          21

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: HOTPLUG_0_TRANSITION_DET [20:20] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_HOTPLUG_0_TRANSITION_DET_MASK 0x00100000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_HOTPLUG_0_TRANSITION_DET_SHIFT 20

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: reserved2 [19:17] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved2_MASK           0x000e0000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved2_SHIFT          17

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: HOTPLUG_0_INTR_DET [16:16] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_HOTPLUG_0_INTR_DET_MASK  0x00010000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_HOTPLUG_0_INTR_DET_SHIFT 16

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: reserved3 [15:13] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved3_MASK           0x0000e000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved3_SHIFT          13

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: CEC_0_INPUT_VALUE [12:12] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_CEC_0_INPUT_VALUE_MASK   0x00001000
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_CEC_0_INPUT_VALUE_SHIFT  12

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: reserved4 [11:09] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved4_MASK           0x00000e00
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved4_SHIFT          9

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: CEC_0_TRANSITION_DET [08:08] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_CEC_0_TRANSITION_DET_MASK 0x00000100
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_CEC_0_TRANSITION_DET_SHIFT 8

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: reserved5 [07:05] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved5_MASK           0x000000e0
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved5_SHIFT          5

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: CEC_0_INTR_DET [04:04] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_CEC_0_INTR_DET_MASK      0x00000010
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_CEC_0_INTR_DET_SHIFT     4

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: reserved6 [03:01] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved6_MASK           0x0000000e
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_reserved6_SHIFT          1

/* DVP_HT :: CEC_ENERGYSTAR_STATUS :: CEC_0_LOW_INTR_DET [00:00] */
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_CEC_0_LOW_INTR_DET_MASK  0x00000001
#define BCHP_DVP_HT_CEC_ENERGYSTAR_STATUS_CEC_0_LOW_INTR_DET_SHIFT 0

/***************************************************************************
 *SPARE_REGISTER_BITS_0 - Spare Bits For ECO's
 ***************************************************************************/
/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_31 [31:31] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_MASK        0x80000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_SHIFT       31

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_30 [30:30] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_MASK        0x40000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_SHIFT       30

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_29 [29:29] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_MASK        0x20000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_SHIFT       29

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_28 [28:28] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_MASK        0x10000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_SHIFT       28

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_27 [27:27] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_MASK        0x08000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_SHIFT       27

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_26 [26:26] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_MASK        0x04000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_SHIFT       26

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_25 [25:25] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_MASK        0x02000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_SHIFT       25

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_24 [24:24] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_MASK        0x01000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_SHIFT       24

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_23 [23:23] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_MASK        0x00800000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_SHIFT       23

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_22 [22:22] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_MASK        0x00400000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_SHIFT       22

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_21 [21:21] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_MASK        0x00200000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_SHIFT       21

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_20 [20:20] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_MASK        0x00100000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_SHIFT       20

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_19 [19:19] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_MASK        0x00080000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_SHIFT       19

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_18 [18:18] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_MASK        0x00040000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_SHIFT       18

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_17 [17:17] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_MASK        0x00020000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_SHIFT       17

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_16 [16:16] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_MASK        0x00010000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_SHIFT       16

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_15 [15:15] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_MASK        0x00008000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_SHIFT       15

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_14 [14:14] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_MASK        0x00004000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_SHIFT       14

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_13 [13:13] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_MASK        0x00002000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_SHIFT       13

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_12 [12:12] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_MASK        0x00001000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_SHIFT       12

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_11 [11:11] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_MASK        0x00000800
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_SHIFT       11

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_10 [10:10] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_MASK        0x00000400
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_SHIFT       10

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_9 [09:09] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_MASK         0x00000200
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_SHIFT        9

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_8 [08:08] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_MASK         0x00000100
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_SHIFT        8

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_7 [07:07] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_MASK         0x00000080
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_SHIFT        7

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_6 [06:06] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_MASK         0x00000040
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_SHIFT        6

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_5 [05:05] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_MASK         0x00000020
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_SHIFT        5

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_4 [04:04] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_MASK         0x00000010
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_SHIFT        4

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_3 [03:03] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_MASK         0x00000008
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_SHIFT        3

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_2 [02:02] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_MASK         0x00000004
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_SHIFT        2

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_1 [01:01] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_MASK         0x00000002
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_SHIFT        1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_0 [00:00] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_MASK         0x00000001
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_SHIFT        0

#endif /* #ifndef BCHP_DVP_HT_H__ */

/* End of File */
