command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4261619	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_prepare_eflags_c_0.c								
ANR	4261620	Function	gen_prepare_eflags_c	1:0:0:3319							
ANR	4261621	FunctionDef	"gen_prepare_eflags_c (DisasContext * s , TCGv reg)"		4261620	0					
ANR	4261622	CompoundStatement		3:0:66:3319	4261620	0					
ANR	4261623	IdentifierDeclStatement	"TCGv t0 , t1 ;"	5:4:73:84	4261620	0	True				
ANR	4261624	IdentifierDecl	t0		4261620	0					
ANR	4261625	IdentifierDeclType	TCGv		4261620	0					
ANR	4261626	Identifier	t0		4261620	1					
ANR	4261627	IdentifierDecl	t1		4261620	1					
ANR	4261628	IdentifierDeclType	TCGv		4261620	0					
ANR	4261629	Identifier	t1		4261620	1					
ANR	4261630	IdentifierDeclStatement	"int size , shift ;"	7:4:91:106	4261620	1	True				
ANR	4261631	IdentifierDecl	size		4261620	0					
ANR	4261632	IdentifierDeclType	int		4261620	0					
ANR	4261633	Identifier	size		4261620	1					
ANR	4261634	IdentifierDecl	shift		4261620	1					
ANR	4261635	IdentifierDeclType	int		4261620	0					
ANR	4261636	Identifier	shift		4261620	1					
ANR	4261637	SwitchStatement	switch ( s -> cc_op )		4261620	2					
ANR	4261638	Condition	s -> cc_op	11:12:123:130	4261620	0	True				
ANR	4261639	PtrMemberAccess	s -> cc_op		4261620	0					
ANR	4261640	Identifier	s		4261620	0					
ANR	4261641	Identifier	cc_op		4261620	1					
ANR	4261642	CompoundStatement		9:22:66:66	4261620	1					
ANR	4261643	Statement	case	13:4:140:143	4261620	0	True				
ANR	4261644	Statement	CC_OP_SUBB	13:9:145:154	4261620	1	True				
ANR	4261645	Statement	...	13:20:156:158	4261620	2	True				
ANR	4261646	Label	CC_OP_SUBQ :	13:24:160:170	4261620	3	True				
ANR	4261647	Identifier	CC_OP_SUBQ		4261620	0					
ANR	4261648	ExpressionStatement	size = s -> cc_op - CC_OP_SUBB	17:8:245:273	4261620	4	True				
ANR	4261649	AssignmentExpression	size = s -> cc_op - CC_OP_SUBB		4261620	0		=			
ANR	4261650	Identifier	size		4261620	0					
ANR	4261651	AdditiveExpression	s -> cc_op - CC_OP_SUBB		4261620	1		-			
ANR	4261652	PtrMemberAccess	s -> cc_op		4261620	0					
ANR	4261653	Identifier	s		4261620	0					
ANR	4261654	Identifier	cc_op		4261620	1					
ANR	4261655	Identifier	CC_OP_SUBB		4261620	1					
ANR	4261656	ExpressionStatement	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"	19:8:284:334	4261620	5	True				
ANR	4261657	AssignmentExpression	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4261620	0		=			
ANR	4261658	Identifier	t1		4261620	0					
ANR	4261659	CallExpression	"gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4261620	1					
ANR	4261660	Callee	gen_ext_tl		4261620	0					
ANR	4261661	Identifier	gen_ext_tl		4261620	0					
ANR	4261662	ArgumentList	cpu_tmp0		4261620	1					
ANR	4261663	Argument	cpu_tmp0		4261620	0					
ANR	4261664	Identifier	cpu_tmp0		4261620	0					
ANR	4261665	Argument	cpu_cc_src		4261620	1					
ANR	4261666	Identifier	cpu_cc_src		4261620	0					
ANR	4261667	Argument	size		4261620	2					
ANR	4261668	Identifier	size		4261620	0					
ANR	4261669	Argument	false		4261620	3					
ANR	4261670	Identifier	false		4261620	0					
ANR	4261671	ExpressionStatement	"t0 = TCGV_EQUAL ( t1 , cpu_cc_src ) ? cpu_tmp0 : reg"	23:8:422:470	4261620	6	True				
ANR	4261672	AssignmentExpression	"t0 = TCGV_EQUAL ( t1 , cpu_cc_src ) ? cpu_tmp0 : reg"		4261620	0		=			
ANR	4261673	Identifier	t0		4261620	0					
ANR	4261674	ConditionalExpression	"TCGV_EQUAL ( t1 , cpu_cc_src ) ? cpu_tmp0 : reg"		4261620	1					
ANR	4261675	Condition	"TCGV_EQUAL ( t1 , cpu_cc_src )"		4261620	0					
ANR	4261676	CallExpression	"TCGV_EQUAL ( t1 , cpu_cc_src )"		4261620	0					
ANR	4261677	Callee	TCGV_EQUAL		4261620	0					
ANR	4261678	Identifier	TCGV_EQUAL		4261620	0					
ANR	4261679	ArgumentList	t1		4261620	1					
ANR	4261680	Argument	t1		4261620	0					
ANR	4261681	Identifier	t1		4261620	0					
ANR	4261682	Argument	cpu_cc_src		4261620	1					
ANR	4261683	Identifier	cpu_cc_src		4261620	0					
ANR	4261684	Identifier	cpu_tmp0		4261620	1					
ANR	4261685	Identifier	reg		4261620	2					
ANR	4261686	ExpressionStatement	"tcg_gen_add_tl ( t0 , cpu_cc_dst , cpu_cc_src )"	25:8:481:523	4261620	7	True				
ANR	4261687	CallExpression	"tcg_gen_add_tl ( t0 , cpu_cc_dst , cpu_cc_src )"		4261620	0					
ANR	4261688	Callee	tcg_gen_add_tl		4261620	0					
ANR	4261689	Identifier	tcg_gen_add_tl		4261620	0					
ANR	4261690	ArgumentList	t0		4261620	1					
ANR	4261691	Argument	t0		4261620	0					
ANR	4261692	Identifier	t0		4261620	0					
ANR	4261693	Argument	cpu_cc_dst		4261620	1					
ANR	4261694	Identifier	cpu_cc_dst		4261620	0					
ANR	4261695	Argument	cpu_cc_src		4261620	2					
ANR	4261696	Identifier	cpu_cc_src		4261620	0					
ANR	4261697	ExpressionStatement	"gen_extu ( size , t0 )"	27:8:534:552	4261620	8	True				
ANR	4261698	CallExpression	"gen_extu ( size , t0 )"		4261620	0					
ANR	4261699	Callee	gen_extu		4261620	0					
ANR	4261700	Identifier	gen_extu		4261620	0					
ANR	4261701	ArgumentList	size		4261620	1					
ANR	4261702	Argument	size		4261620	0					
ANR	4261703	Identifier	size		4261620	0					
ANR	4261704	Argument	t0		4261620	1					
ANR	4261705	Identifier	t0		4261620	0					
ANR	4261706	GotoStatement	goto add_sub ;	29:8:563:575	4261620	9	True				
ANR	4261707	Identifier	add_sub		4261620	0					
ANR	4261708	Statement	case	33:4:584:587	4261620	10	True				
ANR	4261709	Statement	CC_OP_ADDB	33:9:589:598	4261620	11	True				
ANR	4261710	Statement	...	33:20:600:602	4261620	12	True				
ANR	4261711	Label	CC_OP_ADDQ :	33:24:604:614	4261620	13	True				
ANR	4261712	Identifier	CC_OP_ADDQ		4261620	0					
ANR	4261713	ExpressionStatement	size = s -> cc_op - CC_OP_ADDB	37:8:678:706	4261620	14	True				
ANR	4261714	AssignmentExpression	size = s -> cc_op - CC_OP_ADDB		4261620	0		=			
ANR	4261715	Identifier	size		4261620	0					
ANR	4261716	AdditiveExpression	s -> cc_op - CC_OP_ADDB		4261620	1		-			
ANR	4261717	PtrMemberAccess	s -> cc_op		4261620	0					
ANR	4261718	Identifier	s		4261620	0					
ANR	4261719	Identifier	cc_op		4261620	1					
ANR	4261720	Identifier	CC_OP_ADDB		4261620	1					
ANR	4261721	ExpressionStatement	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"	39:8:717:767	4261620	15	True				
ANR	4261722	AssignmentExpression	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4261620	0		=			
ANR	4261723	Identifier	t1		4261620	0					
ANR	4261724	CallExpression	"gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4261620	1					
ANR	4261725	Callee	gen_ext_tl		4261620	0					
ANR	4261726	Identifier	gen_ext_tl		4261620	0					
ANR	4261727	ArgumentList	cpu_tmp0		4261620	1					
ANR	4261728	Argument	cpu_tmp0		4261620	0					
ANR	4261729	Identifier	cpu_tmp0		4261620	0					
ANR	4261730	Argument	cpu_cc_src		4261620	1					
ANR	4261731	Identifier	cpu_cc_src		4261620	0					
ANR	4261732	Argument	size		4261620	2					
ANR	4261733	Identifier	size		4261620	0					
ANR	4261734	Argument	false		4261620	3					
ANR	4261735	Identifier	false		4261620	0					
ANR	4261736	ExpressionStatement	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"	41:8:778:823	4261620	16	True				
ANR	4261737	AssignmentExpression	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4261620	0		=			
ANR	4261738	Identifier	t0		4261620	0					
ANR	4261739	CallExpression	"gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4261620	1					
ANR	4261740	Callee	gen_ext_tl		4261620	0					
ANR	4261741	Identifier	gen_ext_tl		4261620	0					
ANR	4261742	ArgumentList	reg		4261620	1					
ANR	4261743	Argument	reg		4261620	0					
ANR	4261744	Identifier	reg		4261620	0					
ANR	4261745	Argument	cpu_cc_dst		4261620	1					
ANR	4261746	Identifier	cpu_cc_dst		4261620	0					
ANR	4261747	Argument	size		4261620	2					
ANR	4261748	Identifier	size		4261620	0					
ANR	4261749	Argument	false		4261620	3					
ANR	4261750	Identifier	false		4261620	0					
ANR	4261751	Label	add_sub :	43:4:830:837	4261620	17	True				
ANR	4261752	Identifier	add_sub		4261620	0					
ANR	4261753	Statement	return	45:8:848:853	4261620	18	True				
ANR	4261754	Statement	(	45:15:855:855	4261620	19	True				
ANR	4261755	Statement	CCPrepare	45:16:856:864	4261620	20	True				
ANR	4261756	Statement	)	45:25:865:865	4261620	21	True				
ANR	4261757	CompoundStatement		43:27:800:800	4261620	22					
ANR	4261758	Statement	.	45:29:869:869	4261620	0	True				
ANR	4261759	Statement	cond	45:30:870:873	4261620	1	True				
ANR	4261760	Statement	=	45:35:875:875	4261620	2	True				
ANR	4261761	Statement	TCG_COND_LTU	45:37:877:888	4261620	3	True				
ANR	4261762	Statement	","	45:49:889:889	4261620	4	True				
ANR	4261763	Statement	.	45:51:891:891	4261620	5	True				
ANR	4261764	Statement	reg	45:52:892:894	4261620	6	True				
ANR	4261765	Statement	=	45:56:896:896	4261620	7	True				
ANR	4261766	Statement	t0	45:58:898:899	4261620	8	True				
ANR	4261767	Statement	","	45:60:900:900	4261620	9	True				
ANR	4261768	Statement	.	47:29:932:932	4261620	10	True				
ANR	4261769	Statement	reg2	47:30:933:936	4261620	11	True				
ANR	4261770	Statement	=	47:35:938:938	4261620	12	True				
ANR	4261771	Statement	t1	47:37:940:941	4261620	13	True				
ANR	4261772	Statement	","	47:39:942:942	4261620	14	True				
ANR	4261773	Statement	.	47:41:944:944	4261620	15	True				
ANR	4261774	Statement	mask	47:42:945:948	4261620	16	True				
ANR	4261775	Statement	=	47:47:950:950	4261620	17	True				
ANR	4261776	Statement	-	47:49:952:952	4261620	18	True				
ANR	4261777	Statement	1	47:50:953:953	4261620	19	True				
ANR	4261778	Statement	","	47:51:954:954	4261620	20	True				
ANR	4261779	Statement	.	47:53:956:956	4261620	21	True				
ANR	4261780	Statement	use_reg2	47:54:957:964	4261620	22	True				
ANR	4261781	Statement	=	47:63:966:966	4261620	23	True				
ANR	4261782	Statement	true	47:65:968:971	4261620	24	True				
ANR	4261783	ExpressionStatement		47:71:974:974	4261620	23	True				
ANR	4261784	Statement	case	51:4:983:986	4261620	24	True				
ANR	4261785	Statement	CC_OP_SBBB	51:9:988:997	4261620	25	True				
ANR	4261786	Statement	...	51:20:999:1001	4261620	26	True				
ANR	4261787	Label	CC_OP_SBBQ :	51:24:1003:1013	4261620	27	True				
ANR	4261788	Identifier	CC_OP_SBBQ		4261620	0					
ANR	4261789	ExpressionStatement	size = s -> cc_op - CC_OP_SBBB	55:8:1093:1121	4261620	28	True				
ANR	4261790	AssignmentExpression	size = s -> cc_op - CC_OP_SBBB		4261620	0		=			
ANR	4261791	Identifier	size		4261620	0					
ANR	4261792	AdditiveExpression	s -> cc_op - CC_OP_SBBB		4261620	1		-			
ANR	4261793	PtrMemberAccess	s -> cc_op		4261620	0					
ANR	4261794	Identifier	s		4261620	0					
ANR	4261795	Identifier	cc_op		4261620	1					
ANR	4261796	Identifier	CC_OP_SBBB		4261620	1					
ANR	4261797	ExpressionStatement	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"	57:8:1132:1182	4261620	29	True				
ANR	4261798	AssignmentExpression	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4261620	0		=			
ANR	4261799	Identifier	t1		4261620	0					
ANR	4261800	CallExpression	"gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4261620	1					
ANR	4261801	Callee	gen_ext_tl		4261620	0					
ANR	4261802	Identifier	gen_ext_tl		4261620	0					
ANR	4261803	ArgumentList	cpu_tmp0		4261620	1					
ANR	4261804	Argument	cpu_tmp0		4261620	0					
ANR	4261805	Identifier	cpu_tmp0		4261620	0					
ANR	4261806	Argument	cpu_cc_src		4261620	1					
ANR	4261807	Identifier	cpu_cc_src		4261620	0					
ANR	4261808	Argument	size		4261620	2					
ANR	4261809	Identifier	size		4261620	0					
ANR	4261810	Argument	false		4261620	3					
ANR	4261811	Identifier	false		4261620	0					
ANR	4261812	IfStatement	"if ( TCGV_EQUAL ( t1 , reg ) && TCGV_EQUAL ( reg , cpu_cc_src ) )"		4261620	30					
ANR	4261813	Condition	"TCGV_EQUAL ( t1 , reg ) && TCGV_EQUAL ( reg , cpu_cc_src )"	59:12:1197:1246	4261620	0	True				
ANR	4261814	AndExpression	"TCGV_EQUAL ( t1 , reg ) && TCGV_EQUAL ( reg , cpu_cc_src )"		4261620	0		&&			
ANR	4261815	CallExpression	"TCGV_EQUAL ( t1 , reg )"		4261620	0					
ANR	4261816	Callee	TCGV_EQUAL		4261620	0					
ANR	4261817	Identifier	TCGV_EQUAL		4261620	0					
ANR	4261818	ArgumentList	t1		4261620	1					
ANR	4261819	Argument	t1		4261620	0					
ANR	4261820	Identifier	t1		4261620	0					
ANR	4261821	Argument	reg		4261620	1					
ANR	4261822	Identifier	reg		4261620	0					
ANR	4261823	CallExpression	"TCGV_EQUAL ( reg , cpu_cc_src )"		4261620	1					
ANR	4261824	Callee	TCGV_EQUAL		4261620	0					
ANR	4261825	Identifier	TCGV_EQUAL		4261620	0					
ANR	4261826	ArgumentList	reg		4261620	1					
ANR	4261827	Argument	reg		4261620	0					
ANR	4261828	Identifier	reg		4261620	0					
ANR	4261829	Argument	cpu_cc_src		4261620	1					
ANR	4261830	Identifier	cpu_cc_src		4261620	0					
ANR	4261831	CompoundStatement		57:64:1182:1182	4261620	1					
ANR	4261832	ExpressionStatement	"tcg_gen_mov_tl ( cpu_tmp0 , cpu_cc_src )"	61:12:1264:1300	4261620	0	True				
ANR	4261833	CallExpression	"tcg_gen_mov_tl ( cpu_tmp0 , cpu_cc_src )"		4261620	0					
ANR	4261834	Callee	tcg_gen_mov_tl		4261620	0					
ANR	4261835	Identifier	tcg_gen_mov_tl		4261620	0					
ANR	4261836	ArgumentList	cpu_tmp0		4261620	1					
ANR	4261837	Argument	cpu_tmp0		4261620	0					
ANR	4261838	Identifier	cpu_tmp0		4261620	0					
ANR	4261839	Argument	cpu_cc_src		4261620	1					
ANR	4261840	Identifier	cpu_cc_src		4261620	0					
ANR	4261841	ExpressionStatement	t1 = cpu_tmp0	63:12:1315:1328	4261620	1	True				
ANR	4261842	AssignmentExpression	t1 = cpu_tmp0		4261620	0		=			
ANR	4261843	Identifier	t1		4261620	0					
ANR	4261844	Identifier	cpu_tmp0		4261620	1					
ANR	4261845	ExpressionStatement	"tcg_gen_add_tl ( reg , cpu_cc_dst , cpu_cc_src )"	69:8:1352:1395	4261620	31	True				
ANR	4261846	CallExpression	"tcg_gen_add_tl ( reg , cpu_cc_dst , cpu_cc_src )"		4261620	0					
ANR	4261847	Callee	tcg_gen_add_tl		4261620	0					
ANR	4261848	Identifier	tcg_gen_add_tl		4261620	0					
ANR	4261849	ArgumentList	reg		4261620	1					
ANR	4261850	Argument	reg		4261620	0					
ANR	4261851	Identifier	reg		4261620	0					
ANR	4261852	Argument	cpu_cc_dst		4261620	1					
ANR	4261853	Identifier	cpu_cc_dst		4261620	0					
ANR	4261854	Argument	cpu_cc_src		4261620	2					
ANR	4261855	Identifier	cpu_cc_src		4261620	0					
ANR	4261856	ExpressionStatement	"tcg_gen_addi_tl ( reg , reg , 1 )"	71:8:1406:1434	4261620	32	True				
ANR	4261857	CallExpression	"tcg_gen_addi_tl ( reg , reg , 1 )"		4261620	0					
ANR	4261858	Callee	tcg_gen_addi_tl		4261620	0					
ANR	4261859	Identifier	tcg_gen_addi_tl		4261620	0					
ANR	4261860	ArgumentList	reg		4261620	1					
ANR	4261861	Argument	reg		4261620	0					
ANR	4261862	Identifier	reg		4261620	0					
ANR	4261863	Argument	reg		4261620	1					
ANR	4261864	Identifier	reg		4261620	0					
ANR	4261865	Argument	1		4261620	2					
ANR	4261866	PrimaryExpression	1		4261620	0					
ANR	4261867	ExpressionStatement	"gen_extu ( size , reg )"	73:8:1445:1464	4261620	33	True				
ANR	4261868	CallExpression	"gen_extu ( size , reg )"		4261620	0					
ANR	4261869	Callee	gen_extu		4261620	0					
ANR	4261870	Identifier	gen_extu		4261620	0					
ANR	4261871	ArgumentList	size		4261620	1					
ANR	4261872	Argument	size		4261620	0					
ANR	4261873	Identifier	size		4261620	0					
ANR	4261874	Argument	reg		4261620	1					
ANR	4261875	Identifier	reg		4261620	0					
ANR	4261876	ExpressionStatement	t0 = reg	75:8:1475:1483	4261620	34	True				
ANR	4261877	AssignmentExpression	t0 = reg		4261620	0		=			
ANR	4261878	Identifier	t0		4261620	0					
ANR	4261879	Identifier	reg		4261620	1					
ANR	4261880	GotoStatement	goto adc_sbb ;	77:8:1494:1506	4261620	35	True				
ANR	4261881	Identifier	adc_sbb		4261620	0					
ANR	4261882	Statement	case	81:4:1515:1518	4261620	36	True				
ANR	4261883	Statement	CC_OP_ADCB	81:9:1520:1529	4261620	37	True				
ANR	4261884	Statement	...	81:20:1531:1533	4261620	38	True				
ANR	4261885	Label	CC_OP_ADCQ :	81:24:1535:1545	4261620	39	True				
ANR	4261886	Identifier	CC_OP_ADCQ		4261620	0					
ANR	4261887	ExpressionStatement	size = s -> cc_op - CC_OP_ADCB	85:8:1610:1638	4261620	40	True				
ANR	4261888	AssignmentExpression	size = s -> cc_op - CC_OP_ADCB		4261620	0		=			
ANR	4261889	Identifier	size		4261620	0					
ANR	4261890	AdditiveExpression	s -> cc_op - CC_OP_ADCB		4261620	1		-			
ANR	4261891	PtrMemberAccess	s -> cc_op		4261620	0					
ANR	4261892	Identifier	s		4261620	0					
ANR	4261893	Identifier	cc_op		4261620	1					
ANR	4261894	Identifier	CC_OP_ADCB		4261620	1					
ANR	4261895	ExpressionStatement	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"	87:8:1649:1699	4261620	41	True				
ANR	4261896	AssignmentExpression	"t1 = gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4261620	0		=			
ANR	4261897	Identifier	t1		4261620	0					
ANR	4261898	CallExpression	"gen_ext_tl ( cpu_tmp0 , cpu_cc_src , size , false )"		4261620	1					
ANR	4261899	Callee	gen_ext_tl		4261620	0					
ANR	4261900	Identifier	gen_ext_tl		4261620	0					
ANR	4261901	ArgumentList	cpu_tmp0		4261620	1					
ANR	4261902	Argument	cpu_tmp0		4261620	0					
ANR	4261903	Identifier	cpu_tmp0		4261620	0					
ANR	4261904	Argument	cpu_cc_src		4261620	1					
ANR	4261905	Identifier	cpu_cc_src		4261620	0					
ANR	4261906	Argument	size		4261620	2					
ANR	4261907	Identifier	size		4261620	0					
ANR	4261908	Argument	false		4261620	3					
ANR	4261909	Identifier	false		4261620	0					
ANR	4261910	ExpressionStatement	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"	89:8:1710:1755	4261620	42	True				
ANR	4261911	AssignmentExpression	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4261620	0		=			
ANR	4261912	Identifier	t0		4261620	0					
ANR	4261913	CallExpression	"gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4261620	1					
ANR	4261914	Callee	gen_ext_tl		4261620	0					
ANR	4261915	Identifier	gen_ext_tl		4261620	0					
ANR	4261916	ArgumentList	reg		4261620	1					
ANR	4261917	Argument	reg		4261620	0					
ANR	4261918	Identifier	reg		4261620	0					
ANR	4261919	Argument	cpu_cc_dst		4261620	1					
ANR	4261920	Identifier	cpu_cc_dst		4261620	0					
ANR	4261921	Argument	size		4261620	2					
ANR	4261922	Identifier	size		4261620	0					
ANR	4261923	Argument	false		4261620	3					
ANR	4261924	Identifier	false		4261620	0					
ANR	4261925	Label	adc_sbb :	91:4:1762:1769	4261620	43	True				
ANR	4261926	Identifier	adc_sbb		4261620	0					
ANR	4261927	Statement	return	93:8:1780:1785	4261620	44	True				
ANR	4261928	Statement	(	93:15:1787:1787	4261620	45	True				
ANR	4261929	Statement	CCPrepare	93:16:1788:1796	4261620	46	True				
ANR	4261930	Statement	)	93:25:1797:1797	4261620	47	True				
ANR	4261931	CompoundStatement		91:27:1732:1732	4261620	48					
ANR	4261932	Statement	.	93:29:1801:1801	4261620	0	True				
ANR	4261933	Statement	cond	93:30:1802:1805	4261620	1	True				
ANR	4261934	Statement	=	93:35:1807:1807	4261620	2	True				
ANR	4261935	Statement	TCG_COND_LEU	93:37:1809:1820	4261620	3	True				
ANR	4261936	Statement	","	93:49:1821:1821	4261620	4	True				
ANR	4261937	Statement	.	93:51:1823:1823	4261620	5	True				
ANR	4261938	Statement	reg	93:52:1824:1826	4261620	6	True				
ANR	4261939	Statement	=	93:56:1828:1828	4261620	7	True				
ANR	4261940	Statement	t0	93:58:1830:1831	4261620	8	True				
ANR	4261941	Statement	","	93:60:1832:1832	4261620	9	True				
ANR	4261942	Statement	.	95:29:1864:1864	4261620	10	True				
ANR	4261943	Statement	reg2	95:30:1865:1868	4261620	11	True				
ANR	4261944	Statement	=	95:35:1870:1870	4261620	12	True				
ANR	4261945	Statement	t1	95:37:1872:1873	4261620	13	True				
ANR	4261946	Statement	","	95:39:1874:1874	4261620	14	True				
ANR	4261947	Statement	.	95:41:1876:1876	4261620	15	True				
ANR	4261948	Statement	mask	95:42:1877:1880	4261620	16	True				
ANR	4261949	Statement	=	95:47:1882:1882	4261620	17	True				
ANR	4261950	Statement	-	95:49:1884:1884	4261620	18	True				
ANR	4261951	Statement	1	95:50:1885:1885	4261620	19	True				
ANR	4261952	Statement	","	95:51:1886:1886	4261620	20	True				
ANR	4261953	Statement	.	95:53:1888:1888	4261620	21	True				
ANR	4261954	Statement	use_reg2	95:54:1889:1896	4261620	22	True				
ANR	4261955	Statement	=	95:63:1898:1898	4261620	23	True				
ANR	4261956	Statement	true	95:65:1900:1903	4261620	24	True				
ANR	4261957	ExpressionStatement		95:71:1906:1906	4261620	49	True				
ANR	4261958	Statement	case	99:4:1915:1918	4261620	50	True				
ANR	4261959	Statement	CC_OP_LOGICB	99:9:1920:1931	4261620	51	True				
ANR	4261960	Statement	...	99:22:1933:1935	4261620	52	True				
ANR	4261961	Label	CC_OP_LOGICQ :	99:26:1937:1949	4261620	53	True				
ANR	4261962	Identifier	CC_OP_LOGICQ		4261620	0					
ANR	4261963	Statement	return	101:8:1960:1965	4261620	54	True				
ANR	4261964	Statement	(	101:15:1967:1967	4261620	55	True				
ANR	4261965	Statement	CCPrepare	101:16:1968:1976	4261620	56	True				
ANR	4261966	Statement	)	101:25:1977:1977	4261620	57	True				
ANR	4261967	CompoundStatement		99:27:1912:1912	4261620	58					
ANR	4261968	Statement	.	101:29:1981:1981	4261620	0	True				
ANR	4261969	Statement	cond	101:30:1982:1985	4261620	1	True				
ANR	4261970	Statement	=	101:35:1987:1987	4261620	2	True				
ANR	4261971	Statement	TCG_COND_NEVER	101:37:1989:2002	4261620	3	True				
ANR	4261972	Statement	","	101:51:2003:2003	4261620	4	True				
ANR	4261973	Statement	.	101:53:2005:2005	4261620	5	True				
ANR	4261974	Statement	mask	101:54:2006:2009	4261620	6	True				
ANR	4261975	Statement	=	101:59:2011:2011	4261620	7	True				
ANR	4261976	Statement	-	101:61:2013:2013	4261620	8	True				
ANR	4261977	Statement	1	101:62:2014:2014	4261620	9	True				
ANR	4261978	ExpressionStatement		101:65:2017:2017	4261620	59	True				
ANR	4261979	Statement	case	105:4:2026:2029	4261620	60	True				
ANR	4261980	Statement	CC_OP_INCB	105:9:2031:2040	4261620	61	True				
ANR	4261981	Statement	...	105:20:2042:2044	4261620	62	True				
ANR	4261982	Label	CC_OP_INCQ :	105:24:2046:2056	4261620	63	True				
ANR	4261983	Identifier	CC_OP_INCQ		4261620	0					
ANR	4261984	Statement	case	107:4:2063:2066	4261620	64	True				
ANR	4261985	Statement	CC_OP_DECB	107:9:2068:2077	4261620	65	True				
ANR	4261986	Statement	...	107:20:2079:2081	4261620	66	True				
ANR	4261987	Label	CC_OP_DECQ :	107:24:2083:2093	4261620	67	True				
ANR	4261988	Identifier	CC_OP_DECQ		4261620	0					
ANR	4261989	Statement	return	109:8:2104:2109	4261620	68	True				
ANR	4261990	Statement	(	109:15:2111:2111	4261620	69	True				
ANR	4261991	Statement	CCPrepare	109:16:2112:2120	4261620	70	True				
ANR	4261992	Statement	)	109:25:2121:2121	4261620	71	True				
ANR	4261993	CompoundStatement		107:27:2056:2056	4261620	72					
ANR	4261994	Statement	.	109:29:2125:2125	4261620	0	True				
ANR	4261995	Statement	cond	109:30:2126:2129	4261620	1	True				
ANR	4261996	Statement	=	109:35:2131:2131	4261620	2	True				
ANR	4261997	Statement	TCG_COND_NE	109:37:2133:2143	4261620	3	True				
ANR	4261998	Statement	","	109:48:2144:2144	4261620	4	True				
ANR	4261999	Statement	.	109:50:2146:2146	4261620	5	True				
ANR	4262000	Statement	reg	109:51:2147:2149	4261620	6	True				
ANR	4262001	Statement	=	109:55:2151:2151	4261620	7	True				
ANR	4262002	Statement	cpu_cc_src	109:57:2153:2162	4261620	8	True				
ANR	4262003	Statement	","	109:67:2163:2163	4261620	9	True				
ANR	4262004	Statement	.	111:29:2195:2195	4261620	10	True				
ANR	4262005	Statement	mask	111:30:2196:2199	4261620	11	True				
ANR	4262006	Statement	=	111:35:2201:2201	4261620	12	True				
ANR	4262007	Statement	-	111:37:2203:2203	4261620	13	True				
ANR	4262008	Statement	1	111:38:2204:2204	4261620	14	True				
ANR	4262009	Statement	","	111:39:2205:2205	4261620	15	True				
ANR	4262010	Statement	.	111:41:2207:2207	4261620	16	True				
ANR	4262011	Statement	no_setcond	111:42:2208:2217	4261620	17	True				
ANR	4262012	Statement	=	111:53:2219:2219	4261620	18	True				
ANR	4262013	Statement	true	111:55:2221:2224	4261620	19	True				
ANR	4262014	ExpressionStatement		111:61:2227:2227	4261620	73	True				
ANR	4262015	Statement	case	115:4:2236:2239	4261620	74	True				
ANR	4262016	Statement	CC_OP_SHLB	115:9:2241:2250	4261620	75	True				
ANR	4262017	Statement	...	115:20:2252:2254	4261620	76	True				
ANR	4262018	Label	CC_OP_SHLQ :	115:24:2256:2266	4261620	77	True				
ANR	4262019	Identifier	CC_OP_SHLQ		4261620	0					
ANR	4262020	ExpressionStatement	size = s -> cc_op - CC_OP_SHLB	119:8:2324:2352	4261620	78	True				
ANR	4262021	AssignmentExpression	size = s -> cc_op - CC_OP_SHLB		4261620	0		=			
ANR	4262022	Identifier	size		4261620	0					
ANR	4262023	AdditiveExpression	s -> cc_op - CC_OP_SHLB		4261620	1		-			
ANR	4262024	PtrMemberAccess	s -> cc_op		4261620	0					
ANR	4262025	Identifier	s		4261620	0					
ANR	4262026	Identifier	cc_op		4261620	1					
ANR	4262027	Identifier	CC_OP_SHLB		4261620	1					
ANR	4262028	ExpressionStatement	shift = ( 8 << size ) - 1	121:8:2363:2386	4261620	79	True				
ANR	4262029	AssignmentExpression	shift = ( 8 << size ) - 1		4261620	0		=			
ANR	4262030	Identifier	shift		4261620	0					
ANR	4262031	AdditiveExpression	( 8 << size ) - 1		4261620	1		-			
ANR	4262032	ShiftExpression	8 << size		4261620	0		<<			
ANR	4262033	PrimaryExpression	8		4261620	0					
ANR	4262034	Identifier	size		4261620	1					
ANR	4262035	PrimaryExpression	1		4261620	1					
ANR	4262036	Statement	return	123:8:2397:2402	4261620	80	True				
ANR	4262037	Statement	(	123:15:2404:2404	4261620	81	True				
ANR	4262038	Statement	CCPrepare	123:16:2405:2413	4261620	82	True				
ANR	4262039	Statement	)	123:25:2414:2414	4261620	83	True				
ANR	4262040	CompoundStatement		121:27:2349:2349	4261620	84					
ANR	4262041	Statement	.	123:29:2418:2418	4261620	0	True				
ANR	4262042	Statement	cond	123:30:2419:2422	4261620	1	True				
ANR	4262043	Statement	=	123:35:2424:2424	4261620	2	True				
ANR	4262044	Statement	TCG_COND_NE	123:37:2426:2436	4261620	3	True				
ANR	4262045	Statement	","	123:48:2437:2437	4261620	4	True				
ANR	4262046	Statement	.	123:50:2439:2439	4261620	5	True				
ANR	4262047	Statement	reg	123:51:2440:2442	4261620	6	True				
ANR	4262048	Statement	=	123:55:2444:2444	4261620	7	True				
ANR	4262049	Statement	cpu_cc_src	123:57:2446:2455	4261620	8	True				
ANR	4262050	Statement	","	123:67:2456:2456	4261620	9	True				
ANR	4262051	Statement	.	125:29:2488:2488	4261620	10	True				
ANR	4262052	Statement	mask	125:30:2489:2492	4261620	11	True				
ANR	4262053	Statement	=	125:35:2494:2494	4261620	12	True				
ANR	4262054	Statement	(	125:37:2496:2496	4261620	13	True				
ANR	4262055	Statement	target_ulong	125:38:2497:2508	4261620	14	True				
ANR	4262056	Statement	)	125:50:2509:2509	4261620	15	True				
ANR	4262057	Statement	1	125:51:2510:2510	4261620	16	True				
ANR	4262058	Statement	<<	125:53:2512:2513	4261620	17	True				
ANR	4262059	Statement	shift	125:56:2515:2519	4261620	18	True				
ANR	4262060	ExpressionStatement		125:63:2522:2522	4261620	85	True				
ANR	4262061	Statement	case	129:4:2531:2534	4261620	86	True				
ANR	4262062	Statement	CC_OP_MULB	129:9:2536:2545	4261620	87	True				
ANR	4262063	Statement	...	129:20:2547:2549	4261620	88	True				
ANR	4262064	Label	CC_OP_MULQ :	129:24:2551:2561	4261620	89	True				
ANR	4262065	Identifier	CC_OP_MULQ		4261620	0					
ANR	4262066	Statement	return	131:8:2572:2577	4261620	90	True				
ANR	4262067	Statement	(	131:15:2579:2579	4261620	91	True				
ANR	4262068	Statement	CCPrepare	131:16:2580:2588	4261620	92	True				
ANR	4262069	Statement	)	131:25:2589:2589	4261620	93	True				
ANR	4262070	CompoundStatement		129:27:2524:2524	4261620	94					
ANR	4262071	Statement	.	131:29:2593:2593	4261620	0	True				
ANR	4262072	Statement	cond	131:30:2594:2597	4261620	1	True				
ANR	4262073	Statement	=	131:35:2599:2599	4261620	2	True				
ANR	4262074	Statement	TCG_COND_NE	131:37:2601:2611	4261620	3	True				
ANR	4262075	Statement	","	131:48:2612:2612	4261620	4	True				
ANR	4262076	Statement	.	133:29:2644:2644	4261620	5	True				
ANR	4262077	Statement	reg	133:30:2645:2647	4261620	6	True				
ANR	4262078	Statement	=	133:34:2649:2649	4261620	7	True				
ANR	4262079	Statement	cpu_cc_src	133:36:2651:2660	4261620	8	True				
ANR	4262080	Statement	","	133:46:2661:2661	4261620	9	True				
ANR	4262081	Statement	.	133:48:2663:2663	4261620	10	True				
ANR	4262082	Statement	mask	133:49:2664:2667	4261620	11	True				
ANR	4262083	Statement	=	133:54:2669:2669	4261620	12	True				
ANR	4262084	Statement	-	133:56:2671:2671	4261620	13	True				
ANR	4262085	Statement	1	133:57:2672:2672	4261620	14	True				
ANR	4262086	ExpressionStatement		133:60:2675:2675	4261620	95	True				
ANR	4262087	Label	case CC_OP_EFLAGS :	137:4:2684:2701	4261620	96	True				
ANR	4262088	Identifier	CC_OP_EFLAGS		4261620	0					
ANR	4262089	Statement	case	139:4:2708:2711	4261620	97	True				
ANR	4262090	Statement	CC_OP_SARB	139:9:2713:2722	4261620	98	True				
ANR	4262091	Statement	...	139:20:2724:2726	4261620	99	True				
ANR	4262092	Label	CC_OP_SARQ :	139:24:2728:2738	4261620	100	True				
ANR	4262093	Identifier	CC_OP_SARQ		4261620	0					
ANR	4262094	Statement	return	143:8:2775:2780	4261620	101	True				
ANR	4262095	Statement	(	143:15:2782:2782	4261620	102	True				
ANR	4262096	Statement	CCPrepare	143:16:2783:2791	4261620	103	True				
ANR	4262097	Statement	)	143:25:2792:2792	4261620	104	True				
ANR	4262098	CompoundStatement		141:27:2727:2727	4261620	105					
ANR	4262099	Statement	.	143:29:2796:2796	4261620	0	True				
ANR	4262100	Statement	cond	143:30:2797:2800	4261620	1	True				
ANR	4262101	Statement	=	143:35:2802:2802	4261620	2	True				
ANR	4262102	Statement	TCG_COND_NE	143:37:2804:2814	4261620	3	True				
ANR	4262103	Statement	","	143:48:2815:2815	4261620	4	True				
ANR	4262104	Statement	.	145:29:2847:2847	4261620	5	True				
ANR	4262105	Statement	reg	145:30:2848:2850	4261620	6	True				
ANR	4262106	Statement	=	145:34:2852:2852	4261620	7	True				
ANR	4262107	Statement	cpu_cc_src	145:36:2854:2863	4261620	8	True				
ANR	4262108	Statement	","	145:46:2864:2864	4261620	9	True				
ANR	4262109	Statement	.	145:48:2866:2866	4261620	10	True				
ANR	4262110	Statement	mask	145:49:2867:2870	4261620	11	True				
ANR	4262111	Statement	=	145:54:2872:2872	4261620	12	True				
ANR	4262112	Statement	CC_C	145:56:2874:2877	4261620	13	True				
ANR	4262113	ExpressionStatement		145:62:2880:2880	4261620	106	True				
ANR	4262114	Label	default :	149:4:2889:2896	4261620	107	True				
ANR	4262115	Identifier	default		4261620	0					
ANR	4262116	ExpressionStatement	gen_update_cc_op ( s )	155:7:3050:3069	4261620	108	True				
ANR	4262117	CallExpression	gen_update_cc_op ( s )		4261620	0					
ANR	4262118	Callee	gen_update_cc_op		4261620	0					
ANR	4262119	Identifier	gen_update_cc_op		4261620	0					
ANR	4262120	ArgumentList	s		4261620	1					
ANR	4262121	Argument	s		4261620	0					
ANR	4262122	Identifier	s		4261620	0					
ANR	4262123	ExpressionStatement	"gen_helper_cc_compute_c ( cpu_tmp2_i32 , cpu_env , cpu_cc_op )"	157:7:3079:3136	4261620	109	True				
ANR	4262124	CallExpression	"gen_helper_cc_compute_c ( cpu_tmp2_i32 , cpu_env , cpu_cc_op )"		4261620	0					
ANR	4262125	Callee	gen_helper_cc_compute_c		4261620	0					
ANR	4262126	Identifier	gen_helper_cc_compute_c		4261620	0					
ANR	4262127	ArgumentList	cpu_tmp2_i32		4261620	1					
ANR	4262128	Argument	cpu_tmp2_i32		4261620	0					
ANR	4262129	Identifier	cpu_tmp2_i32		4261620	0					
ANR	4262130	Argument	cpu_env		4261620	1					
ANR	4262131	Identifier	cpu_env		4261620	0					
ANR	4262132	Argument	cpu_cc_op		4261620	2					
ANR	4262133	Identifier	cpu_cc_op		4261620	0					
ANR	4262134	ExpressionStatement	"tcg_gen_extu_i32_tl ( reg , cpu_tmp2_i32 )"	159:7:3146:3184	4261620	110	True				
ANR	4262135	CallExpression	"tcg_gen_extu_i32_tl ( reg , cpu_tmp2_i32 )"		4261620	0					
ANR	4262136	Callee	tcg_gen_extu_i32_tl		4261620	0					
ANR	4262137	Identifier	tcg_gen_extu_i32_tl		4261620	0					
ANR	4262138	ArgumentList	reg		4261620	1					
ANR	4262139	Argument	reg		4261620	0					
ANR	4262140	Identifier	reg		4261620	0					
ANR	4262141	Argument	cpu_tmp2_i32		4261620	1					
ANR	4262142	Identifier	cpu_tmp2_i32		4261620	0					
ANR	4262143	Statement	return	161:7:3194:3199	4261620	111	True				
ANR	4262144	Statement	(	161:14:3201:3201	4261620	112	True				
ANR	4262145	Statement	CCPrepare	161:15:3202:3210	4261620	113	True				
ANR	4262146	Statement	)	161:24:3211:3211	4261620	114	True				
ANR	4262147	CompoundStatement		159:26:3146:3146	4261620	115					
ANR	4262148	Statement	.	161:28:3215:3215	4261620	0	True				
ANR	4262149	Statement	cond	161:29:3216:3219	4261620	1	True				
ANR	4262150	Statement	=	161:34:3221:3221	4261620	2	True				
ANR	4262151	Statement	TCG_COND_NE	161:36:3223:3233	4261620	3	True				
ANR	4262152	Statement	","	161:47:3234:3234	4261620	4	True				
ANR	4262153	Statement	.	161:49:3236:3236	4261620	5	True				
ANR	4262154	Statement	reg	161:50:3237:3239	4261620	6	True				
ANR	4262155	Statement	=	161:54:3241:3241	4261620	7	True				
ANR	4262156	Statement	reg	161:56:3243:3245	4261620	8	True				
ANR	4262157	Statement	","	161:59:3246:3246	4261620	9	True				
ANR	4262158	Statement	.	163:28:3277:3277	4261620	10	True				
ANR	4262159	Statement	mask	163:29:3278:3281	4261620	11	True				
ANR	4262160	Statement	=	163:34:3283:3283	4261620	12	True				
ANR	4262161	Statement	-	163:36:3285:3285	4261620	13	True				
ANR	4262162	Statement	1	163:37:3286:3286	4261620	14	True				
ANR	4262163	Statement	","	163:38:3287:3287	4261620	15	True				
ANR	4262164	Statement	.	163:40:3289:3289	4261620	16	True				
ANR	4262165	Statement	no_setcond	163:41:3290:3299	4261620	17	True				
ANR	4262166	Statement	=	163:52:3301:3301	4261620	18	True				
ANR	4262167	Statement	true	163:54:3303:3306	4261620	19	True				
ANR	4262168	ExpressionStatement		163:60:3309:3309	4261620	116	True				
ANR	4262169	ReturnType	static CCPrepare		4261620	1					
ANR	4262170	Identifier	gen_prepare_eflags_c		4261620	2					
ANR	4262171	ParameterList	"DisasContext * s , TCGv reg"		4261620	3					
ANR	4262172	Parameter	DisasContext * s	1:38:38:52	4261620	0	True				
ANR	4262173	ParameterType	DisasContext *		4261620	0					
ANR	4262174	Identifier	s		4261620	1					
ANR	4262175	Parameter	TCGv reg	1:55:55:62	4261620	1	True				
ANR	4262176	ParameterType	TCGv		4261620	0					
ANR	4262177	Identifier	reg		4261620	1					
ANR	4262178	CFGEntryNode	ENTRY		4261620		True				
ANR	4262179	CFGExitNode	EXIT		4261620		True				
ANR	4262180	Symbol	s -> cc_op		4261620						
ANR	4262181	Symbol	CC_OP_SUBB		4261620						
ANR	4262182	Symbol	shift		4261620						
ANR	4262183	Symbol	false		4261620						
ANR	4262184	Symbol	CC_OP_SHLB		4261620						
ANR	4262185	Symbol	cpu_tmp2_i32		4261620						
ANR	4262186	Symbol	CC_OP_SBBB		4261620						
ANR	4262187	Symbol	gen_ext_tl		4261620						
ANR	4262188	Symbol	TCGV_EQUAL		4261620						
ANR	4262189	Symbol	s		4261620						
ANR	4262190	Symbol	cpu_env		4261620						
ANR	4262191	Symbol	size		4261620						
ANR	4262192	Symbol	reg		4261620						
ANR	4262193	Symbol	cpu_tmp0		4261620						
ANR	4262194	Symbol	cpu_cc_op		4261620						
ANR	4262195	Symbol	CC_OP_ADDB		4261620						
ANR	4262196	Symbol	CC_OP_ADCB		4261620						
ANR	4262197	Symbol	t0		4261620						
ANR	4262198	Symbol	cpu_cc_src		4261620						
ANR	4262199	Symbol	t1		4261620						
ANR	4262200	Symbol	* s		4261620						
ANR	4262201	Symbol	cpu_cc_dst		4261620						
