$date
	Sun Oct 23 07:55:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#147155
b1100 !
1"
#147158
b1100 &
b1100 %
1$
#147159
0"
#147162
b110 &
b110 %
#147166
b11 &
b11 %
#147170
b1010 &
b1010 %
#147174
b101 &
b101 %
#147178
b10000 &
b10000 %
#147182
b1000 &
b1000 %
#147186
b100 &
b100 %
#147190
b10 &
b10 %
#147194
b1 &
b1 %
1#
#147198
b0 &
0#
b0 %
0$
#1155829
b10001 !
1"
#1155830
b10001 &
b10001 %
1$
#1155831
0"
#1155834
b110100 &
b110100 %
#1155838
b11010 &
b11010 %
#1155842
b1101 &
b1101 %
#1155846
b101000 &
b101000 %
#1155850
b10100 &
b10100 %
#1155854
b1010 &
b1010 %
#1155858
b101 &
b101 %
#1155862
b10000 &
b10000 %
#1155866
b1000 &
b1000 %
#1155870
b100 &
b100 %
#1155874
b10 &
b10 %
#1155878
b1 &
1#
b1 %
#1155882
b0 &
b0 %
0#
0$
#2139588
b11000 !
1"
#2139590
b11000 &
b11000 %
1$
#2139591
0"
#2139594
b1100 &
b1100 %
#2139598
b110 &
b110 %
#2139602
b11 &
b11 %
#2139606
b1010 &
b1010 %
#2139610
b101 &
b101 %
#2139614
b10000 &
b10000 %
#2139618
b1000 &
b1000 %
#2139622
b100 &
b100 %
#2139626
b10 &
b10 %
#2139630
b1 &
1#
b1 %
#2139634
b0 &
b0 %
0#
0$
#4500012
