Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:12:44 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  966         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (564)
6. checking no_output_delay (292)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (564)
--------------------------------
 There are 564 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (292)
---------------------------------
 There are 292 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     46.552        0.000                      0                  309        0.300        0.000                      0                  309       24.500        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             46.552        0.000                      0                  309        0.300        0.000                      0                  309       24.500        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       46.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.456ns (14.274%)  route 2.739ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.739     4.168    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[0]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[0]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                 46.552    

Slack (MET) :             46.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.456ns (14.274%)  route 2.739ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.739     4.168    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[1]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[1]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                 46.552    

Slack (MET) :             46.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.456ns (14.274%)  route 2.739ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.739     4.168    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y48         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                 46.552    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.456ns (14.329%)  route 2.726ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.726     4.155    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[3]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[3]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.456ns (14.329%)  route 2.726ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.726     4.155    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[4]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[4]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.456ns (14.329%)  route 2.726ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.726     4.155    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[5]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[5]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.456ns (14.329%)  route 2.726ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.726     4.155    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[6]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y49         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[6]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 46.565    

Slack (MET) :             46.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.456ns (14.949%)  route 2.594ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.594     4.023    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[10]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[10]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                 46.697    

Slack (MET) :             46.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.456ns (14.949%)  route 2.594ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.594     4.023    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[7]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[7]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                 46.697    

Slack (MET) :             46.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.456ns (14.949%)  route 2.594ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         2.594     4.023    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y50         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[8]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X42Y50         FDRE (Setup_fdre_C_CE)      -0.169    50.720    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[8]
  -------------------------------------------------------------------
                         required time                         50.720    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                 46.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.111%)  route 0.165ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.165     0.716    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X46Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y67         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y67         FDRE (Hold_fdre_C_CE)       -0.016     0.416    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.657%)  route 0.168ns (54.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.168     0.719    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y68         FDRE (Hold_fdre_C_CE)       -0.039     0.393    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.657%)  route 0.168ns (54.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.168     0.719    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y68         FDRE (Hold_fdre_C_CE)       -0.039     0.393    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.657%)  route 0.168ns (54.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.168     0.719    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y68         FDRE (Hold_fdre_C_CE)       -0.039     0.393    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.657%)  route 0.168ns (54.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.168     0.719    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y68         FDRE (Hold_fdre_C_CE)       -0.039     0.393    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.990%)  route 0.268ns (59.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.268     0.819    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.864 r  bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.864    bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1_n_0
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.698%)  route 0.254ns (64.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.254     0.805    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y69         FDRE (Hold_fdre_C_CE)       -0.016     0.416    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.698%)  route 0.254ns (64.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.254     0.805    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y69         FDRE (Hold_fdre_C_CE)       -0.016     0.416    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.698%)  route 0.254ns (64.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.254     0.805    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y69         FDRE (Hold_fdre_C_CE)       -0.016     0.416    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.059%)  route 0.299ns (67.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=310, routed)         0.299     0.850    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y70         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y70         FDRE (Hold_fdre_C_CE)       -0.016     0.416    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.434    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y55  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y57  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y59  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y59  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y59  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X38Y59  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y55  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y55  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y57  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y57  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y55  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y55  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y57  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y57  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X38Y58  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.070    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.865    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           292 Endpoints
Min Delay           292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[280]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.922ns (48.156%)  route 2.069ns (51.844%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.769 r  bd_0_i/hls_inst/inst/res[276]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/res[276]_INST_0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.991 r  bd_0_i/hls_inst/inst/res[280]_INST_0/O[0]
                         net (fo=0)                   0.973     4.964    res[280]
                                                                      r  res[280] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[281]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.922ns (48.156%)  route 2.069ns (51.844%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.769 r  bd_0_i/hls_inst/inst/res[276]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/res[276]_INST_0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.991 r  bd_0_i/hls_inst/inst/res[280]_INST_0/O[0]
                         net (fo=0)                   0.973     4.964    res[281]
                                                                      r  res[281] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[282]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.922ns (48.156%)  route 2.069ns (51.844%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.769 r  bd_0_i/hls_inst/inst/res[276]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/res[276]_INST_0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.991 r  bd_0_i/hls_inst/inst/res[280]_INST_0/O[0]
                         net (fo=0)                   0.973     4.964    res[282]
                                                                      r  res[282] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[283]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.922ns (48.156%)  route 2.069ns (51.844%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.769 r  bd_0_i/hls_inst/inst/res[276]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/res[276]_INST_0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.991 r  bd_0_i/hls_inst/inst/res[280]_INST_0/O[0]
                         net (fo=0)                   0.973     4.964    res[283]
                                                                      r  res[283] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[284]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.922ns (48.156%)  route 2.069ns (51.844%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.769 r  bd_0_i/hls_inst/inst/res[276]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/res[276]_INST_0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.991 r  bd_0_i/hls_inst/inst/res[280]_INST_0/O[0]
                         net (fo=0)                   0.973     4.964    res[284]
                                                                      r  res[284] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[285]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.922ns (48.156%)  route 2.069ns (51.844%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.769 r  bd_0_i/hls_inst/inst/res[276]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/res[276]_INST_0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.991 r  bd_0_i/hls_inst/inst/res[280]_INST_0/O[0]
                         net (fo=0)                   0.973     4.964    res[285]
                                                                      r  res[285] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[286]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.922ns (48.156%)  route 2.069ns (51.844%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.769 r  bd_0_i/hls_inst/inst/res[276]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/res[276]_INST_0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.991 r  bd_0_i/hls_inst/inst/res[280]_INST_0/O[0]
                         net (fo=0)                   0.973     4.964    res[286]
                                                                      r  res[286] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[287]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.922ns (48.156%)  route 2.069ns (51.844%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.769 r  bd_0_i/hls_inst/inst/res[276]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/res[276]_INST_0_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.991 r  bd_0_i/hls_inst/inst/res[280]_INST_0/O[0]
                         net (fo=0)                   0.973     4.964    res[287]
                                                                      r  res[287] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[277]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.989ns  (logic 1.920ns (48.130%)  route 2.069ns (51.870%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.989 r  bd_0_i/hls_inst/inst/res[276]_INST_0/O[1]
                         net (fo=0)                   0.973     4.962    res[277]
                                                                      r  res[277] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[279]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.968ns  (logic 1.899ns (47.856%)  route 2.069ns (52.144%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703_reg[1]/Q
                         net (fo=1, routed)           1.087     2.516    bd_0_i/hls_inst/inst/trunc_ln1309_2_reg_703[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.640 r  bd_0_i/hls_inst/inst/res[256]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.640    bd_0_i/hls_inst/inst/res[256]_INST_0_i_3_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.190 r  bd_0_i/hls_inst/inst/res[256]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/res[256]_INST_0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.304 r  bd_0_i/hls_inst/inst/res[260]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/res[260]_INST_0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.418 r  bd_0_i/hls_inst/inst/res[264]_INST_0/CO[3]
                         net (fo=1, routed)           0.009     3.427    bd_0_i/hls_inst/inst/res[264]_INST_0_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.541 r  bd_0_i/hls_inst/inst/res[268]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.541    bd_0_i/hls_inst/inst/res[268]_INST_0_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.655 r  bd_0_i/hls_inst/inst/res[272]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.655    bd_0_i/hls_inst/inst/res[272]_INST_0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.968 r  bd_0_i/hls_inst/inst/res[276]_INST_0/O[3]
                         net (fo=0)                   0.973     4.941    res[279]
                                                                      r  res[279] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=1, unset)            0.410     0.961    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=1, unset)            0.410     0.961    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y56         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[0]/Q
                         net (fo=0)                   0.410     0.961    res[0]
                                                                      r  res[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[10]/Q
                         net (fo=0)                   0.410     0.961    res[10]
                                                                      r  res[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[11]/Q
                         net (fo=0)                   0.410     0.961    res[11]
                                                                      r  res[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[128]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[0]/Q
                         net (fo=0)                   0.410     0.961    res[128]
                                                                      r  res[128] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[129]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[1]/Q
                         net (fo=0)                   0.410     0.961    res[129]
                                                                      r  res[129] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln1334_reg_653_reg[12]/Q
                         net (fo=0)                   0.410     0.961    res[12]
                                                                      r  res[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[130]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y63         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]/Q
                         net (fo=0)                   0.410     0.961    res[130]
                                                                      r  res[130] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[131]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y64         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[3]/Q
                         net (fo=0)                   0.410     0.961    res[131]
                                                                      r  res[131] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           309 Endpoints
Min Delay           309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.516ns  (logic 11.829ns (54.977%)  route 9.687ns (45.023%))
  Logic Levels:           72  (CARRY4=65 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.180 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.297 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.297    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.516 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.516    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[31]
    SLICE_X46Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[31]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.503ns  (logic 11.816ns (54.950%)  route 9.687ns (45.050%))
  Logic Levels:           71  (CARRY4=64 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.180 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.503 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.503    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[28]
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[28]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.503ns  (logic 11.650ns (54.179%)  route 9.853ns (45.821%))
  Logic Levels:           72  (CARRY4=64 LUT2=8)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.980    20.049    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.173 r  bd_0_i/hls_inst/inst/tmp_reg_693[0]_i_40/O
                         net (fo=1, routed)           0.000    20.173    bd_0_i/hls_inst/inst/tmp_reg_693[0]_i_40_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.705 r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.705    bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_32_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.819 r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.819    bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_27_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.933 r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.933    bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_22_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.047 r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    21.047    bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_17_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.161 r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.161    bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_12_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.275 r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.275    bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_7_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.389 r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.389    bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.503 r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.503    bd_0_i/hls_inst/inst/p_0_in
    SLICE_X48Y74         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y74         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_693_reg[0]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.495ns  (logic 11.808ns (54.933%)  route 9.687ns (45.067%))
  Logic Levels:           71  (CARRY4=64 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.180 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.495 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.495    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[30]
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.419ns  (logic 11.732ns (54.773%)  route 9.687ns (45.227%))
  Logic Levels:           71  (CARRY4=64 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.180 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.419 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.419    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[29]
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[29]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.399ns  (logic 11.712ns (54.731%)  route 9.687ns (45.269%))
  Logic Levels:           71  (CARRY4=64 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.180 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.180    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.399 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.399    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[27]
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[27]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.386ns  (logic 11.699ns (54.703%)  route 9.687ns (45.297%))
  Logic Levels:           70  (CARRY4=63 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.386 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.386    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[24]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[24]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.378ns  (logic 11.691ns (54.686%)  route 9.687ns (45.314%))
  Logic Levels:           70  (CARRY4=63 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.378 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.378    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[26]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.302ns  (logic 11.615ns (54.525%)  route 9.687ns (45.476%))
  Logic Levels:           70  (CARRY4=63 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.302 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.302    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[25]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[25]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.282ns  (logic 11.595ns (54.482%)  route 9.687ns (45.518%))
  Logic Levels:           70  (CARRY4=63 LUT2=7)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[1] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/a[1]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658[2]_i_43_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_36_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_31_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_26_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.989    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_21_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.103 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.103    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_16_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.217 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.217    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_11_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.331 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.331    bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.445 r  bd_0_i/hls_inst/inst/add_ln1334_4_reg_658_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.974     3.419    bd_0_i/hls_inst/inst/zext_ln1334_16_fu_261_p1
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.543 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44/O
                         net (fo=1, routed)           0.000     3.543    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663[2]_i_44_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.075 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.075    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_36_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.189 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.001     4.190    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_31_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.304    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_26_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.418    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_21_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.532    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_16_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.646 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.646    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_11_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.760 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.760    bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_6_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  bd_0_i/hls_inst/inst/add_ln1334_8_reg_663_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.693     6.567    bd_0_i/hls_inst/inst/zext_ln1334_18_fu_309_p1
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.691 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44/O
                         net (fo=1, routed)           0.000     6.691    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668[2]_i_44_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.223 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.223    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_36_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.337    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_31_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.001     7.452    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_26_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.566    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_21_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.680    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.794    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.908    bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_6_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.737     8.759    bd_0_i/hls_inst/inst/zext_ln1334_20_fu_357_p1
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.883 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44/O
                         net (fo=1, routed)           0.000     8.883    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673[2]_i_44_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.415 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.415    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_36_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.529    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_31_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.643    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_26_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.757    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_21_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.871    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_16_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.985    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_11_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.099    bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  bd_0_i/hls_inst/inst/add_ln1334_16_reg_673_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.275    11.488    bd_0_i/hls_inst/inst/zext_ln1334_22_fu_405_p1
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.612 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44/O
                         net (fo=1, routed)           0.000    11.612    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678[2]_i_44_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.144 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.144    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_36_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.258    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_31_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.372    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_26_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.486 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.486    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_21_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.600 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.600    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_16_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.714 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.714    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_11_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.828 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.828    bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_6_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.942 r  bd_0_i/hls_inst/inst/add_ln1334_20_reg_678_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.491    14.432    bd_0_i/hls_inst/inst/zext_ln1334_24_fu_453_p1
    SLICE_X44Y57         LUT2 (Prop_lut2_I1_O)        0.124    14.556 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44/O
                         net (fo=1, routed)           0.000    14.556    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683[2]_i_44_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.088 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.088    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_36_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.202    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_31_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.316    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_26_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.430    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_21_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.544 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.544    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_16_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.658 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.658    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_11_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_6_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  bd_0_i/hls_inst/inst/add_ln1334_24_reg_683_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           1.729    17.615    bd_0_i/hls_inst/inst/zext_ln1334_26_fu_501_p1
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.739 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44/O
                         net (fo=1, routed)           0.000    17.739    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688[2]_i_44_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.271 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.271    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_36_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.385 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.385    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_31_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.499 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.499    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_26_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.613 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.613    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_21_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.727 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.727    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_16_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.841 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.841    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_11_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.955 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.955    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_6_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.069 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_2/CO[3]
                         net (fo=2, routed)           0.805    19.874    bd_0_i/hls_inst/inst/zext_ln1334_28_fu_549_p1
    SLICE_X46Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.469 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.469    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[2]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.586 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.586    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[6]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.703 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.703    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[10]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.820 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.820    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[14]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.937 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.937    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[18]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.054 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.063    bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[22]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.282 r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.282    bd_0_i/hls_inst/inst/add_ln1334_28_fu_583_p2[23]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln1334_28_reg_688_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[256]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[256] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[256]
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[0]/C

Slack:                    inf
  Source:                 a[266]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[266] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[266]
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[10]/C

Slack:                    inf
  Source:                 a[267]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[267] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[267]
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[11]/C

Slack:                    inf
  Source:                 a[268]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[268] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[268]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[12]/C

Slack:                    inf
  Source:                 a[269]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[269] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[269]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[13]/C

Slack:                    inf
  Source:                 a[270]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[270] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[270]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[14]/C

Slack:                    inf
  Source:                 a[271]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[271] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[271]
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[15]/C

Slack:                    inf
  Source:                 a[272]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[272] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[272]
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[16]/C

Slack:                    inf
  Source:                 a[273]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[273] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[273]
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[17]/C

Slack:                    inf
  Source:                 a[274]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[274] (IN)
                         net (fo=0)                   0.410     0.410    bd_0_i/hls_inst/inst/a[274]
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1309_1_reg_698_reg[18]/C





