HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||top.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/53||top_OSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\OSC_0\top_OSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/54||top_OSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\OSC_0\top_OSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||top.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/55||top_OSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\OSC_0\top_OSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||top.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/56||top_OSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\OSC_0\top_OSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||top.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/57||top_OSC_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\OSC_0\top_OSC_0_OSC.vhd'/linenumber/12
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||top.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/63||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CD434 ||@W:Signal rx_dout_reg in the sensitivity list is not used in the process||top.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/65||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CD434 ||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process||top.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/66||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||top.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/67||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/392
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||top.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/72||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/253
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||top.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/74||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/318
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||top.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/75||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/423
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1||top.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/81||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_read_en0  ||top.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/82||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||top.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/84||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/54
Implementation;Synthesis|| CL169 ||@W:Pruning register overflow_reg_3  ||top.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/87||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/439
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_empty_5  ||top.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/88||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/414
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_5(7 downto 0)  ||top.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/89||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/399
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_state_4(1 downto 0)  ||top.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/90||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/367
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg0_3  ||top.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/91||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg_3  ||top.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/92||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg0_3  ||top.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/93||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg_3  ||top.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/94||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_write_tx_4  ||top.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/95||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/245
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||top.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/97||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||top.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/98||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||top.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/99||CoreUARTapb.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/153
Implementation;Synthesis|| CD638 ||@W:Signal seradr0apb is undriven ||top.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/101||corei2c.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2c.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal seradr1apb is undriven ||top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/102||corei2c.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2c.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal sersmb7 is undriven ||top.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/108||corei2creal.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/264
Implementation;Synthesis|| CD638 ||@W:Signal sersmb6 is undriven ||top.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/109||corei2creal.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/265
Implementation;Synthesis|| CD638 ||@W:Signal sersmb4 is undriven ||top.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/110||corei2creal.vhd(267);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/267
Implementation;Synthesis|| CD638 ||@W:Signal sersmb2 is undriven ||top.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/111||corei2creal.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/269
Implementation;Synthesis|| CD638 ||@W:Signal sersmb1 is undriven ||top.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/112||corei2creal.vhd(270);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/270
Implementation;Synthesis|| CD638 ||@W:Signal sersmb0 is undriven ||top.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/113||corei2creal.vhd(271);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/271
Implementation;Synthesis|| CD638 ||@W:Signal smbsus_ni_d is undriven ||top.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/114||corei2creal.vhd(288);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/288
Implementation;Synthesis|| CD638 ||@W:Signal smbsus_ni_d2 is undriven ||top.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/115||corei2creal.vhd(289);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/289
Implementation;Synthesis|| CD638 ||@W:Signal smbalert_ni_d is undriven ||top.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/116||corei2creal.vhd(290);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/290
Implementation;Synthesis|| CD638 ||@W:Signal smbalert_ni_d2 is undriven ||top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/117||corei2creal.vhd(291);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/291
Implementation;Synthesis|| CL271 ||@W:Pruning bits 3 to 2 of PCLK_count2_5(3 downto 0) -- not in use ... ||top.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/119||corei2creal.vhd(1339);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/1339
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit ens1_pre to a constant 1||top.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/120||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis|| CL169 ||@W:Pruning register ens1_pre  ||top.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/121||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis|| CL169 ||@W:Pruning register bclk_ff_3  ||top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/123||corei2c.vhd(232);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2c.vhd'/linenumber/232
Implementation;Synthesis|| CL169 ||@W:Pruning register bclk_ff0_3  ||top.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/124||corei2c.vhd(232);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2c.vhd'/linenumber/232
Implementation;Synthesis|| CL169 ||@W:Pruning register term_cnt_215us_reg_6(12 downto 0)  ||top.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/125||corei2c.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vhdl\core\corei2c.vhd'/linenumber/205
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/127||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process||top.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/128||coreapb3.vhd(1498);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1498
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven ||top.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/129||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD434 ||@W:Signal icycle in the sensitivity list is not used in the process||top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/135||coreabc.vhd(319);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/319
Implementation;Synthesis|| CD434 ||@W:Signal accumulator in the sensitivity list is not used in the process||top.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/136||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis|| CD434 ||@W:Signal accum_in in the sensitivity list is not used in the process||top.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/137||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/138||coreabc.vhd(665);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/665
Implementation;Synthesis|| CD434 ||@W:Signal instr_data in the sensitivity list is not used in the process||top.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/139||coreabc.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/631
Implementation;Synthesis|| CD434 ||@W:Signal product in the sensitivity list is not used in the process||top.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/140||coreabc.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/631
Implementation;Synthesis|| CD434 ||@W:Signal mux1 in the sensitivity list is not used in the process||top.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/141||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis|| CD434 ||@W:Signal accumulator in the sensitivity list is not used in the process||top.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/142||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis|| CD434 ||@W:Signal instr_data in the sensitivity list is not used in the process||top.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/143||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis|| CD434 ||@W:Signal dataout_zreg in the sensitivity list is not used in the process||top.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/144||coreabc.vhd(822);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/822
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/145||coreabc.vhd(1001);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1001
Implementation;Synthesis|| CD434 ||@W:Signal instr_scmd in the sensitivity list is not used in the process||top.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/146||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis|| CD434 ||@W:Signal zregister in the sensitivity list is not used in the process||top.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/147||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis|| CD638 ||@W:Signal dataout_zreg_zr is undriven ||top.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/148||coreabc.vhd(173);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/173
Implementation;Synthesis|| CD638 ||@W:Signal debug1 is undriven ||top.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/149||coreabc.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal debug2 is undriven ||top.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/150||coreabc.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal debugblk_resetn is undriven ||top.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/151||coreabc.vhd(217);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/217
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ACMDATA is floating -- simulation mismatch possible.||top.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/156||acmtable.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/35
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ACMDATA is floating -- simulation mismatch possible.||top.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/157||acmtable.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/35
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ACMDATA is floating -- simulation mismatch possible.||top.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/158||acmtable.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/35
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ACMDATA is floating -- simulation mismatch possible.||top.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/159||acmtable.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/35
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ACMDATA is floating -- simulation mismatch possible.||top.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/160||acmtable.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/35
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ACMDATA is floating -- simulation mismatch possible.||top.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/161||acmtable.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/35
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ACMDATA is floating -- simulation mismatch possible.||top.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/162||acmtable.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/35
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ACMDATA is floating -- simulation mismatch possible.||top.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/163||acmtable.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/35
Implementation;Synthesis|| CD638 ||@W:Signal wdx is undriven ||top.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/165||ramblocks.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal rdx is undriven ||top.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/166||ramblocks.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/53
Implementation;Synthesis|| CD638 ||@W:Signal wdy is undriven ||top.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/167||ramblocks.vhd(54);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/54
Implementation;Synthesis|| CD638 ||@W:Signal rdy is undriven ||top.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/168||ramblocks.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/55
Implementation;Synthesis|| CD638 ||@W:Signal wen_r0c1 is undriven ||top.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/169||ramblocks.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/63
Implementation;Synthesis|| CD638 ||@W:Signal wen_r0c2 is undriven ||top.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/170||ramblocks.vhd(64);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/64
Implementation;Synthesis|| CD638 ||@W:Signal wen_r0c3 is undriven ||top.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/171||ramblocks.vhd(65);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/65
Implementation;Synthesis|| CD638 ||@W:Signal wen_r1c1 is undriven ||top.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/172||ramblocks.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/67
Implementation;Synthesis|| CD638 ||@W:Signal wen_r1c2 is undriven ||top.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/173||ramblocks.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/68
Implementation;Synthesis|| CD638 ||@W:Signal wen_r1c3 is undriven ||top.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/174||ramblocks.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/69
Implementation;Synthesis|| CD638 ||@W:Signal rd_r0c1 is undriven ||top.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/175||ramblocks.vhd(72);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/72
Implementation;Synthesis|| CD638 ||@W:Signal rd_r0c2 is undriven ||top.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/176||ramblocks.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal rd_r0c3 is undriven ||top.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/177||ramblocks.vhd(74);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/74
Implementation;Synthesis|| CD638 ||@W:Signal rd_r1c1 is undriven ||top.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/178||ramblocks.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/76
Implementation;Synthesis|| CD638 ||@W:Signal rd_r1c2 is undriven ||top.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/179||ramblocks.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/77
Implementation;Synthesis|| CD638 ||@W:Signal rd_r1c3 is undriven ||top.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/180||ramblocks.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/78
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal PRODUCT is floating -- simulation mismatch possible.||top.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/185||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal PRODUCT is floating -- simulation mismatch possible.||top.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/186||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal PRODUCT is floating -- simulation mismatch possible.||top.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/187||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal PRODUCT is floating -- simulation mismatch possible.||top.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/188||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal PRODUCT is floating -- simulation mismatch possible.||top.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/189||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal PRODUCT is floating -- simulation mismatch possible.||top.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/190||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal PRODUCT is floating -- simulation mismatch possible.||top.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/191||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal PRODUCT is floating -- simulation mismatch possible.||top.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/192||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning register GETINST_6  ||top.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/193||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis|| CL169 ||@W:Pruning register ZREGISTER_4(0)  ||top.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/194||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to STKPTR(4) assign '1'; register removed by optimization||top.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/195||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to STKPTR(5) assign '1'; register removed by optimization||top.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/196||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to STKPTR(6) assign '1'; register removed by optimization||top.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/197||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to STKPTR(7) assign '1'; register removed by optimization||top.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/198||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ISR assign '0'; register removed by optimization||top.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/199||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to DOISR assign '0'; register removed by optimization||top.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/200||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ISR_ACCUM_ZERO assign '0'; register removed by optimization||top.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/201||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ISR_ACCUM_NEG assign '0'; register removed by optimization||top.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/202||coreabc.vhd(686);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/686
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of INSTR_SLOT(1 downto 0)  ||top.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/203||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis|| CL159 ||@W:Input ACMADDR is unused||top.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/205||acmtable.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\acmtable.vhd'/linenumber/34
Implementation;Synthesis|| CL159 ||@W:Input PSLVERR_M is unused||top.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/213||coreabc.vhd(109);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/109
Implementation;Synthesis|| CL159 ||@W:Input INTREQ is unused||top.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/214||coreabc.vhd(116);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/116
Implementation;Synthesis|| CL159 ||@W:Input INITDATVAL is unused||top.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/215||coreabc.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/120
Implementation;Synthesis|| CL159 ||@W:Input INITDONE is unused||top.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/216||coreabc.vhd(121);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/121
Implementation;Synthesis|| CL159 ||@W:Input INITADDR is unused||top.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/217||coreabc.vhd(122);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/122
Implementation;Synthesis|| CL159 ||@W:Input INITDATA is unused||top.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/218||coreabc.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/123
Implementation;Synthesis|| CL159 ||@W:Input PSEL_S is unused||top.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/219||coreabc.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/126
Implementation;Synthesis|| CL159 ||@W:Input PENABLE_S is unused||top.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/220||coreabc.vhd(127);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/127
Implementation;Synthesis|| CL159 ||@W:Input PWRITE_S is unused||top.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/221||coreabc.vhd(128);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/128
Implementation;Synthesis|| CL159 ||@W:Input PADDR_S is unused||top.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/222||coreabc.vhd(129);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/129
Implementation;Synthesis|| CL159 ||@W:Input PWDATA_S is unused||top.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/223||coreabc.vhd(130);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\work\top\COREABC_0\rtl\vhdl\core\coreabc.vhd'/linenumber/130
Implementation;Synthesis|| CL159 ||@W:Input IADDR is unused||top.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.srr'/linenumber/224||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||(null)||Please refer to the log file for details about 262 Warning(s)||top.srr;liberoaction://open_report/file/top.srr||(null);(null)
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||top_compile_log.log;liberoaction://open_report/file/top_compile_log.log||(null);(null)
