

================================================================
== Vitis HLS Report for 'compute_mul_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Thu Apr 24 21:27:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_mul
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      83|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     128|     135|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      63|    -|
|Register         |        -|     -|     138|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     266|     281|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_3_max_dsp_1_U16  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  128|  135|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_87_p2                      |         +|   0|  0|  38|          31|           1|
    |icmp_ln17_fu_81_p2                     |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  83|          66|          37|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |i_fu_36                  |   9|          2|   31|         62|
    |out_stream_blk_n         |   9|          2|    1|          2|
    |vec_stream_1_blk_n       |   9|          2|    1|          2|
    |vec_stream_2_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_36                           |  31|   0|   31|          0|
    |mul_i_reg_141                     |  32|   0|   32|          0|
    |vec_stream_1_read_reg_121         |  32|   0|   32|          0|
    |vec_stream_2_read_reg_126         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 138|   0|  138|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  compute_mul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  compute_mul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  compute_mul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  compute_mul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  compute_mul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  compute_mul_Pipeline_VITIS_LOOP_17_1|  return value|
|vec_stream_1_dout            |   in|   32|     ap_fifo|                          vec_stream_1|       pointer|
|vec_stream_1_empty_n         |   in|    1|     ap_fifo|                          vec_stream_1|       pointer|
|vec_stream_1_read            |  out|    1|     ap_fifo|                          vec_stream_1|       pointer|
|vec_stream_1_num_data_valid  |   in|    3|     ap_fifo|                          vec_stream_1|       pointer|
|vec_stream_1_fifo_cap        |   in|    3|     ap_fifo|                          vec_stream_1|       pointer|
|vec_stream_2_dout            |   in|   32|     ap_fifo|                          vec_stream_2|       pointer|
|vec_stream_2_empty_n         |   in|    1|     ap_fifo|                          vec_stream_2|       pointer|
|vec_stream_2_read            |  out|    1|     ap_fifo|                          vec_stream_2|       pointer|
|vec_stream_2_num_data_valid  |   in|    3|     ap_fifo|                          vec_stream_2|       pointer|
|vec_stream_2_fifo_cap        |   in|    3|     ap_fifo|                          vec_stream_2|       pointer|
|out_stream_din               |  out|   32|     ap_fifo|                            out_stream|       pointer|
|out_stream_full_n            |   in|    1|     ap_fifo|                            out_stream|       pointer|
|out_stream_write             |  out|    1|     ap_fifo|                            out_stream|       pointer|
|out_stream_num_data_valid    |   in|   32|     ap_fifo|                            out_stream|       pointer|
|out_stream_fifo_cap          |   in|   32|     ap_fifo|                            out_stream|       pointer|
|vec_size_2                   |   in|   32|     ap_none|                            vec_size_2|        scalar|
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+

