INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/BRAM_1/sim/BRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PxlClkGen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PxlClkGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkGen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/Square_Root/sim/Square_Root.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_Root'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mig_7series_v4_2_ddr_phy_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ddr_mig'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/ADXL362Ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADXL362Ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelArithmetics.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AccelArithmetics'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AccelDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelerometerCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AccelerometerCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AudioDemo'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dbncr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPGAMonitor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LedBar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedBar'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LocalRst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LocalRst'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LogoDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogoDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MicDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MouseCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MouseDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/OverlayCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OverlayCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmDes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PdmDes'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmSer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PdmSer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ps2Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ps2Interface'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pwm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ram2Ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RamCntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RamCntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLedDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/SPI_If.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_If'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TWICtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TempDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TempSensorCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Vga'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDemo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sSegDemo'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sSegDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nexys4DdrUserDemo'
