# RISC-V_MYTH_Workshop

For students of "Microprocessor for You in Thirty Hours" Workshop, offered by for VLSI System Design (VSD) and Redwood EDA, find here accompanying live info and links.

Refer to README at [stevehoover/RISC-V_MYTH_Workshop](https://github.com/stevehoover/RISC-V_MYTH_Workshop) for lab instructions.

Add your codes in the [calculator_solutions.tlv](calculator_solutions.tlv) and [risc-v_solutions.tlv](risc-v_solutions.tlv) files and **keep committing** to your repository after every lab.

DAY 3:
DIGITAL LOGIC WITH TL-VERILOG IN MAKERCHIP IDE

//Intorduction to makerchip IDE
![image](https://user-images.githubusercontent.com/92938137/170808136-e4a76e87-604b-4769-83c2-1be11db23004.png)

//Labs for combinational Logic
![image](https://user-images.githubusercontent.com/92938137/170809678-7063cad8-4f61-400c-a99c-e3df91d2a141.png)

//Sequential Logic
//Fibbonaci Series
![image](https://user-images.githubusercontent.com/92938137/170808413-c62b72ac-b63e-494d-8f05-b5fdc1d6167d.png)
//Sequential Calculator
![image](https://user-images.githubusercontent.com/92938137/170810291-e397f43a-64f2-4efa-a5f4-54f13e0e809b.png)
