Source Block: oh/eproto_rx/hdl/eproto_rx.v@198:281@HdlStmProcess
      endcase // case (rxalign_in)
      
   end // always @ ( posedge rxlclk_p )

   // 2nd cycle
   always @( posedge rxlclk_p ) begin

      rxactive_1 <= rxactive_0;
      rxalign_1  <= rxalign_0;

      // default pass-throughs
      ctrlmode_1    <= ctrlmode_0;
      dstaddr_1     <= dstaddr_0;
      datamode_1    <= datamode_0;
      write_1       <= write_0;
      access_1      <= access_0;
      data_1[31:16] <= data_0[31:16];

      case(rxalign_0)
        3'd7: begin
           data_1[15:0] <= rxdata_in[63:48];
           srcaddr_1    <= rxdata_in[47:16];
        end

        3'd6: begin
           data_1[23:0] <= rxdata_in[63:40];
           srcaddr_1   <= rxdata_in[39:8];
        end

        3'd5: begin
           data_1       <= rxdata_in[63:32];
           srcaddr_1    <= rxdata_in[31:0];
        end

        3'd4: begin
           dstaddr_1[3:0]  <= rxdata_in[63:60];
           datamode_1      <= rxdata_in[59:58];
           write_1         <= rxdata_in[57];
           access_1        <= rxdata_in[56];
           data_1          <= rxdata_in[55:24];
           srcaddr_1[31:8] <= rxdata_in[23:0];
        end

        3'd3: begin
           dstaddr_1[11:0]  <= rxdata_in[63:52];
           datamode_1       <= rxdata_in[51:50];
           write_1          <= rxdata_in[49];
           access_1         <= rxdata_in[48];
           data_1           <= rxdata_in[47:16];
           srcaddr_1[31:16] <= rxdata_in[15:0];
        end
           
        3'd2: begin
           dstaddr_1[19:0]  <= rxdata_in[63:44];
           datamode_1       <= rxdata_in[43:42];
           write_1          <= rxdata_in[41];
           access_1         <= rxdata_in[40];
           data_1           <= rxdata_in[39:8];
           srcaddr_1[31:24] <= rxdata_in[7:0];
        end
        
        3'd1: begin
           dstaddr_1[27:0]  <= rxdata_in[63:36];
           datamode_1       <= rxdata_in[35:34];
           write_1          <= rxdata_in[33];
           access_1         <= rxdata_in[32];
           data_1           <= rxdata_in[31:0];
        end
           
        3'd0: begin
           ctrlmode_1       <= rxdata_in[63:60];
           dstaddr_1[31:0]  <= rxdata_in[59:28];
           datamode_1       <= rxdata_in[27:26];
           write_1          <= rxdata_in[25];
           access_1         <= rxdata_in[24];
           data_1[31:8]     <= rxdata_in[23:0];
        end
      endcase
   end // always @ ( posedge rxlclk_p )
   
   // 3rd cycle
   always @( posedge rxlclk_p ) begin

      // default pass-throughs

Diff Content:
+ 214       stream_1      <= stream_0;
+ 229            stream_1     <= rxframe_p[7] & (rxactive_0 | stream_1);
+ 238            stream_1        <= rxframe_p[6] & (rxactive_0 | stream_1);
+ 247            stream_1         <= rxframe_p[5] & (rxactive_0 | stream_1);
+ 256            stream_1         <= rxframe_p[4] & (rxactive_0 | stream_1);
+ 264            stream_1         <= rxframe_p[3] & (rxactive_0 | stream_1);
+ 273            stream_1         <= rxframe_p[2] & (rxactive_0 | stream_1);

Clone Blocks:
