Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 10 08:44:45 2022
| Host         : DESKTOP-RBSV6FU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             587 |          437 |
| Yes          | No                    | No                     |              13 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             343 |          115 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal      |            Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK      |                                    |                            |                1 |              1 |         1.00 |
|  clk_divider0/CLK      |                                    | vs0/reset0                 |                2 |              2 |         1.00 |
|  P_next_reg[3]_i_2_n_0 |                                    |                            |                1 |              4 |         4.00 |
|  clk_divider0/CLK      | vs0/h_count_next                   | vs0/v_count_reg[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  clk_divider0/CLK      | vs0/pixel_tick                     | vs0/h_count_reg[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG         |                                    | ram1/sram_we               |               12 |             12 |         1.00 |
|  clk_IBUF_BUFG         | vs0/pixel_tick                     | vs0/mod2_reg_reg_0         |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG         |                                    | vs0/reset0                 |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG         | vs0/h_count_reg_reg[7]_1[0]        |                            |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG         | vs0/E[0]                           | vs0/SR[0]                  |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG         | score0                             | ball_x_pos[9]_i_1_n_0      |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG         | snake_clock[0]_i_1_n_0             | vs0/reset0                 |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG         |                                    | btn_db2/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                                    | btn_db1/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                                    | btn_db3/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                                    | btn_db0/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                                    | tick[0]_i_1_n_0            |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG         | btn_db0/count_reg[6]               | count[0]_i_1_n_0           |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG         | btn_db0/E[0]                       | vs0/reset0                 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG         | reset_n_IBUF                       | speed[0]_i_1_n_0           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_0_255_0_0_i_1_n_0     |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_1024_1279_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_1280_1535_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_1536_1791_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_256_511_0_0_i_1_n_0   |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_2560_2815_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_2816_3071_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_3584_3839_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_3072_3327_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_3840_4095_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_4864_5119_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_4608_4863_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_4352_4607_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_4096_4351_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_5632_5887_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_512_767_0_0_i_1_n_0   |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_2048_2303_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_5376_5631_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_5888_6143_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_768_1023_0_0_i_1_n_0  |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_3328_3583_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_1792_2047_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_2304_2559_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | ram1/RAM_reg_5120_5375_0_0_i_1_n_0 |                            |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG         | show_time                          | vs0/reset0                 |               15 |             60 |         4.00 |
|  clk_IBUF_BUFG         |                                    |                            |               35 |             70 |         2.00 |
|  clk_IBUF_BUFG         | vs0/p_198_in                       | vs0/reset_n                |               41 |            101 |         2.46 |
|  clk_IBUF_BUFG         |                                    | heart1137_out              |              383 |            442 |         1.15 |
+------------------------+------------------------------------+----------------------------+------------------+----------------+--------------+


