{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613551959925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613551959926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 00:52:39 2021 " "Processing started: Wed Feb 17 00:52:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613551959926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551959926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Quartus -c Lab2Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Quartus -c Lab2Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551959926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613551960236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613551960236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Quartus " "Found entity 1: Lab2Quartus" {  } { { "Lab2Quartus.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2Quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551966635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551966635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/8bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/8bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_adder-a " "Found design unit 1: binary_adder-a" {  } { { "output_files/8bitadder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/8bitadder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551967050 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_adder " "Found entity 1: binary_adder" {  } { { "output_files/8bitadder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/8bitadder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551967050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/part1adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/part1adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-a " "Found design unit 1: adder-a" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551967051 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613551967051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Quartus " "Elaborating entity \"Lab2Quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613551967080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst5 " "Elaborating entity \"adder\" for hierarchy \"adder:inst5\"" {  } { { "Lab2Quartus.bdf" "inst5" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2Quartus.bdf" { { 400 504 672 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551967102 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp part1adder.vhd(17) " "VHDL Process Statement warning at part1adder.vhd(17): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613551967102 "|Lab2Quartus|adder:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry part1adder.vhd(17) " "VHDL Process Statement warning at part1adder.vhd(17): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613551967102 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry part1adder.vhd(17) " "Inferred latch for \"carry\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] part1adder.vhd(17) " "Inferred latch for \"temp\[0\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] part1adder.vhd(17) " "Inferred latch for \"temp\[1\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] part1adder.vhd(17) " "Inferred latch for \"temp\[2\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] part1adder.vhd(17) " "Inferred latch for \"temp\[3\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] part1adder.vhd(17) " "Inferred latch for \"temp\[4\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] part1adder.vhd(17) " "Inferred latch for \"temp\[5\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] part1adder.vhd(17) " "Inferred latch for \"temp\[6\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] part1adder.vhd(17) " "Inferred latch for \"temp\[7\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] part1adder.vhd(17) " "Inferred latch for \"temp\[8\]\" at part1adder.vhd(17)" {  } { { "output_files/part1adder.vhd" "" { Text "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/output_files/part1adder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551967103 "|Lab2Quartus|adder:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:inst2 " "Elaborating entity \"74374b\" for hierarchy \"74374b:inst2\"" {  } { { "Lab2Quartus.bdf" "inst2" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2Quartus.bdf" { { 344 328 464 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551967139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:inst2 " "Elaborated megafunction instantiation \"74374b:inst2\"" {  } { { "Lab2Quartus.bdf" "" { Schematic "C:/Users/andre/School/Spring 2021/CPEN312/Labs/Lab2/Lab2Quartus.bdf" { { 344 328 464 424 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551967141 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst3\|49 " "Converted tri-state buffer \"74374b:inst3\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst3\|48 " "Converted tri-state buffer \"74374b:inst3\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst3\|47 " "Converted tri-state buffer \"74374b:inst3\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst3\|46 " "Converted tri-state buffer \"74374b:inst3\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst3\|45 " "Converted tri-state buffer \"74374b:inst3\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst3\|44 " "Converted tri-state buffer \"74374b:inst3\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst3\|43 " "Converted tri-state buffer \"74374b:inst3\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst3\|41 " "Converted tri-state buffer \"74374b:inst3\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|49 " "Converted tri-state buffer \"74374b:inst2\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|48 " "Converted tri-state buffer \"74374b:inst2\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|47 " "Converted tri-state buffer \"74374b:inst2\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|46 " "Converted tri-state buffer \"74374b:inst2\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|45 " "Converted tri-state buffer \"74374b:inst2\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|44 " "Converted tri-state buffer \"74374b:inst2\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|43 " "Converted tri-state buffer \"74374b:inst2\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst2\|41 " "Converted tri-state buffer \"74374b:inst2\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "s:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1613551967473 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1613551967473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613551967748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613551968075 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613551968075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613551968137 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613551968137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613551968137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613551968137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613551968172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 17 00:52:48 2021 " "Processing ended: Wed Feb 17 00:52:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613551968172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613551968172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613551968172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613551968172 ""}
