

================================================================
== Vitis HLS Report for 'pass_dataflow'
================================================================
* Date:           Fri Nov  8 21:38:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |read_U0        |read_r      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |entry_proc_U0  |entry_proc  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |exec_U0        |exec        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |write_U0       |write_r     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      14|    -|
|FIFO                 |        -|     -|     2202|    1186|    -|
|Instance             |        -|     -|     3181|    2215|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      18|    -|
|Register             |        -|     -|        2|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     5385|    3433|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+----+------+-----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------+------------+---------+----+------+-----+-----+
    |entry_proc_U0  |entry_proc  |        0|   0|     3|   38|    0|
    |exec_U0        |exec        |        0|   0|  1779|  850|    0|
    |read_U0        |read_r      |        0|   0|   684|  651|    0|
    |write_U0       |write_r     |        0|   0|   715|  676|    0|
    +---------------+------------+---------+----+------+-----+-----+
    |Total          |            |        0|   0|  3181| 2215|    0|
    +---------------+------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+------+----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+------+----+-----+------+-----+---------+
    |inStream_U        |        0|  1028|   0|    -|     2|  512|     1024|
    |numInputs_c9_U    |        0|    68|   0|    -|     2|   32|       64|
    |numInputs_c_U     |        0|    68|   0|    -|     2|   32|       64|
    |outStream_U       |        0|  1028|   0|    -|     2|  512|     1024|
    |output_c_U        |        0|     5|   0|    -|     4|   64|      256|
    |processDelay_c_U  |        0|     5|   0|    -|     3|   32|       96|
    +------------------+---------+------+----+-----+------+-----+---------+
    |Total             |        0|  2202|   0|    0|    15| 1184|     2528|
    +------------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_start_full_n      |       and|   0|  0|   2|           1|           1|
    |read_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  14|           7|           7|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_U0_ap_ready        |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_U0_ap_ready        |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|m_axi_p0_AWVALID     |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_AWREADY     |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_AWADDR      |  out|   64|       m_axi|             p0|       pointer|
|m_axi_p0_AWID        |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_AWLEN       |  out|   32|       m_axi|             p0|       pointer|
|m_axi_p0_AWSIZE      |  out|    3|       m_axi|             p0|       pointer|
|m_axi_p0_AWBURST     |  out|    2|       m_axi|             p0|       pointer|
|m_axi_p0_AWLOCK      |  out|    2|       m_axi|             p0|       pointer|
|m_axi_p0_AWCACHE     |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_AWPROT      |  out|    3|       m_axi|             p0|       pointer|
|m_axi_p0_AWQOS       |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_AWREGION    |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_AWUSER      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WVALID      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WREADY      |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WDATA       |  out|  512|       m_axi|             p0|       pointer|
|m_axi_p0_WSTRB       |  out|   64|       m_axi|             p0|       pointer|
|m_axi_p0_WLAST       |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WID         |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_WUSER       |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_ARVALID     |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_ARREADY     |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_ARADDR      |  out|   64|       m_axi|             p0|       pointer|
|m_axi_p0_ARID        |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_ARLEN       |  out|   32|       m_axi|             p0|       pointer|
|m_axi_p0_ARSIZE      |  out|    3|       m_axi|             p0|       pointer|
|m_axi_p0_ARBURST     |  out|    2|       m_axi|             p0|       pointer|
|m_axi_p0_ARLOCK      |  out|    2|       m_axi|             p0|       pointer|
|m_axi_p0_ARCACHE     |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_ARPROT      |  out|    3|       m_axi|             p0|       pointer|
|m_axi_p0_ARQOS       |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_ARREGION    |  out|    4|       m_axi|             p0|       pointer|
|m_axi_p0_ARUSER      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RVALID      |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RREADY      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RDATA       |   in|  512|       m_axi|             p0|       pointer|
|m_axi_p0_RLAST       |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RID         |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RFIFONUM    |   in|    9|       m_axi|             p0|       pointer|
|m_axi_p0_RUSER       |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_RRESP       |   in|    2|       m_axi|             p0|       pointer|
|m_axi_p0_BVALID      |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_BREADY      |  out|    1|       m_axi|             p0|       pointer|
|m_axi_p0_BRESP       |   in|    2|       m_axi|             p0|       pointer|
|m_axi_p0_BID         |   in|    1|       m_axi|             p0|       pointer|
|m_axi_p0_BUSER       |   in|    1|       m_axi|             p0|       pointer|
|input_r              |   in|   64|     ap_none|        input_r|        scalar|
|input_r_ap_vld       |   in|    1|     ap_none|        input_r|        scalar|
|m_axi_p1_AWVALID     |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_AWREADY     |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_AWADDR      |  out|   64|       m_axi|             p1|       pointer|
|m_axi_p1_AWID        |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_AWLEN       |  out|   32|       m_axi|             p1|       pointer|
|m_axi_p1_AWSIZE      |  out|    3|       m_axi|             p1|       pointer|
|m_axi_p1_AWBURST     |  out|    2|       m_axi|             p1|       pointer|
|m_axi_p1_AWLOCK      |  out|    2|       m_axi|             p1|       pointer|
|m_axi_p1_AWCACHE     |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_AWPROT      |  out|    3|       m_axi|             p1|       pointer|
|m_axi_p1_AWQOS       |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_AWREGION    |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_AWUSER      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WVALID      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WREADY      |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WDATA       |  out|  512|       m_axi|             p1|       pointer|
|m_axi_p1_WSTRB       |  out|   64|       m_axi|             p1|       pointer|
|m_axi_p1_WLAST       |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WID         |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_WUSER       |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_ARVALID     |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_ARREADY     |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_ARADDR      |  out|   64|       m_axi|             p1|       pointer|
|m_axi_p1_ARID        |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_ARLEN       |  out|   32|       m_axi|             p1|       pointer|
|m_axi_p1_ARSIZE      |  out|    3|       m_axi|             p1|       pointer|
|m_axi_p1_ARBURST     |  out|    2|       m_axi|             p1|       pointer|
|m_axi_p1_ARLOCK      |  out|    2|       m_axi|             p1|       pointer|
|m_axi_p1_ARCACHE     |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_ARPROT      |  out|    3|       m_axi|             p1|       pointer|
|m_axi_p1_ARQOS       |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_ARREGION    |  out|    4|       m_axi|             p1|       pointer|
|m_axi_p1_ARUSER      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RVALID      |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RREADY      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RDATA       |   in|  512|       m_axi|             p1|       pointer|
|m_axi_p1_RLAST       |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RID         |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RFIFONUM    |   in|    9|       m_axi|             p1|       pointer|
|m_axi_p1_RUSER       |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_RRESP       |   in|    2|       m_axi|             p1|       pointer|
|m_axi_p1_BVALID      |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_BREADY      |  out|    1|       m_axi|             p1|       pointer|
|m_axi_p1_BRESP       |   in|    2|       m_axi|             p1|       pointer|
|m_axi_p1_BID         |   in|    1|       m_axi|             p1|       pointer|
|m_axi_p1_BUSER       |   in|    1|       m_axi|             p1|       pointer|
|output_r             |   in|   64|     ap_none|       output_r|        scalar|
|output_r_ap_vld      |   in|    1|     ap_none|       output_r|        scalar|
|numInputs            |   in|   32|     ap_none|      numInputs|        scalar|
|numInputs_ap_vld     |   in|    1|     ap_none|      numInputs|        scalar|
|processDelay         |   in|   32|     ap_none|   processDelay|        scalar|
|processDelay_ap_vld  |   in|    1|     ap_none|   processDelay|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  pass_dataflow|  return value|
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numInputs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numInputs" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 7 'read' 'numInputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 8 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%processDelay_c = alloca i64 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 9 'alloca' 'processDelay_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%numInputs_c9 = alloca i64 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 10 'alloca' 'numInputs_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%numInputs_c = alloca i64 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 11 'alloca' 'numInputs_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_c = alloca i64 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 12 'alloca' 'output_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inStream = alloca i64 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:51]   --->   Operation 13 'alloca' 'inStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outStream = alloca i64 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:52]   --->   Operation 14 'alloca' 'outStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 15 [2/2] (2.43ns)   --->   "%call_ln54 = call void @read, i512 %p0, i64 %input_read, i512 %inStream, i32 %numInputs_read, i32 %numInputs_c9" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:54]   --->   Operation 15 'call' 'call_ln54' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%processDelay_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %processDelay" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 16 'read' 'processDelay_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 17 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.21ns)   --->   "%call_ln46 = call void @entry_proc, i64 %output_read, i64 %output_c, i32 %processDelay_read, i32 %processDelay_c" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 18 'call' 'call_ln46' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln54 = call void @read, i512 %p0, i64 %input_read, i512 %inStream, i32 %numInputs_read, i32 %numInputs_c9" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:54]   --->   Operation 19 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln55 = call void @exec, i512 %inStream, i512 %outStream, i32 %numInputs_c9, i32 %processDelay_c, i32 %numInputs_c" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:55]   --->   Operation 20 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln55 = call void @exec, i512 %inStream, i512 %outStream, i32 %numInputs_c9, i32 %processDelay_c, i32 %numInputs_c" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:55]   --->   Operation 21 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln56 = call void @write, i512 %outStream, i512 %p1, i64 %output_c, i32 %numInputs_c" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:56]   --->   Operation 22 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @processDelay_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %processDelay_c, i32 %processDelay_c" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln46 = specinterface void @_ssdm_op_SpecInterface, i32 %processDelay_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 24 'specinterface' 'specinterface_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @numInputs_c9_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numInputs_c9, i32 %numInputs_c9" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 25 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln46 = specinterface void @_ssdm_op_SpecInterface, i32 %numInputs_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 26 'specinterface' 'specinterface_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @numInputs_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %numInputs_c, i32 %numInputs_c" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 27 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln46 = specinterface void @_ssdm_op_SpecInterface, i32 %numInputs_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 28 'specinterface' 'specinterface_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @output_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_c, i64 %output_c" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 29 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln46 = specinterface void @_ssdm_op_SpecInterface, i64 %output_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 30 'specinterface' 'specinterface_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln46 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:46]   --->   Operation 31 'specdataflowpipeline' 'specdataflowpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %p1, void @empty_3, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_11, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %p0, void @empty_3, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @inStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %inStream, i512 %inStream"   --->   Operation 34 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %outStream, i512 %outStream"   --->   Operation 36 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln56 = call void @write, i512 %outStream, i512 %p1, i64 %output_c, i32 %numInputs_c" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:56]   --->   Operation 38 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:58]   --->   Operation 39 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numInputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ processDelay]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numInputs_read            (read                ) [ 0010000]
input_read                (read                ) [ 0010000]
processDelay_c            (alloca              ) [ 0011111]
numInputs_c9              (alloca              ) [ 0111111]
numInputs_c               (alloca              ) [ 0011111]
output_c                  (alloca              ) [ 0011111]
inStream                  (alloca              ) [ 0111111]
outStream                 (alloca              ) [ 0011111]
processDelay_read         (read                ) [ 0000000]
output_read               (read                ) [ 0000000]
call_ln46                 (call                ) [ 0000000]
call_ln54                 (call                ) [ 0000000]
call_ln55                 (call                ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln46        (specinterface       ) [ 0000000]
empty_30                  (specchannel         ) [ 0000000]
specinterface_ln46        (specinterface       ) [ 0000000]
empty_31                  (specchannel         ) [ 0000000]
specinterface_ln46        (specinterface       ) [ 0000000]
empty_32                  (specchannel         ) [ 0000000]
specinterface_ln46        (specinterface       ) [ 0000000]
specdataflowpipeline_ln46 (specdataflowpipeline) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_33                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_34                  (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln56                 (call                ) [ 0000000]
ret_ln58                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numInputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="processDelay">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processDelay"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exec"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="processDelay_c_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs_c9_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="processDelay_c_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="processDelay_c/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="numInputs_c9_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numInputs_c9/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="numInputs_c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numInputs_c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="output_c_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_c/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="inStream_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inStream/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="outStream_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outStream/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="numInputs_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numInputs_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="processDelay_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="processDelay_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="output_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_r_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="0" index="3" bw="512" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="0"/>
<pin id="131" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="call_ln46_entry_proc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="1"/>
<pin id="140" dir="0" index="3" bw="32" slack="0"/>
<pin id="141" dir="0" index="4" bw="32" slack="1"/>
<pin id="142" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_exec_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="512" slack="2"/>
<pin id="149" dir="0" index="2" bw="512" slack="2"/>
<pin id="150" dir="0" index="3" bw="32" slack="2"/>
<pin id="151" dir="0" index="4" bw="32" slack="2"/>
<pin id="152" dir="0" index="5" bw="32" slack="2"/>
<pin id="153" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_write_r_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="512" slack="4"/>
<pin id="158" dir="0" index="2" bw="512" slack="0"/>
<pin id="159" dir="0" index="3" bw="64" slack="4"/>
<pin id="160" dir="0" index="4" bw="32" slack="4"/>
<pin id="161" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="numInputs_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numInputs_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="input_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="processDelay_c_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="processDelay_c "/>
</bind>
</comp>

<comp id="180" class="1005" name="numInputs_c9_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="numInputs_c9 "/>
</bind>
</comp>

<comp id="186" class="1005" name="numInputs_c_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2"/>
<pin id="188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="numInputs_c "/>
</bind>
</comp>

<comp id="192" class="1005" name="output_c_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_c "/>
</bind>
</comp>

<comp id="198" class="1005" name="inStream_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="512" slack="0"/>
<pin id="200" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="inStream "/>
</bind>
</comp>

<comp id="204" class="1005" name="outStream_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="512" slack="2"/>
<pin id="206" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="outStream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="106" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="100" pin="2"/><net_sink comp="124" pin=4"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="118" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="112" pin="2"/><net_sink comp="136" pin=3"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="100" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="172"><net_src comp="106" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="177"><net_src comp="76" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="183"><net_src comp="80" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="189"><net_src comp="84" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="195"><net_src comp="88" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="201"><net_src comp="92" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="207"><net_src comp="96" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="155" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p0 | {}
	Port: p1 | {5 6 }
 - Input state : 
	Port: pass_dataflow : p0 | {1 2 }
	Port: pass_dataflow : input_r | {1 }
	Port: pass_dataflow : p1 | {}
	Port: pass_dataflow : output_r | {2 }
	Port: pass_dataflow : numInputs | {1 }
	Port: pass_dataflow : processDelay | {2 }
  - Chain level:
	State 1
		call_ln54 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_read_r_fu_124       |  0.387  |   1212  |    88   |
|   call   |  call_ln46_entry_proc_fu_136  |    0    |    0    |    0    |
|          |        grp_exec_fu_146        |  0.774  |   2248  |   733   |
|          |       grp_write_r_fu_155      |  0.774  |   1724  |    88   |
|----------|-------------------------------|---------|---------|---------|
|          |   numInputs_read_read_fu_100  |    0    |    0    |    0    |
|   read   |     input_read_read_fu_106    |    0    |    0    |    0    |
|          | processDelay_read_read_fu_112 |    0    |    0    |    0    |
|          |    output_read_read_fu_118    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |  1.935  |   5184  |   909   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   inStream_reg_198   |   512  |
|  input_read_reg_169  |   64   |
| numInputs_c9_reg_180 |   32   |
|  numInputs_c_reg_186 |   32   |
|numInputs_read_reg_164|   32   |
|   outStream_reg_204  |   512  |
|   output_c_reg_192   |   64   |
|processDelay_c_reg_174|   32   |
+----------------------+--------+
|         Total        |  1280  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_read_r_fu_124 |  p2  |   2  |  64  |   128  ||    9    |
| grp_read_r_fu_124 |  p4  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  5184  |   909  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |  1280  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  6464  |   927  |
+-----------+--------+--------+--------+
