Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 9357baab4db8408e839840bf41a978a5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot color_tb_behav xil_defaultlib.color_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 5 for port x_center [C:/532/color_laser_detect_ip_v1.44/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:87]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port y_center [C:/532/color_laser_detect_ip_v1.44/ip_repo/color_mk2_1.0/hdl/color_mk2_v1_0.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.color_mk2_v1_0_S00_AXIS(H_RESOLU...
Compiling module xil_defaultlib.color_mk2_v1_0_M00_AXIS(H_RESOLU...
Compiling module xil_defaultlib.color_mk2_v1_0(H_RESOLUTION=13,V...
Compiling module xil_defaultlib.color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot color_tb_behav
