Running: C:\Users\Public\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Sandeep Kooner/Desktop/360Labs/Project3VGA/VGA_synchronization_tf_isim_beh.exe -prj C:/Users/Sandeep Kooner/Desktop/360Labs/Project3VGA/VGA_synchronization_tf_beh.prj work.VGA_synchronization_tf work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Sandeep Kooner/Desktop/360Labs/Project3VGA/vga_synchronization.v" into library work
Analyzing Verilog file "C:/Users/Sandeep Kooner/Desktop/360Labs/Project3VGA/pixel_generation.v" into library work
Analyzing Verilog file "C:/Users/Sandeep Kooner/Desktop/360Labs/Project3VGA/VGA_controller.v" into library work
Analyzing Verilog file "C:/Users/Sandeep Kooner/Desktop/360Labs/Project3VGA/VGA_synchronization_tf.v" into library work
Analyzing Verilog file "C:/Users/Public/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module vga_synchronization
Compiling module pixel_generation
Compiling module VGA_controller
Compiling module VGA_synchronization_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Sandeep Kooner/Desktop/360Labs/Project3VGA/VGA_synchronization_tf_isim_beh.exe
Fuse Memory Usage: 28040 KB
Fuse CPU Usage: 405 ms
