[03/23 23:41:19      0s] 
[03/23 23:41:19      0s] Cadence Innovus(TM) Implementation System.
[03/23 23:41:19      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 23:41:19      0s] 
[03/23 23:41:19      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[03/23 23:41:19      0s] Options:	
[03/23 23:41:19      0s] Date:		Thu Mar 23 23:41:19 2023
[03/23 23:41:19      0s] Host:		eecs2420p06.engin.umich.edu (x86_64 w/Linux 4.18.0-425.13.1.el8_7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) E-2136 CPU @ 3.30GHz 12288KB)
[03/23 23:41:19      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/23 23:41:19      0s] 
[03/23 23:41:19      0s] License:
[03/23 23:41:19      0s] 		[23:41:19.185251] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[03/23 23:41:19      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/23 23:41:19      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 23:41:47     10s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/23 23:41:56     12s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[03/23 23:41:56     12s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[03/23 23:41:56     12s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 23:41:56     12s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[03/23 23:41:56     12s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[03/23 23:41:56     12s] @(#)CDS: CPE v21.14-s062
[03/23 23:41:56     12s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 23:41:56     12s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[03/23 23:41:56     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 23:41:56     12s] @(#)CDS: RCDB 11.15.0
[03/23 23:41:56     12s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[03/23 23:41:56     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_400308_eecs2420p06.engin.umich.edu_guohch_dbkqtB.

[03/23 23:41:56     12s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 23:42:00     14s] 
[03/23 23:42:00     14s] **INFO:  MMMC transition support version v31-84 
[03/23 23:42:00     14s] 
[03/23 23:42:00     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 23:42:00     14s] <CMD> suppressMessage ENCEXT-2799
[03/23 23:42:00     14s] <CMD> win
[03/23 23:42:11     15s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[03/23 23:42:11     15s] <CMD> set defHierChar /
[03/23 23:42:11     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 23:42:11     15s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 23:42:11     15s] <CMD> set init_oa_search_lib {}
[03/23 23:42:11     15s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 23:42:11     15s] <CMD> set init_design_netlisttype Verilog
[03/23 23:42:11     15s] <CMD> set init_pwr_net VDD
[03/23 23:42:11     15s] <CMD> set init_top_cell PE_top
[03/23 23:42:11     15s] <CMD> set init_gnd_net VSS
[03/23 23:42:11     15s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 23:42:11     15s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 23:42:11     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 23:42:11     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 23:42:11     15s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 23:42:11     15s] <CMD> init_design
[03/23 23:42:11     15s] #% Begin Load MMMC data ... (date=03/23 23:42:11, mem=959.9M)
[03/23 23:42:11     15s] #% End Load MMMC data ... (date=03/23 23:42:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.1M, current mem=961.1M)
[03/23 23:42:11     15s] 
[03/23 23:42:11     15s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[03/23 23:42:11     15s] 
[03/23 23:42:11     15s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[03/23 23:42:11     15s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/23 23:42:11     15s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/23 23:42:11     15s] Set DBUPerIGU to M2 pitch 400.
[03/23 23:42:11     15s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:42:11     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:42:11     15s] 
[03/23 23:42:11     15s] viaInitial starts at Thu Mar 23 23:42:11 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/23 23:42:11     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/23 23:42:11     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/23 23:42:11     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/23 23:42:11     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/23 23:42:11     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/23 23:42:11     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[03/23 23:42:11     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:42:11     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[03/23 23:42:11     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:42:11     15s] viaInitial ends at Thu Mar 23 23:42:11 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 23:42:11     15s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 23:42:11     15s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[03/23 23:42:11     16s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[03/23 23:42:11     16s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[03/23 23:42:11     16s] Read 527 cells in library typical.
[03/23 23:42:11     16s] Library reading multithread flow ended.
[03/23 23:42:12     16s] Ending "PreSetAnalysisView" (total cpu=0:00:01.2, real=0:00:01.0, peak res=1106.5M, current mem=991.3M)
[03/23 23:42:12     16s] *** End library_loading (cpu=0.02min, real=0.02min, mem=171.0M, fe_cpu=0.28min, fe_real=0.88min, fe_mem=1068.9M) ***
[03/23 23:42:12     17s] #% Begin Load netlist data ... (date=03/23 23:42:12, mem=990.4M)
[03/23 23:42:12     17s] *** Begin netlist parsing (mem=1068.9M) ***
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 23:42:12     17s] Type 'man IMPVL-159' for more detail.
[03/23 23:42:12     17s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 23:42:12     17s] To increase the message display limit, refer to the product command reference manual.
[03/23 23:42:12     17s] Created 527 new cells from 1 timing libraries.
[03/23 23:42:12     17s] Reading netlist ...
[03/23 23:42:12     17s] Backslashed names will retain backslash and a trailing blank character.
[03/23 23:42:12     17s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v'
[03/23 23:42:12     17s] 
[03/23 23:42:12     17s] *** Memory Usage v#1 (Current mem = 1068.867M, initial mem = 397.922M) ***
[03/23 23:42:12     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1068.9M) ***
[03/23 23:42:12     17s] #% End Load netlist data ... (date=03/23 23:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.2M, current mem=1003.2M)
[03/23 23:42:12     17s] Set top cell to PE_top.
[03/23 23:42:12     17s] Hooked 527 DB cells to tlib cells.
[03/23 23:42:12     17s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1009.6M, current mem=1009.6M)
[03/23 23:42:12     17s] Starting recursive module instantiation check.
[03/23 23:42:12     17s] No recursion found.
[03/23 23:42:12     17s] Building hierarchical netlist for Cell PE_top ...
[03/23 23:42:12     17s] *** Netlist is unique.
[03/23 23:42:12     17s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 23:42:12     17s] ** info: there are 551 modules.
[03/23 23:42:12     17s] ** info: there are 2647 stdCell insts.
[03/23 23:42:12     17s] 
[03/23 23:42:12     17s] *** Memory Usage v#1 (Current mem = 1085.281M, initial mem = 397.922M) ***
[03/23 23:42:12     17s] Start create_tracks
[03/23 23:42:12     17s] Extraction setup Started 
[03/23 23:42:12     17s] 
[03/23 23:42:12     17s] Trim Metal Layers:
[03/23 23:42:12     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 23:42:12     17s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 23:42:12     17s] __QRC_SADV_USE_LE__ is set 0
[03/23 23:42:13     17s] Metal Layer Id 1 is M1 
[03/23 23:42:13     17s] Metal Layer Id 2 is M2 
[03/23 23:42:13     17s] Metal Layer Id 3 is M3 
[03/23 23:42:13     17s] Metal Layer Id 4 is M4 
[03/23 23:42:13     17s] Metal Layer Id 5 is M5 
[03/23 23:42:13     17s] Metal Layer Id 6 is M6 
[03/23 23:42:13     17s] Metal Layer Id 7 is MQ 
[03/23 23:42:13     17s] Metal Layer Id 8 is LM 
[03/23 23:42:13     17s] Via Layer Id 33 is CA 
[03/23 23:42:13     17s] Via Layer Id 34 is V1 
[03/23 23:42:13     17s] Via Layer Id 35 is V2 
[03/23 23:42:13     17s] Via Layer Id 36 is V3 
[03/23 23:42:13     17s] Via Layer Id 37 is V4 
[03/23 23:42:13     17s] Via Layer Id 38 is V5 
[03/23 23:42:13     17s] Via Layer Id 39 is VL 
[03/23 23:42:13     17s] Via Layer Id 40 is VQ 
[03/23 23:42:13     17s] 
[03/23 23:42:13     17s] Trim Metal Layers:
[03/23 23:42:13     17s] Generating auto layer map file.
[03/23 23:42:13     17s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 23:42:13     17s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 23:42:13     17s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 23:42:13     17s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 23:42:13     17s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 23:42:13     17s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 23:42:13     17s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 23:42:13     17s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 23:42:13     17s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 23:42:13     17s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 23:42:13     17s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 23:42:13     17s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 23:42:13     17s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 23:42:13     17s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 23:42:13     17s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 23:42:13     17s] Metal Layer Id 1 mapped to 9 
[03/23 23:42:13     17s] Via Layer Id 1 mapped to 10 
[03/23 23:42:13     17s] Metal Layer Id 2 mapped to 11 
[03/23 23:42:13     17s] Via Layer Id 2 mapped to 12 
[03/23 23:42:13     17s] Metal Layer Id 3 mapped to 13 
[03/23 23:42:13     17s] Via Layer Id 3 mapped to 14 
[03/23 23:42:13     17s] Metal Layer Id 4 mapped to 15 
[03/23 23:42:13     17s] Via Layer Id 4 mapped to 16 
[03/23 23:42:13     17s] Metal Layer Id 5 mapped to 17 
[03/23 23:42:13     17s] Via Layer Id 5 mapped to 18 
[03/23 23:42:13     17s] Metal Layer Id 6 mapped to 19 
[03/23 23:42:13     17s] Via Layer Id 6 mapped to 20 
[03/23 23:42:13     17s] Metal Layer Id 7 mapped to 21 
[03/23 23:42:13     17s] Via Layer Id 7 mapped to 22 
[03/23 23:42:13     17s] Metal Layer Id 8 mapped to 23 
[03/23 23:42:13     17s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/23 23:42:13     17s] eee: Reading patterns meta data.
[03/23 23:42:13     17s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/23 23:42:13     17s] Restore PreRoute Pattern Extraction data failed.
[03/23 23:42:13     17s] Importing multi-corner technology file(s) for preRoute extraction...
[03/23 23:42:13     17s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 23:42:13     18s] Metal Layer Id 1 is M1 
[03/23 23:42:13     18s] Metal Layer Id 2 is M2 
[03/23 23:42:13     18s] Metal Layer Id 3 is M3 
[03/23 23:42:13     18s] Metal Layer Id 4 is M4 
[03/23 23:42:13     18s] Metal Layer Id 5 is M5 
[03/23 23:42:13     18s] Metal Layer Id 6 is M6 
[03/23 23:42:13     18s] Metal Layer Id 7 is MQ 
[03/23 23:42:13     18s] Metal Layer Id 8 is LM 
[03/23 23:42:13     18s] Via Layer Id 33 is CA 
[03/23 23:42:13     18s] Via Layer Id 34 is V1 
[03/23 23:42:13     18s] Via Layer Id 35 is V2 
[03/23 23:42:13     18s] Via Layer Id 36 is V3 
[03/23 23:42:13     18s] Via Layer Id 37 is V4 
[03/23 23:42:13     18s] Via Layer Id 38 is V5 
[03/23 23:42:13     18s] Via Layer Id 39 is VL 
[03/23 23:42:13     18s] Via Layer Id 40 is VQ 
[03/23 23:42:13     18s] 
[03/23 23:42:13     18s] Trim Metal Layers:
[03/23 23:42:13     18s] Generating auto layer map file.
[03/23 23:42:13     18s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 23:42:13     18s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 23:42:13     18s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 23:42:13     18s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 23:42:13     18s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 23:42:13     18s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 23:42:13     18s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 23:42:13     18s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 23:42:13     18s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 23:42:13     18s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 23:42:13     18s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 23:42:13     18s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 23:42:13     18s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 23:42:13     18s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 23:42:13     18s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 23:42:13     18s] Metal Layer Id 1 mapped to 9 
[03/23 23:42:13     18s] Via Layer Id 1 mapped to 10 
[03/23 23:42:13     18s] Metal Layer Id 2 mapped to 11 
[03/23 23:42:13     18s] Via Layer Id 2 mapped to 12 
[03/23 23:42:13     18s] Metal Layer Id 3 mapped to 13 
[03/23 23:42:13     18s] Via Layer Id 3 mapped to 14 
[03/23 23:42:13     18s] Metal Layer Id 4 mapped to 15 
[03/23 23:42:13     18s] Via Layer Id 4 mapped to 16 
[03/23 23:42:13     18s] Metal Layer Id 5 mapped to 17 
[03/23 23:42:13     18s] Via Layer Id 5 mapped to 18 
[03/23 23:42:13     18s] Metal Layer Id 6 mapped to 19 
[03/23 23:42:13     18s] Via Layer Id 6 mapped to 20 
[03/23 23:42:13     18s] Metal Layer Id 7 mapped to 21 
[03/23 23:42:13     18s] Via Layer Id 7 mapped to 22 
[03/23 23:42:13     18s] Metal Layer Id 8 mapped to 23 
[03/23 23:42:14     19s] Completed (cpu: 0:00:01.9 real: 0:00:02.0)
[03/23 23:42:14     19s] Set Shrink Factor to 1.00000
[03/23 23:42:14     19s] Summary of Active RC-Corners : 
[03/23 23:42:14     19s]  
[03/23 23:42:14     19s]  Analysis View: setupAnalysis
[03/23 23:42:14     19s]     RC-Corner Name        : rc-typ
[03/23 23:42:14     19s]     RC-Corner Index       : 0
[03/23 23:42:14     19s]     RC-Corner Temperature : 25 Celsius
[03/23 23:42:14     19s]     RC-Corner Cap Table   : ''
[03/23 23:42:14     19s]     RC-Corner PreRoute Res Factor         : 1
[03/23 23:42:14     19s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 23:42:14     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 23:42:14     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 23:42:14     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 23:42:14     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 23:42:14     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 23:42:14     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 23:42:14     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 23:42:14     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 23:42:14     19s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 23:42:14     19s]  
[03/23 23:42:14     19s]  Analysis View: holdAnalysis
[03/23 23:42:14     19s]     RC-Corner Name        : rc-typ
[03/23 23:42:14     19s]     RC-Corner Index       : 0
[03/23 23:42:14     19s]     RC-Corner Temperature : 25 Celsius
[03/23 23:42:14     19s]     RC-Corner Cap Table   : ''
[03/23 23:42:14     19s]     RC-Corner PreRoute Res Factor         : 1
[03/23 23:42:14     19s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 23:42:14     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 23:42:14     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 23:42:14     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 23:42:14     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 23:42:14     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 23:42:14     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 23:42:14     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 23:42:14     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 23:42:14     19s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 23:42:14     19s] 
[03/23 23:42:14     19s] Trim Metal Layers:
[03/23 23:42:14     19s] LayerId::1 widthSet size::1
[03/23 23:42:14     19s] LayerId::2 widthSet size::1
[03/23 23:42:14     19s] LayerId::3 widthSet size::1
[03/23 23:42:14     19s] LayerId::4 widthSet size::1
[03/23 23:42:14     19s] LayerId::5 widthSet size::1
[03/23 23:42:14     19s] LayerId::6 widthSet size::1
[03/23 23:42:14     19s] LayerId::7 widthSet size::1
[03/23 23:42:14     19s] LayerId::8 widthSet size::1
[03/23 23:42:14     19s] Updating RC grid for preRoute extraction ...
[03/23 23:42:14     19s] eee: pegSigSF::1.070000
[03/23 23:42:14     19s] Initializing multi-corner resistance tables ...
[03/23 23:42:14     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:42:14     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:42:14     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:42:14     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:42:14     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:42:14     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:42:14     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:42:14     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:42:14     19s] {RT rc-typ 0 8 8 {7 0} 1}
[03/23 23:42:14     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 23:42:14     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/23 23:42:14     19s] *Info: initialize multi-corner CTS.
[03/23 23:42:14     19s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1286.9M, current mem=1076.8M)
[03/23 23:42:14     19s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' ...
[03/23 23:42:15     19s] Current (total cpu=0:00:19.7, real=0:00:56.0, peak res=1334.3M, current mem=1334.3M)
[03/23 23:42:15     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 8).
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 9).
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc completed, with 2 WARNING
[03/23 23:42:15     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1352.7M, current mem=1352.6M)
[03/23 23:42:15     19s] Current (total cpu=0:00:19.8, real=0:00:56.0, peak res=1352.7M, current mem=1352.6M)
[03/23 23:42:15     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 23:42:15     19s] Summary for sequential cells identification: 
[03/23 23:42:15     19s]   Identified SBFF number: 112
[03/23 23:42:15     19s]   Identified MBFF number: 0
[03/23 23:42:15     19s]   Identified SB Latch number: 0
[03/23 23:42:15     19s]   Identified MB Latch number: 0
[03/23 23:42:15     19s]   Not identified SBFF number: 8
[03/23 23:42:15     19s]   Not identified MBFF number: 0
[03/23 23:42:15     19s]   Not identified SB Latch number: 0
[03/23 23:42:15     19s]   Not identified MB Latch number: 0
[03/23 23:42:15     19s]   Number of sequential cells which are not FFs: 34
[03/23 23:42:15     19s] Total number of combinational cells: 363
[03/23 23:42:15     19s] Total number of sequential cells: 154
[03/23 23:42:15     19s] Total number of tristate cells: 10
[03/23 23:42:15     19s] Total number of level shifter cells: 0
[03/23 23:42:15     19s] Total number of power gating cells: 0
[03/23 23:42:15     19s] Total number of isolation cells: 0
[03/23 23:42:15     19s] Total number of power switch cells: 0
[03/23 23:42:15     19s] Total number of pulse generator cells: 0
[03/23 23:42:15     19s] Total number of always on buffers: 0
[03/23 23:42:15     19s] Total number of retention cells: 0
[03/23 23:42:15     19s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 23:42:15     19s] Total number of usable buffers: 16
[03/23 23:42:15     19s] List of unusable buffers:
[03/23 23:42:15     19s] Total number of unusable buffers: 0
[03/23 23:42:15     19s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 23:42:15     19s] Total number of usable inverters: 19
[03/23 23:42:15     19s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 23:42:15     19s] Total number of unusable inverters: 3
[03/23 23:42:15     19s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 23:42:15     19s] Total number of identified usable delay cells: 8
[03/23 23:42:15     19s] List of identified unusable delay cells:
[03/23 23:42:15     19s] Total number of identified unusable delay cells: 0
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] TimeStamp Deleting Cell Server Begin ...
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] TimeStamp Deleting Cell Server End ...
[03/23 23:42:15     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1373.5M, current mem=1373.5M)
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 23:42:15     19s] Summary for sequential cells identification: 
[03/23 23:42:15     19s]   Identified SBFF number: 112
[03/23 23:42:15     19s]   Identified MBFF number: 0
[03/23 23:42:15     19s]   Identified SB Latch number: 0
[03/23 23:42:15     19s]   Identified MB Latch number: 0
[03/23 23:42:15     19s]   Not identified SBFF number: 8
[03/23 23:42:15     19s]   Not identified MBFF number: 0
[03/23 23:42:15     19s]   Not identified SB Latch number: 0
[03/23 23:42:15     19s]   Not identified MB Latch number: 0
[03/23 23:42:15     19s]   Number of sequential cells which are not FFs: 34
[03/23 23:42:15     19s]  Visiting view : setupAnalysis
[03/23 23:42:15     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 23:42:15     19s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 23:42:15     19s]  Visiting view : holdAnalysis
[03/23 23:42:15     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 23:42:15     19s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 23:42:15     19s] TLC MultiMap info (StdDelay):
[03/23 23:42:15     19s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 23:42:15     19s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 23:42:15     19s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 23:42:15     19s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 23:42:15     19s]  Setting StdDelay to: 22.7ps
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 23:42:15     19s] #% Begin Load MMMC data post ... (date=03/23 23:42:15, mem=1374.2M)
[03/23 23:42:15     19s] #% End Load MMMC data post ... (date=03/23 23:42:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1374.2M, current mem=1374.2M)
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] *** Summary of all messages that are not suppressed in this session:
[03/23 23:42:15     19s] Severity  ID               Count  Summary                                  
[03/23 23:42:15     19s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 23:42:15     19s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 23:42:15     19s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 23:42:15     19s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 23:42:15     19s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 23:42:15     19s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 23:42:15     19s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 23:42:15     19s] *** Message Summary: 1080 warning(s), 0 error(s)
[03/23 23:42:15     19s] 
[03/23 23:42:15     19s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 23:42:15     19s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 23:42:15     19s] <CMD> floorPlan -noSnapToGrid -s 336 336 7 7 7 7
[03/23 23:42:15     19s] Start create_tracks
[03/23 23:42:15     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 23:42:15     19s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 23:42:15     19s] #% Begin save design ... (date=03/23 23:42:15, mem=1381.1M)
[03/23 23:42:15     19s] % Begin Save ccopt configuration ... (date=03/23 23:42:15, mem=1381.1M)
[03/23 23:42:15     20s] % End Save ccopt configuration ... (date=03/23 23:42:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.7M, current mem=1381.7M)
[03/23 23:42:15     20s] % Begin Save netlist data ... (date=03/23 23:42:15, mem=1381.7M)
[03/23 23:42:15     20s] Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:42:15     20s] % End Save netlist data ... (date=03/23 23:42:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1415.8M, current mem=1383.1M)
[03/23 23:42:15     20s] Saving symbol-table file in separate thread ...
[03/23 23:42:15     20s] Saving congestion map file in separate thread ...
[03/23 23:42:15     20s] Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:42:15     20s] % Begin Save AAE data ... (date=03/23 23:42:15, mem=1383.6M)
[03/23 23:42:15     20s] Saving AAE Data ...
[03/23 23:42:15     20s] % End Save AAE data ... (date=03/23 23:42:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1383.6M, current mem=1383.6M)
[03/23 23:42:15     20s] Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:42:15     20s] Saving mode setting ...
[03/23 23:42:15     20s] Saving global file ...
[03/23 23:42:16     20s] Saving Drc markers ...
[03/23 23:42:16     20s] ... No Drc file written since there is no markers found.
[03/23 23:42:16     20s] % Begin Save routing data ... (date=03/23 23:42:16, mem=1388.4M)
[03/23 23:42:16     20s] Saving route file ...
[03/23 23:42:16     20s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1439.8M) ***
[03/23 23:42:16     20s] % End Save routing data ... (date=03/23 23:42:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.6M, current mem=1388.6M)
[03/23 23:42:16     20s] Saving special route data file in separate thread ...
[03/23 23:42:16     20s] Saving PG Conn data in separate thread ...
[03/23 23:42:16     20s] Saving placement file in separate thread ...
[03/23 23:42:16     20s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:42:16     20s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:42:16     20s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:16     20s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:16     20s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1455.8M) ***
[03/23 23:42:16     20s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:16     20s] Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
[03/23 23:42:16     20s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1455.8M) ***
[03/23 23:42:16     20s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:42:16     20s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
[03/23 23:42:16     20s] Checksum of RCGrid density data::96
[03/23 23:42:16     20s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:16     20s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:16     20s] % Begin Save power constraints data ... (date=03/23 23:42:16, mem=1391.4M)
[03/23 23:42:16     20s] % End Save power constraints data ... (date=03/23 23:42:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1391.4M, current mem=1391.4M)
[03/23 23:42:17     20s] Generated self-contained design PE_top_floor_planned.enc.dat.tmp
[03/23 23:42:17     20s] #% End save design ... (date=03/23 23:42:17, total cpu=0:00:00.6, real=0:00:02.0, peak res=1418.9M, current mem=1394.0M)
[03/23 23:42:17     20s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:42:17     20s] 
[03/23 23:42:17     20s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 23:42:17     20s] #% Begin save design ... (date=03/23 23:42:17, mem=1394.0M)
[03/23 23:42:17     20s] % Begin Save ccopt configuration ... (date=03/23 23:42:17, mem=1394.0M)
[03/23 23:42:17     20s] % End Save ccopt configuration ... (date=03/23 23:42:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
[03/23 23:42:17     20s] % Begin Save netlist data ... (date=03/23 23:42:17, mem=1394.0M)
[03/23 23:42:17     20s] Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:42:17     20s] % End Save netlist data ... (date=03/23 23:42:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1394.3M, current mem=1394.3M)
[03/23 23:42:17     20s] Saving symbol-table file in separate thread ...
[03/23 23:42:17     20s] Saving congestion map file in separate thread ...
[03/23 23:42:17     20s] % Begin Save AAE data ... (date=03/23 23:42:17, mem=1394.3M)
[03/23 23:42:17     20s] Saving AAE Data ...
[03/23 23:42:17     20s] Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:42:17     20s] % End Save AAE data ... (date=03/23 23:42:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.3M, current mem=1394.3M)
[03/23 23:42:17     20s] Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:42:17     20s] Saving mode setting ...
[03/23 23:42:17     20s] Saving global file ...
[03/23 23:42:18     20s] Saving Drc markers ...
[03/23 23:42:18     20s] ... No Drc file written since there is no markers found.
[03/23 23:42:18     20s] % Begin Save routing data ... (date=03/23 23:42:18, mem=1394.5M)
[03/23 23:42:18     20s] Saving route file ...
[03/23 23:42:18     20s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1478.7M) ***
[03/23 23:42:18     20s] % End Save routing data ... (date=03/23 23:42:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.5M, current mem=1394.5M)
[03/23 23:42:18     20s] Saving special route data file in separate thread ...
[03/23 23:42:18     20s] Saving PG Conn data in separate thread ...
[03/23 23:42:18     20s] Saving placement file in separate thread ...
[03/23 23:42:18     20s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:42:18     20s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:42:18     20s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:18     20s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:18     20s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1492.7M) ***
[03/23 23:42:18     20s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:18     20s] Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
[03/23 23:42:18     20s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1492.7M) ***
[03/23 23:42:18     20s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:42:18     20s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
[03/23 23:42:18     20s] Checksum of RCGrid density data::96
[03/23 23:42:18     20s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:18     20s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:42:19     20s] % Begin Save power constraints data ... (date=03/23 23:42:18, mem=1394.8M)
[03/23 23:42:19     20s] % End Save power constraints data ... (date=03/23 23:42:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.8M, current mem=1394.8M)
[03/23 23:42:19     21s] Generated self-contained design PE_top_insts_placed.enc.dat.tmp
[03/23 23:42:19     21s] #% End save design ... (date=03/23 23:42:19, total cpu=0:00:00.5, real=0:00:02.0, peak res=1425.3M, current mem=1395.1M)
[03/23 23:42:19     21s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:42:19     21s] 
[03/23 23:42:40     23s] <CMD> loadIoFile scripts/PE_top.io
[03/23 23:42:40     23s] Reading IO assignment file "scripts/PE_top.io" ...
[03/23 23:42:41     23s] <CMD> zoomBox -105.32300 -130.54300 437.01900 354.96900
[03/23 23:42:41     23s] <CMD> zoomBox -213.77100 -269.63100 669.34300 520.94500
[03/23 23:42:42     23s] <CMD> zoomBox -130.39300 -113.33600 507.65800 457.85600
[03/23 23:42:43     24s] <CMD> zoomBox -97.04500 79.55500 236.02300 377.72200
[03/23 23:42:43     24s] <CMD> zoomBox -53.79500 166.67500 120.06900 322.32000
[03/23 23:42:43     24s] <CMD> zoomBox -23.26300 215.05300 67.49600 296.30200
[03/23 23:42:44     24s] <CMD> zoomBox -50.05600 126.72900 154.49400 309.84500
[03/23 23:42:44     24s] <CMD> zoomBox -81.48100 35.92700 251.59500 334.10100
[03/23 23:42:45     24s] <CMD> zoomBox -165.91600 -64.68600 472.15400 506.52300
[03/23 23:42:45     24s] <CMD> zoomBox -98.07200 -44.62100 293.78400 306.17400
[03/23 23:42:46     24s] <CMD> zoomBox -40.54500 -18.96200 133.32600 136.69000
[03/23 23:42:46     24s] <CMD> zoomBox -57.99700 -28.81100 182.65600 186.62500
[03/23 23:42:47     24s] <CMD> zoomBox -97.51300 -51.11100 294.35100 299.69100
[03/23 23:42:51     25s] <CMD> setDesignMode -process 130
[03/23 23:42:51     25s] ##  Process: 130           (User Set)               
[03/23 23:42:51     25s] ##     Node: (not set)                           
[03/23 23:42:51     25s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 23:42:51     25s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/23 23:42:51     25s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 23:42:51     25s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 23:42:51     25s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/23 23:42:51     25s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/23 23:42:51     25s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/23 23:42:51     25s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 23:42:51     25s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 23:42:51     25s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 23:42:51     25s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 23:42:51     25s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
[03/23 23:42:51     25s] <CMD> timeDesign -prePlace
[03/23 23:42:51     25s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:25.2/0:01:27.1 (0.3), mem = 1620.3M
[03/23 23:42:51     25s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/23 23:42:51     25s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/23 23:42:51     25s] Multithreaded Timing Analysis is initialized with 6 threads
[03/23 23:42:51     25s] 
[03/23 23:42:51     25s] Set Using Default Delay Limit as 101.
[03/23 23:42:51     25s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/23 23:42:51     25s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/23 23:42:51     25s] Set Default Net Delay as 0 ps.
[03/23 23:42:51     25s] Set Default Net Load as 0 pF. 
[03/23 23:42:51     25s] Set Default Input Pin Transition as 1 ps.
[03/23 23:42:51     25s] Effort level <high> specified for reg2reg path_group
[03/23 23:42:51     25s] All LLGs are deleted
[03/23 23:42:51     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:51     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:51     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1845.7M, EPOCH TIME: 1679629371.720653
[03/23 23:42:51     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1845.7M, EPOCH TIME: 1679629371.720968
[03/23 23:42:51     25s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1845.7M, EPOCH TIME: 1679629371.721952
[03/23 23:42:51     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:51     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:51     25s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1941.7M, EPOCH TIME: 1679629371.725713
[03/23 23:42:51     25s] Max number of tech site patterns supported in site array is 256.
[03/23 23:42:51     25s] Core basic site is IBM13SITE
[03/23 23:42:51     25s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1941.7M, EPOCH TIME: 1679629371.741572
[03/23 23:42:51     25s] After signature check, allow fast init is false, keep pre-filter is false.
[03/23 23:42:51     25s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 23:42:51     25s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:1973.7M, EPOCH TIME: 1679629371.747233
[03/23 23:42:51     25s] Use non-trimmed site array because memory saving is not enough.
[03/23 23:42:51     25s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/23 23:42:51     25s] SiteArray: use 479,232 bytes
[03/23 23:42:51     25s] SiteArray: current memory after site array memory allocation 1974.2M
[03/23 23:42:51     25s] SiteArray: FP blocked sites are writable
[03/23 23:42:51     25s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1942.2M, EPOCH TIME: 1679629371.751909
[03/23 23:42:51     25s] Process 0 wires and vias for routing blockage analysis
[03/23 23:42:51     25s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.005, MEM:1974.2M, EPOCH TIME: 1679629371.757011
[03/23 23:42:51     25s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/23 23:42:51     25s] Atter site array init, number of instance map data is 0.
[03/23 23:42:51     25s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.039, REAL:0.033, MEM:1974.2M, EPOCH TIME: 1679629371.758283
[03/23 23:42:51     25s] 
[03/23 23:42:51     25s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:51     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.038, MEM:1878.2M, EPOCH TIME: 1679629371.760309
[03/23 23:42:51     25s] All LLGs are deleted
[03/23 23:42:51     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:51     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:51     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1878.2M, EPOCH TIME: 1679629371.761799
[03/23 23:42:51     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1878.2M, EPOCH TIME: 1679629371.761998
[03/23 23:42:51     25s] Starting delay calculation for Setup views
[03/23 23:42:51     25s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 23:42:52     26s] AAE DB initialization (MEM=1878.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 23:42:52     26s] #################################################################################
[03/23 23:42:52     26s] # Design Stage: PreRoute
[03/23 23:42:52     26s] # Design Name: PE_top
[03/23 23:42:52     26s] # Design Mode: 130nm
[03/23 23:42:52     26s] # Analysis Mode: MMMC Non-OCV 
[03/23 23:42:52     26s] # Parasitics Mode: No SPEF/RCDB 
[03/23 23:42:52     26s] # Signoff Settings: SI Off 
[03/23 23:42:52     26s] #################################################################################
[03/23 23:42:52     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 1878.2M, InitMEM = 1878.2M)
[03/23 23:42:52     26s] Calculate delays in Single mode...
[03/23 23:42:52     26s] Start delay calculation (fullDC) (6 T). (MEM=1878.18)
[03/23 23:42:52     26s] siFlow : Timing analysis mode is single, using late cdB files
[03/23 23:42:52     26s] Start AAE Lib Loading. (MEM=1889.7)
[03/23 23:42:52     26s] End AAE Lib Loading. (MEM=1927.86 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 23:42:52     26s] End AAE Lib Interpolated Model. (MEM=1927.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 23:42:52     26s] Total number of fetched objects 2714
[03/23 23:42:52     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 23:42:52     26s] End delay calculation. (MEM=2321.89 CPU=0:00:00.3 REAL=0:00:00.0)
[03/23 23:42:52     27s] End delay calculation (fullDC). (MEM=2321.89 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 23:42:52     27s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 2321.9M) ***
[03/23 23:42:52     27s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:27.2 mem=2273.9M)
[03/23 23:42:53     27s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.296  |  0.296  |  0.466  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 23:42:53     27s] All LLGs are deleted
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2117.9M, EPOCH TIME: 1679629373.085986
[03/23 23:42:53     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2117.9M, EPOCH TIME: 1679629373.086295
[03/23 23:42:53     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2117.9M, EPOCH TIME: 1679629373.087180
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2213.9M, EPOCH TIME: 1679629373.090157
[03/23 23:42:53     27s] Max number of tech site patterns supported in site array is 256.
[03/23 23:42:53     27s] Core basic site is IBM13SITE
[03/23 23:42:53     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2213.9M, EPOCH TIME: 1679629373.098729
[03/23 23:42:53     27s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:42:53     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 23:42:53     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2237.9M, EPOCH TIME: 1679629373.103839
[03/23 23:42:53     27s] Fast DP-INIT is on for default
[03/23 23:42:53     27s] Atter site array init, number of instance map data is 0.
[03/23 23:42:53     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.016, REAL:0.017, MEM:2237.9M, EPOCH TIME: 1679629373.106772
[03/23 23:42:53     27s] 
[03/23 23:42:53     27s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:53     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:2141.9M, EPOCH TIME: 1679629373.109512
[03/23 23:42:53     27s] All LLGs are deleted
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2141.9M, EPOCH TIME: 1679629373.111842
[03/23 23:42:53     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2141.9M, EPOCH TIME: 1679629373.112073
[03/23 23:42:53     27s] Density: 33.948%
------------------------------------------------------------------
All LLGs are deleted
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2141.9M, EPOCH TIME: 1679629373.117054
[03/23 23:42:53     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2141.9M, EPOCH TIME: 1679629373.117306
[03/23 23:42:53     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.9M, EPOCH TIME: 1679629373.118107
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2205.9M, EPOCH TIME: 1679629373.121328
[03/23 23:42:53     27s] Max number of tech site patterns supported in site array is 256.
[03/23 23:42:53     27s] Core basic site is IBM13SITE
[03/23 23:42:53     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2205.9M, EPOCH TIME: 1679629373.137384
[03/23 23:42:53     27s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:42:53     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 23:42:53     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:2237.9M, EPOCH TIME: 1679629373.142979
[03/23 23:42:53     27s] Fast DP-INIT is on for default
[03/23 23:42:53     27s] Atter site array init, number of instance map data is 0.
[03/23 23:42:53     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:2237.9M, EPOCH TIME: 1679629373.145541
[03/23 23:42:53     27s] 
[03/23 23:42:53     27s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:53     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.030, MEM:2141.9M, EPOCH TIME: 1679629373.148163
[03/23 23:42:53     27s] All LLGs are deleted
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2141.9M, EPOCH TIME: 1679629373.150389
[03/23 23:42:53     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2141.9M, EPOCH TIME: 1679629373.150667
[03/23 23:42:53     27s] Set Using Default Delay Limit as 1000.
[03/23 23:42:53     27s] Resetting back High Fanout Nets as non-ideal
[03/23 23:42:53     27s] Set Default Net Delay as 1000 ps.
[03/23 23:42:53     27s] Set Default Input Pin Transition as 0.1 ps.
[03/23 23:42:53     27s] Set Default Net Load as 0.5 pF. 
[03/23 23:42:53     27s] Reported timing to dir ./timingReports
[03/23 23:42:53     27s] Total CPU time: 2.3 sec
[03/23 23:42:53     27s] Total Real time: 2.0 sec
[03/23 23:42:53     27s] Total Memory Usage: 2057.371094 Mbytes
[03/23 23:42:53     27s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.3/0:00:01.9 (1.2), totSession cpu/real = 0:00:27.5/0:01:29.0 (0.3), mem = 2057.4M
[03/23 23:42:53     27s] 
[03/23 23:42:53     27s] =============================================================================================
[03/23 23:42:53     27s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[03/23 23:42:53     27s] =============================================================================================
[03/23 23:42:53     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:42:53     27s] ---------------------------------------------------------------------------------------------
[03/23 23:42:53     27s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:42:53     27s] [ OptSummaryReport       ]      1   0:00:00.2  (   9.3 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 23:42:53     27s] [ TimingUpdate           ]      1   0:00:00.6  (  32.7 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 23:42:53     27s] [ FullDelayCalc          ]      1   0:00:00.5  (  27.7 % )     0:00:00.5 /  0:00:00.8    1.5
[03/23 23:42:53     27s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 23:42:53     27s] [ GenerateReports        ]      1   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.1    0.9
[03/23 23:42:53     27s] [ MISC                   ]          0:00:00.4  (  20.8 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 23:42:53     27s] ---------------------------------------------------------------------------------------------
[03/23 23:42:53     27s]  timeDesign #1 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.3    1.2
[03/23 23:42:53     27s] ---------------------------------------------------------------------------------------------
[03/23 23:42:53     27s] 
[03/23 23:42:53     27s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 23:42:53     27s] **INFO: User settings:
[03/23 23:42:53     27s] setDesignMode -process                      130
[03/23 23:42:53     27s] setExtractRCMode -coupling_c_th             0.4
[03/23 23:42:53     27s] setExtractRCMode -relative_c_th             1
[03/23 23:42:53     27s] setExtractRCMode -total_c_th                0
[03/23 23:42:53     27s] setDelayCalMode -enable_high_fanout         true
[03/23 23:42:53     27s] setDelayCalMode -engine                     aae
[03/23 23:42:53     27s] setDelayCalMode -ignoreNetLoad              false
[03/23 23:42:53     27s] setDelayCalMode -socv_accuracy_mode         low
[03/23 23:42:53     27s] setOptMode -addInst                         true
[03/23 23:42:53     27s] setOptMode -addInstancePrefix               PLACED
[03/23 23:42:53     27s] setOptMode -allEndPoints                    true
[03/23 23:42:53     27s] setOptMode -drcMargin                       0.1
[03/23 23:42:53     27s] setOptMode -effort                          high
[03/23 23:42:53     27s] setOptMode -fixDrc                          true
[03/23 23:42:53     27s] setOptMode -fixFanoutLoad                   true
[03/23 23:42:53     27s] setOptMode -holdTargetSlack                 0.05
[03/23 23:42:53     27s] setOptMode -maxLength                       1000
[03/23 23:42:53     27s] setOptMode -restruct                        false
[03/23 23:42:53     27s] setOptMode -setupTargetSlack                0.05
[03/23 23:42:53     27s] setOptMode -usefulSkew                      false
[03/23 23:42:53     27s] setPlaceMode -place_global_max_density      0.8
[03/23 23:42:53     27s] setPlaceMode -place_global_uniform_density  true
[03/23 23:42:53     27s] setPlaceMode -timingDriven                  true
[03/23 23:42:53     27s] setAnalysisMode -analysisType               single
[03/23 23:42:53     27s] setAnalysisMode -checkType                  setup
[03/23 23:42:53     27s] setAnalysisMode -clkSrcPath                 false
[03/23 23:42:53     27s] setAnalysisMode -clockPropagation           forcedIdeal
[03/23 23:42:53     27s] 
[03/23 23:42:53     27s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:27.5/0:01:29.0 (0.3), mem = 2057.4M
[03/23 23:42:53     27s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/23 23:42:53     27s] *** Starting GigaPlace ***
[03/23 23:42:53     27s] #optDebug: fT-E <X 2 3 1 0>
[03/23 23:42:53     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:2057.4M, EPOCH TIME: 1679629373.248255
[03/23 23:42:53     27s] Processing tracks to init pin-track alignment.
[03/23 23:42:53     27s] z: 2, totalTracks: 1
[03/23 23:42:53     27s] z: 4, totalTracks: 1
[03/23 23:42:53     27s] z: 6, totalTracks: 1
[03/23 23:42:53     27s] z: 8, totalTracks: 1
[03/23 23:42:53     27s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:42:53     27s] All LLGs are deleted
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2057.4M, EPOCH TIME: 1679629373.251807
[03/23 23:42:53     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2056.9M, EPOCH TIME: 1679629373.252182
[03/23 23:42:53     27s] # Building PE_top llgBox search-tree.
[03/23 23:42:53     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2056.9M, EPOCH TIME: 1679629373.252877
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2120.9M, EPOCH TIME: 1679629373.255968
[03/23 23:42:53     27s] Max number of tech site patterns supported in site array is 256.
[03/23 23:42:53     27s] Core basic site is IBM13SITE
[03/23 23:42:53     27s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2120.9M, EPOCH TIME: 1679629373.266513
[03/23 23:42:53     27s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:42:53     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 23:42:53     27s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:2152.9M, EPOCH TIME: 1679629373.270989
[03/23 23:42:53     27s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/23 23:42:53     27s] SiteArray: use 479,232 bytes
[03/23 23:42:53     27s] SiteArray: current memory after site array memory allocation 2153.4M
[03/23 23:42:53     27s] SiteArray: FP blocked sites are writable
[03/23 23:42:53     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 23:42:53     27s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2121.4M, EPOCH TIME: 1679629373.279085
[03/23 23:42:53     27s] Process 0 wires and vias for routing blockage analysis
[03/23 23:42:53     27s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.006, REAL:0.005, MEM:2153.4M, EPOCH TIME: 1679629373.284387
[03/23 23:42:53     27s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/23 23:42:53     27s] Atter site array init, number of instance map data is 0.
[03/23 23:42:53     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.030, MEM:2153.4M, EPOCH TIME: 1679629373.285671
[03/23 23:42:53     27s] 
[03/23 23:42:53     27s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:53     27s] OPERPROF:     Starting CMU at level 3, MEM:2153.4M, EPOCH TIME: 1679629373.286569
[03/23 23:42:53     27s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2153.4M, EPOCH TIME: 1679629373.287260
[03/23 23:42:53     27s] 
[03/23 23:42:53     27s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:42:53     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.036, MEM:2057.4M, EPOCH TIME: 1679629373.289039
[03/23 23:42:53     27s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2057.4M, EPOCH TIME: 1679629373.289172
[03/23 23:42:53     27s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2057.4M, EPOCH TIME: 1679629373.292374
[03/23 23:42:53     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2057.4MB).
[03/23 23:42:53     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.046, MEM:2057.4M, EPOCH TIME: 1679629373.294642
[03/23 23:42:53     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2057.4M, EPOCH TIME: 1679629373.294738
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] All LLGs are deleted
[03/23 23:42:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2057.4M, EPOCH TIME: 1679629373.296788
[03/23 23:42:53     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2057.4M, EPOCH TIME: 1679629373.297266
[03/23 23:42:53     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2057.4M, EPOCH TIME: 1679629373.298249
[03/23 23:42:53     27s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.6/0:01:29.1 (0.3), mem = 2057.4M
[03/23 23:42:53     27s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 23:42:53     27s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 716, percentage of missing scan cell = 0.00% (0 / 716)
[03/23 23:42:53     27s] no activity file in design. spp won't run.
[03/23 23:42:53     27s] #Start colorize_geometry on Thu Mar 23 23:42:53 2023
[03/23 23:42:53     27s] #
[03/23 23:42:53     27s] ### Time Record (colorize_geometry) is installed.
[03/23 23:42:53     27s] ### Time Record (Pre Callback) is installed.
[03/23 23:42:53     27s] ### Time Record (Pre Callback) is uninstalled.
[03/23 23:42:53     27s] ### Time Record (DB Import) is installed.
[03/23 23:42:53     27s] #create default rule from bind_ndr_rule rule=0x7fc10d15e480 0x7fc09dfe6018
[03/23 23:42:53     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/23 23:42:53     27s] ### Time Record (DB Import) is uninstalled.
[03/23 23:42:53     27s] ### Time Record (DB Export) is installed.
[03/23 23:42:53     27s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/23 23:42:53     27s] ### Time Record (DB Export) is uninstalled.
[03/23 23:42:53     27s] ### Time Record (Post Callback) is installed.
[03/23 23:42:53     27s] ### Time Record (Post Callback) is uninstalled.
[03/23 23:42:53     27s] #
[03/23 23:42:53     27s] #colorize_geometry statistics:
[03/23 23:42:53     27s] #Cpu time = 00:00:00
[03/23 23:42:53     27s] #Elapsed time = 00:00:00
[03/23 23:42:53     27s] #Increased memory = 24.36 (MB)
[03/23 23:42:53     27s] #Total memory = 1684.50 (MB)
[03/23 23:42:53     27s] #Peak memory = 1794.29 (MB)
[03/23 23:42:53     27s] #Number of warnings = 0
[03/23 23:42:53     27s] #Total number of warnings = 2
[03/23 23:42:53     27s] #Number of fails = 0
[03/23 23:42:53     27s] #Total number of fails = 0
[03/23 23:42:53     27s] #Complete colorize_geometry on Thu Mar 23 23:42:53 2023
[03/23 23:42:53     27s] #
[03/23 23:42:53     27s] ### Time Record (colorize_geometry) is uninstalled.
[03/23 23:42:53     27s] ### 
[03/23 23:42:53     27s] ###   Scalability Statistics
[03/23 23:42:53     27s] ### 
[03/23 23:42:53     27s] ### ------------------------+----------------+----------------+----------------+
[03/23 23:42:53     27s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/23 23:42:53     27s] ### ------------------------+----------------+----------------+----------------+
[03/23 23:42:53     27s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/23 23:42:53     27s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/23 23:42:53     27s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/23 23:42:53     27s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/23 23:42:53     27s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/23 23:42:53     27s] ### ------------------------+----------------+----------------+----------------+
[03/23 23:42:53     27s] ### 
[03/23 23:42:53     27s] {MMLU 0 0 2714}
[03/23 23:42:53     27s] ### Creating LA Mngr. totSessionCpu=0:00:27.9 mem=2066.4M
[03/23 23:42:53     27s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.9 mem=2066.4M
[03/23 23:42:53     27s] *** Start deleteBufferTree ***
[03/23 23:42:53     28s] Info: Detect buffers to remove automatically.
[03/23 23:42:53     28s] Analyzing netlist ...
[03/23 23:42:53     28s] Updating netlist
[03/23 23:42:53     28s] 
[03/23 23:42:53     28s] *summary: 105 instances (buffers/inverters) removed
[03/23 23:42:53     28s] *** Finish deleteBufferTree (0:00:00.2) ***
[03/23 23:42:53     28s] 
[03/23 23:42:53     28s] TimeStamp Deleting Cell Server Begin ...
[03/23 23:42:53     28s] 
[03/23 23:42:53     28s] TimeStamp Deleting Cell Server End ...
[03/23 23:42:53     28s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 23:42:53     28s] Info: 6 threads available for lower-level modules during optimization.
[03/23 23:42:53     28s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2085.7M, EPOCH TIME: 1679629373.877561
[03/23 23:42:53     28s] Deleted 0 physical inst  (cell - / prefix -).
[03/23 23:42:53     28s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2085.7M, EPOCH TIME: 1679629373.877802
[03/23 23:42:53     28s] INFO: #ExclusiveGroups=0
[03/23 23:42:53     28s] INFO: There are no Exclusive Groups.
[03/23 23:42:53     28s] Extracting standard cell pins and blockage ...... 
[03/23 23:42:53     28s] Pin and blockage extraction finished
[03/23 23:42:53     28s] Extracting macro/IO cell pins and blockage ...... 
[03/23 23:42:53     28s] Pin and blockage extraction finished
[03/23 23:42:53     28s] No user-set net weight.
[03/23 23:42:53     28s] Net fanout histogram:
[03/23 23:42:53     28s] 2		: 1403 (53.5%) nets
[03/23 23:42:53     28s] 3		: 737 (28.1%) nets
[03/23 23:42:53     28s] 4     -	14	: 452 (17.2%) nets
[03/23 23:42:53     28s] 15    -	39	: 28 (1.1%) nets
[03/23 23:42:53     28s] 40    -	79	: 0 (0.0%) nets
[03/23 23:42:53     28s] 80    -	159	: 1 (0.0%) nets
[03/23 23:42:53     28s] 160   -	319	: 0 (0.0%) nets
[03/23 23:42:53     28s] 320   -	639	: 0 (0.0%) nets
[03/23 23:42:53     28s] 640   -	1279	: 1 (0.0%) nets
[03/23 23:42:53     28s] 1280  -	2559	: 0 (0.0%) nets
[03/23 23:42:53     28s] 2560  -	5119	: 0 (0.0%) nets
[03/23 23:42:53     28s] 5120+		: 0 (0.0%) nets
[03/23 23:42:53     28s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[03/23 23:42:53     28s] no activity file in design. spp won't run.
[03/23 23:42:53     28s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/23 23:42:53     28s] Scan chains were not defined.
[03/23 23:42:53     28s] Processing tracks to init pin-track alignment.
[03/23 23:42:53     28s] z: 2, totalTracks: 1
[03/23 23:42:53     28s] z: 4, totalTracks: 1
[03/23 23:42:53     28s] z: 6, totalTracks: 1
[03/23 23:42:53     28s] z: 8, totalTracks: 1
[03/23 23:42:53     28s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:42:53     28s] All LLGs are deleted
[03/23 23:42:53     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     28s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2085.7M, EPOCH TIME: 1679629373.905972
[03/23 23:42:53     28s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2085.7M, EPOCH TIME: 1679629373.906300
[03/23 23:42:53     28s] #std cell=2555 (0 fixed + 2555 movable) #buf cell=0 #inv cell=209 #block=0 (0 floating + 0 preplaced)
[03/23 23:42:53     28s] #ioInst=0 #net=2622 #term=9384 #term/net=3.58, #fixedIo=68, #floatIo=0, #fixedPin=0, #floatPin=68
[03/23 23:42:53     28s] stdCell: 2555 single + 0 double + 0 multi
[03/23 23:42:53     28s] Total standard cell length = 10.3416 (mm), area = 0.0372 (mm^2)
[03/23 23:42:53     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2085.7M, EPOCH TIME: 1679629373.907864
[03/23 23:42:53     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:53     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2181.7M, EPOCH TIME: 1679629373.911889
[03/23 23:42:53     28s] Max number of tech site patterns supported in site array is 256.
[03/23 23:42:53     28s] Core basic site is IBM13SITE
[03/23 23:42:53     28s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2181.7M, EPOCH TIME: 1679629373.923780
[03/23 23:42:53     28s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:42:53     28s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 23:42:53     28s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.003, MEM:2189.7M, EPOCH TIME: 1679629373.926402
[03/23 23:42:53     28s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/23 23:42:53     28s] SiteArray: use 479,232 bytes
[03/23 23:42:53     28s] SiteArray: current memory after site array memory allocation 2189.7M
[03/23 23:42:53     28s] SiteArray: FP blocked sites are writable
[03/23 23:42:53     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 23:42:53     28s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2157.7M, EPOCH TIME: 1679629373.930489
[03/23 23:42:53     28s] Process 0 wires and vias for routing blockage analysis
[03/23 23:42:53     28s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.006, REAL:0.004, MEM:2189.7M, EPOCH TIME: 1679629373.934867
[03/23 23:42:53     28s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/23 23:42:53     28s] Atter site array init, number of instance map data is 0.
[03/23 23:42:53     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.028, REAL:0.024, MEM:2189.7M, EPOCH TIME: 1679629373.935910
[03/23 23:42:53     28s] 
[03/23 23:42:53     28s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:53     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.030, MEM:2093.7M, EPOCH TIME: 1679629373.937584
[03/23 23:42:53     28s] 
[03/23 23:42:53     28s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:53     28s] Average module density = 0.331.
[03/23 23:42:53     28s] Density for the design = 0.331.
[03/23 23:42:53     28s]        = stdcell_area 25854 sites (37230 um^2) / alloc_area 78120 sites (112493 um^2).
[03/23 23:42:53     28s] Pin Density = 0.1201.
[03/23 23:42:53     28s]             = total # of pins 9384 / total area 78120.
[03/23 23:42:53     28s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2093.7M, EPOCH TIME: 1679629373.939002
[03/23 23:42:53     28s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.001, MEM:2093.7M, EPOCH TIME: 1679629373.939507
[03/23 23:42:53     28s] OPERPROF: Starting pre-place ADS at level 1, MEM:2093.7M, EPOCH TIME: 1679629373.939670
[03/23 23:42:53     28s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2093.7M, EPOCH TIME: 1679629373.941074
[03/23 23:42:53     28s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2093.7M, EPOCH TIME: 1679629373.941134
[03/23 23:42:53     28s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2093.7M, EPOCH TIME: 1679629373.941208
[03/23 23:42:53     28s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2093.7M, EPOCH TIME: 1679629373.941263
[03/23 23:42:53     28s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2093.7M, EPOCH TIME: 1679629373.941315
[03/23 23:42:53     28s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2093.7M, EPOCH TIME: 1679629373.941398
[03/23 23:42:53     28s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2093.7M, EPOCH TIME: 1679629373.941488
[03/23 23:42:53     28s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2093.7M, EPOCH TIME: 1679629373.941545
[03/23 23:42:53     28s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2093.7M, EPOCH TIME: 1679629373.941597
[03/23 23:42:53     28s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2093.7M, EPOCH TIME: 1679629373.941674
[03/23 23:42:53     28s] ADSU 0.331 -> 0.337. site 78120.000 -> 76795.200. GS 28.800
[03/23 23:42:53     28s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.004, REAL:0.004, MEM:2093.7M, EPOCH TIME: 1679629373.943248
[03/23 23:42:53     28s] OPERPROF: Starting spMPad at level 1, MEM:2081.7M, EPOCH TIME: 1679629373.945015
[03/23 23:42:53     28s] OPERPROF:   Starting spContextMPad at level 2, MEM:2081.7M, EPOCH TIME: 1679629373.945370
[03/23 23:42:53     28s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2081.7M, EPOCH TIME: 1679629373.945463
[03/23 23:42:53     28s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2081.7M, EPOCH TIME: 1679629373.945517
[03/23 23:42:53     28s] MP  (2555): mp=1.230. U=0.337.
[03/23 23:42:53     28s] InitP A=47101.440, MA=5940.454.
[03/23 23:42:53     28s] Initial padding reaches pin density 0.181 for top
[03/23 23:42:53     28s] InitPadU 0.337 -> 0.808 for top
[03/23 23:42:53     28s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[03/23 23:42:53     28s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2081.7M, EPOCH TIME: 1679629373.951052
[03/23 23:42:53     28s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:2081.7M, EPOCH TIME: 1679629373.951646
[03/23 23:42:53     28s] === lastAutoLevel = 8 
[03/23 23:42:53     28s] OPERPROF: Starting spInitNetWt at level 1, MEM:2081.7M, EPOCH TIME: 1679629373.953146
[03/23 23:42:53     28s] no activity file in design. spp won't run.
[03/23 23:42:53     28s] [spp] 0
[03/23 23:42:53     28s] [adp] 0:1:1:3
[03/23 23:42:53     28s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:2081.7M, EPOCH TIME: 1679629373.953614
[03/23 23:42:53     28s] Clock gating cells determined by native netlist tracing.
[03/23 23:42:53     28s] no activity file in design. spp won't run.
[03/23 23:42:53     28s] no activity file in design. spp won't run.
[03/23 23:42:53     28s] OPERPROF: Starting npMain at level 1, MEM:2081.7M, EPOCH TIME: 1679629373.954007
[03/23 23:42:54     28s] OPERPROF:   Starting npPlace at level 2, MEM:2210.7M, EPOCH TIME: 1679629374.963589
[03/23 23:42:54     28s] Iteration  1: Total net bbox = 2.598e+04 (1.08e+04 1.52e+04)
[03/23 23:42:54     28s]               Est.  stn bbox = 3.011e+04 (1.23e+04 1.78e+04)
[03/23 23:42:54     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2149.7M
[03/23 23:42:54     28s] Iteration  2: Total net bbox = 2.598e+04 (1.08e+04 1.52e+04)
[03/23 23:42:54     28s]               Est.  stn bbox = 3.011e+04 (1.23e+04 1.78e+04)
[03/23 23:42:54     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2149.7M
[03/23 23:42:54     28s] OPERPROF:     Starting InitSKP at level 3, MEM:2149.7M, EPOCH TIME: 1679629374.986758
[03/23 23:42:54     28s] 
[03/23 23:42:54     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 23:42:55     28s] TLC MultiMap info (StdDelay):
[03/23 23:42:55     28s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 23:42:55     28s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 23:42:55     28s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 23:42:55     28s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 23:42:55     28s]  Setting StdDelay to: 22.7ps
[03/23 23:42:55     28s] 
[03/23 23:42:55     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 23:42:55     28s] 
[03/23 23:42:55     28s] TimeStamp Deleting Cell Server Begin ...
[03/23 23:42:55     28s] 
[03/23 23:42:55     28s] TimeStamp Deleting Cell Server End ...
[03/23 23:42:55     28s] 
[03/23 23:42:55     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 23:42:55     28s] TLC MultiMap info (StdDelay):
[03/23 23:42:55     28s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 23:42:55     28s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 23:42:55     28s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 23:42:55     28s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 23:42:55     28s]  Setting StdDelay to: 22.7ps
[03/23 23:42:55     28s] 
[03/23 23:42:55     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 23:42:56     29s] 
[03/23 23:42:56     29s] TimeStamp Deleting Cell Server Begin ...
[03/23 23:42:56     29s] 
[03/23 23:42:56     29s] TimeStamp Deleting Cell Server End ...
[03/23 23:42:56     29s] 
[03/23 23:42:56     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 23:42:56     29s] TLC MultiMap info (StdDelay):
[03/23 23:42:56     29s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 23:42:56     29s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 23:42:56     29s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 23:42:56     29s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 23:42:56     29s]  Setting StdDelay to: 22.7ps
[03/23 23:42:56     29s] 
[03/23 23:42:56     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 23:42:56     30s] Edge Data Id : 30488 / 4294967295
[03/23 23:42:56     30s] Data Id : 21376 / 4294967295
[03/23 23:42:56     30s] *** Finished SKP initialization (cpu=0:00:02.2, real=0:00:02.0)***
[03/23 23:42:56     30s] OPERPROF:     Finished InitSKP at level 3, CPU:2.159, REAL:1.623, MEM:2510.6M, EPOCH TIME: 1679629376.610013
[03/23 23:42:56     30s] exp_mt_sequential is set from setPlaceMode option to 1
[03/23 23:42:56     30s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[03/23 23:42:56     30s] place_exp_mt_interval set to default 32
[03/23 23:42:56     30s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/23 23:42:56     30s] Iteration  3: Total net bbox = 2.575e+04 (1.29e+04 1.28e+04)
[03/23 23:42:56     30s]               Est.  stn bbox = 3.136e+04 (1.55e+04 1.59e+04)
[03/23 23:42:56     30s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 2727.7M
[03/23 23:42:57     31s] Iteration  4: Total net bbox = 3.506e+04 (1.89e+04 1.61e+04)
[03/23 23:42:57     31s]               Est.  stn bbox = 4.261e+04 (2.30e+04 1.96e+04)
[03/23 23:42:57     31s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2765.5M
[03/23 23:42:57     31s] Iteration  5: Total net bbox = 3.506e+04 (1.89e+04 1.61e+04)
[03/23 23:42:57     31s]               Est.  stn bbox = 4.261e+04 (2.30e+04 1.96e+04)
[03/23 23:42:57     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2765.5M
[03/23 23:42:57     31s] OPERPROF:   Finished npPlace at level 2, CPU:3.699, REAL:2.224, MEM:2664.5M, EPOCH TIME: 1679629377.187777
[03/23 23:42:57     31s] OPERPROF: Finished npMain at level 1, CPU:3.719, REAL:3.237, MEM:2664.5M, EPOCH TIME: 1679629377.190518
[03/23 23:42:57     31s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2664.5M, EPOCH TIME: 1679629377.191816
[03/23 23:42:57     31s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 23:42:57     31s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2664.5M, EPOCH TIME: 1679629377.192356
[03/23 23:42:57     31s] OPERPROF: Starting npMain at level 1, MEM:2664.5M, EPOCH TIME: 1679629377.192566
[03/23 23:42:57     31s] OPERPROF:   Starting npPlace at level 2, MEM:2728.5M, EPOCH TIME: 1679629377.205518
[03/23 23:42:57     33s] Iteration  6: Total net bbox = 5.868e+04 (3.11e+04 2.76e+04)
[03/23 23:42:57     33s]               Est.  stn bbox = 7.181e+04 (3.84e+04 3.34e+04)
[03/23 23:42:57     33s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 2824.5M
[03/23 23:42:57     33s] OPERPROF:   Finished npPlace at level 2, CPU:1.091, REAL:0.492, MEM:2760.5M, EPOCH TIME: 1679629377.697717
[03/23 23:42:57     33s] OPERPROF: Finished npMain at level 1, CPU:1.120, REAL:0.512, MEM:2664.5M, EPOCH TIME: 1679629377.704785
[03/23 23:42:57     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2664.5M, EPOCH TIME: 1679629377.705208
[03/23 23:42:57     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 23:42:57     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2664.5M, EPOCH TIME: 1679629377.705633
[03/23 23:42:57     33s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2664.5M, EPOCH TIME: 1679629377.705771
[03/23 23:42:57     33s] Starting Early Global Route rough congestion estimation: mem = 2664.5M
[03/23 23:42:57     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:42:57     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:42:57     33s] (I)      ================== Layers ==================
[03/23 23:42:57     33s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:57     33s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 23:42:57     33s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:57     33s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 23:42:57     33s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 23:42:57     33s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 23:42:57     33s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 23:42:57     33s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 23:42:57     33s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 23:42:57     33s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 23:42:57     33s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 23:42:57     33s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 23:42:57     33s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 23:42:57     33s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 23:42:57     33s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 23:42:57     33s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 23:42:57     33s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 23:42:57     33s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 23:42:57     33s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 23:42:57     33s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:57     33s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 23:42:57     33s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:57     33s] (I)      Started Import and model ( Curr Mem: 2664.54 MB )
[03/23 23:42:57     33s] (I)      Default pattern map key = PE_top_default.
[03/23 23:42:57     33s] (I)      == Non-default Options ==
[03/23 23:42:57     33s] (I)      Print mode                                         : 2
[03/23 23:42:57     33s] (I)      Stop if highly congested                           : false
[03/23 23:42:57     33s] (I)      Maximum routing layer                              : 4
[03/23 23:42:57     33s] (I)      Assign partition pins                              : false
[03/23 23:42:57     33s] (I)      Support large GCell                                : true
[03/23 23:42:57     33s] (I)      Number of threads                                  : 6
[03/23 23:42:57     33s] (I)      Number of rows per GCell                           : 6
[03/23 23:42:57     33s] (I)      Max num rows per GCell                             : 32
[03/23 23:42:57     33s] (I)      Method to set GCell size                           : row
[03/23 23:42:57     33s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[03/23 23:42:57     33s] (I)      Use row-based GCell size
[03/23 23:42:57     33s] (I)      Use row-based GCell align
[03/23 23:42:57     33s] (I)      layer 0 area = 89000
[03/23 23:42:57     33s] (I)      layer 1 area = 120000
[03/23 23:42:57     33s] (I)      layer 2 area = 120000
[03/23 23:42:57     33s] (I)      layer 3 area = 120000
[03/23 23:42:57     33s] (I)      GCell unit size   : 3600
[03/23 23:42:57     33s] (I)      GCell multiplier  : 6
[03/23 23:42:57     33s] (I)      GCell row height  : 3600
[03/23 23:42:57     33s] (I)      Actual row height : 3600
[03/23 23:42:57     33s] (I)      GCell align ref   : 7000 7000
[03/23 23:42:57     33s] [NR-eGR] Track table information for default rule: 
[03/23 23:42:57     33s] [NR-eGR] M1 has single uniform track structure
[03/23 23:42:57     33s] [NR-eGR] M2 has single uniform track structure
[03/23 23:42:57     33s] [NR-eGR] M3 has single uniform track structure
[03/23 23:42:57     33s] [NR-eGR] M4 has single uniform track structure
[03/23 23:42:57     33s] [NR-eGR] M5 has single uniform track structure
[03/23 23:42:57     33s] [NR-eGR] M6 has single uniform track structure
[03/23 23:42:57     33s] [NR-eGR] MQ has single uniform track structure
[03/23 23:42:57     33s] [NR-eGR] LM has single uniform track structure
[03/23 23:42:57     33s] (I)      ============== Default via ===============
[03/23 23:42:57     33s] (I)      +---+------------------+-----------------+
[03/23 23:42:57     33s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 23:42:57     33s] (I)      +---+------------------+-----------------+
[03/23 23:42:57     33s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 23:42:57     33s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 23:42:57     33s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 23:42:57     33s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 23:42:57     33s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 23:42:57     33s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 23:42:57     33s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 23:42:57     33s] (I)      +---+------------------+-----------------+
[03/23 23:42:57     33s] [NR-eGR] Read 0 PG shapes
[03/23 23:42:57     33s] [NR-eGR] Read 0 clock shapes
[03/23 23:42:57     33s] [NR-eGR] Read 0 other shapes
[03/23 23:42:57     33s] [NR-eGR] #Routing Blockages  : 0
[03/23 23:42:57     33s] [NR-eGR] #Instance Blockages : 0
[03/23 23:42:57     33s] [NR-eGR] #PG Blockages       : 0
[03/23 23:42:57     33s] [NR-eGR] #Halo Blockages     : 0
[03/23 23:42:57     33s] [NR-eGR] #Boundary Blockages : 0
[03/23 23:42:57     33s] [NR-eGR] #Clock Blockages    : 0
[03/23 23:42:57     33s] [NR-eGR] #Other Blockages    : 0
[03/23 23:42:57     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 23:42:57     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 23:42:57     33s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 23:42:57     33s] (I)      early_global_route_priority property id does not exist.
[03/23 23:42:57     33s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[03/23 23:42:57     33s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[03/23 23:42:57     33s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/23 23:42:57     33s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[03/23 23:42:57     33s] (I)      Number of ignored nets                =      0
[03/23 23:42:57     33s] (I)      Number of connected nets              =      0
[03/23 23:42:57     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 23:42:57     33s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 23:42:57     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 23:42:57     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 23:42:57     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 23:42:57     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 23:42:57     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 23:42:57     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 23:42:57     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 23:42:57     33s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 23:42:57     33s] (I)      Ndr track 0 does not exist
[03/23 23:42:57     33s] (I)      ---------------------Grid Graph Info--------------------
[03/23 23:42:57     33s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/23 23:42:57     33s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/23 23:42:57     33s] (I)      Site width          :   400  (dbu)
[03/23 23:42:57     33s] (I)      Row height          :  3600  (dbu)
[03/23 23:42:57     33s] (I)      GCell row height    :  3600  (dbu)
[03/23 23:42:57     33s] (I)      GCell width         : 21600  (dbu)
[03/23 23:42:57     33s] (I)      GCell height        : 21600  (dbu)
[03/23 23:42:57     33s] (I)      Grid                :    17    17     4
[03/23 23:42:57     33s] (I)      Layer numbers       :     1     2     3     4
[03/23 23:42:57     33s] (I)      Vertical capacity   :     0 21600     0 21600
[03/23 23:42:57     33s] (I)      Horizontal capacity :     0     0 21600     0
[03/23 23:42:57     33s] (I)      Default wire width  :   160   200   200   200
[03/23 23:42:57     33s] (I)      Default wire space  :   160   200   200   200
[03/23 23:42:57     33s] (I)      Default wire pitch  :   320   400   400   400
[03/23 23:42:57     33s] (I)      Default pitch size  :   320   400   400   400
[03/23 23:42:57     33s] (I)      First track coord   :   400   400   400   400
[03/23 23:42:57     33s] (I)      Num tracks per GCell: 67.50 54.00 54.00 54.00
[03/23 23:42:57     33s] (I)      Total num of tracks :   874   874   874   874
[03/23 23:42:57     33s] (I)      Num of masks        :     1     1     1     1
[03/23 23:42:57     33s] (I)      Num of trim masks   :     0     0     0     0
[03/23 23:42:57     33s] (I)      --------------------------------------------------------
[03/23 23:42:57     33s] 
[03/23 23:42:57     33s] [NR-eGR] ============ Routing rule table ============
[03/23 23:42:57     33s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 23:42:57     33s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 23:42:57     33s] (I)                    Layer    2    3    4 
[03/23 23:42:57     33s] (I)                    Pitch  400  400  400 
[03/23 23:42:57     33s] (I)             #Used tracks    1    1    1 
[03/23 23:42:57     33s] (I)       #Fully used tracks    1    1    1 
[03/23 23:42:57     33s] [NR-eGR] ========================================
[03/23 23:42:57     33s] [NR-eGR] 
[03/23 23:42:57     33s] (I)      =============== Blocked Tracks ===============
[03/23 23:42:57     33s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:57     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 23:42:57     33s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:57     33s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 23:42:57     33s] (I)      |     2 |       0 |        0 |         0.00% |
[03/23 23:42:57     33s] (I)      |     3 |       0 |        0 |         0.00% |
[03/23 23:42:57     33s] (I)      |     4 |       0 |        0 |         0.00% |
[03/23 23:42:57     33s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:57     33s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2664.54 MB )
[03/23 23:42:57     33s] (I)      Reset routing kernel
[03/23 23:42:57     33s] (I)      numLocalWires=8428  numGlobalNetBranches=2477  numLocalNetBranches=1753
[03/23 23:42:57     33s] (I)      totalPins=9384  totalGlobalPin=3920 (41.77%)
[03/23 23:42:57     33s] (I)      total 2D Cap : 44574 = (14858 H, 29716 V)
[03/23 23:42:57     33s] (I)      
[03/23 23:42:57     33s] (I)      ============  Phase 1a Route ============
[03/23 23:42:57     33s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 23:42:57     33s] (I)      Usage: 3395 = (1682 H, 1713 V) = (11.32% H, 5.76% V) = (3.633e+04um H, 3.700e+04um V)
[03/23 23:42:57     33s] (I)      
[03/23 23:42:57     33s] (I)      ============  Phase 1b Route ============
[03/23 23:42:57     33s] (I)      Usage: 3395 = (1682 H, 1713 V) = (11.32% H, 5.76% V) = (3.633e+04um H, 3.700e+04um V)
[03/23 23:42:57     33s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/23 23:42:57     33s] 
[03/23 23:42:57     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 23:42:57     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:42:57     33s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:42:57     33s] Finished Early Global Route rough congestion estimation: mem = 2664.5M
[03/23 23:42:57     33s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.049, MEM:2664.5M, EPOCH TIME: 1679629377.754371
[03/23 23:42:57     33s] earlyGlobalRoute rough estimation gcell size 6 row height
[03/23 23:42:57     33s] OPERPROF: Starting CDPad at level 1, MEM:2664.5M, EPOCH TIME: 1679629377.754550
[03/23 23:42:57     33s] CDPadU 0.808 -> 0.808. R=0.337, N=2555, GS=21.600
[03/23 23:42:57     33s] OPERPROF: Finished CDPad at level 1, CPU:0.023, REAL:0.012, MEM:2664.5M, EPOCH TIME: 1679629377.766744
[03/23 23:42:57     33s] OPERPROF: Starting npMain at level 1, MEM:2664.5M, EPOCH TIME: 1679629377.767280
[03/23 23:42:57     33s] OPERPROF:   Starting npPlace at level 2, MEM:2728.5M, EPOCH TIME: 1679629377.783767
[03/23 23:42:57     33s] OPERPROF:   Finished npPlace at level 2, CPU:0.035, REAL:0.023, MEM:2758.5M, EPOCH TIME: 1679629377.806715
[03/23 23:42:57     33s] OPERPROF: Finished npMain at level 1, CPU:0.065, REAL:0.046, MEM:2662.5M, EPOCH TIME: 1679629377.812862
[03/23 23:42:57     33s] Global placement CDP skipped at cutLevel 7.
[03/23 23:42:57     33s] Iteration  7: Total net bbox = 6.103e+04 (3.30e+04 2.80e+04)
[03/23 23:42:57     33s]               Est.  stn bbox = 7.419e+04 (4.04e+04 3.38e+04)
[03/23 23:42:57     33s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2662.5M
[03/23 23:42:57     33s] Iteration  8: Total net bbox = 6.103e+04 (3.30e+04 2.80e+04)
[03/23 23:42:57     33s]               Est.  stn bbox = 7.419e+04 (4.04e+04 3.38e+04)
[03/23 23:42:57     33s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2662.5M
[03/23 23:42:57     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2662.5M, EPOCH TIME: 1679629377.820815
[03/23 23:42:57     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 23:42:57     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2662.5M, EPOCH TIME: 1679629377.821336
[03/23 23:42:57     33s] OPERPROF: Starting npMain at level 1, MEM:2662.5M, EPOCH TIME: 1679629377.821873
[03/23 23:42:57     33s] OPERPROF:   Starting npPlace at level 2, MEM:2726.5M, EPOCH TIME: 1679629377.845868
[03/23 23:42:58     34s] OPERPROF:   Finished npPlace at level 2, CPU:1.070, REAL:0.395, MEM:2756.5M, EPOCH TIME: 1679629378.241001
[03/23 23:42:58     34s] OPERPROF: Finished npMain at level 1, CPU:1.100, REAL:0.423, MEM:2660.5M, EPOCH TIME: 1679629378.245070
[03/23 23:42:58     34s] Legalizing MH Cells... 0 / 0 (level 5)
[03/23 23:42:58     34s] No instances found in the vector
[03/23 23:42:58     34s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2660.5M, DRC: 0)
[03/23 23:42:58     34s] 0 (out of 0) MH cells were successfully legalized.
[03/23 23:42:58     34s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2660.5M, EPOCH TIME: 1679629378.245535
[03/23 23:42:58     34s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 23:42:58     34s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2660.5M, EPOCH TIME: 1679629378.245751
[03/23 23:42:58     34s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2660.5M, EPOCH TIME: 1679629378.245835
[03/23 23:42:58     34s] Starting Early Global Route rough congestion estimation: mem = 2660.5M
[03/23 23:42:58     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:42:58     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:42:58     34s] (I)      ================== Layers ==================
[03/23 23:42:58     34s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:58     34s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 23:42:58     34s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:58     34s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 23:42:58     34s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 23:42:58     34s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 23:42:58     34s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 23:42:58     34s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 23:42:58     34s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 23:42:58     34s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 23:42:58     34s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 23:42:58     34s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 23:42:58     34s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 23:42:58     34s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 23:42:58     34s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 23:42:58     34s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 23:42:58     34s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 23:42:58     34s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 23:42:58     34s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 23:42:58     34s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:58     34s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 23:42:58     34s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:58     34s] (I)      Started Import and model ( Curr Mem: 2660.54 MB )
[03/23 23:42:58     34s] (I)      Default pattern map key = PE_top_default.
[03/23 23:42:58     34s] (I)      == Non-default Options ==
[03/23 23:42:58     34s] (I)      Print mode                                         : 2
[03/23 23:42:58     34s] (I)      Stop if highly congested                           : false
[03/23 23:42:58     34s] (I)      Maximum routing layer                              : 4
[03/23 23:42:58     34s] (I)      Assign partition pins                              : false
[03/23 23:42:58     34s] (I)      Support large GCell                                : true
[03/23 23:42:58     34s] (I)      Number of threads                                  : 6
[03/23 23:42:58     34s] (I)      Number of rows per GCell                           : 3
[03/23 23:42:58     34s] (I)      Max num rows per GCell                             : 32
[03/23 23:42:58     34s] (I)      Method to set GCell size                           : row
[03/23 23:42:58     34s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[03/23 23:42:58     34s] (I)      Use row-based GCell size
[03/23 23:42:58     34s] (I)      Use row-based GCell align
[03/23 23:42:58     34s] (I)      layer 0 area = 89000
[03/23 23:42:58     34s] (I)      layer 1 area = 120000
[03/23 23:42:58     34s] (I)      layer 2 area = 120000
[03/23 23:42:58     34s] (I)      layer 3 area = 120000
[03/23 23:42:58     34s] (I)      GCell unit size   : 3600
[03/23 23:42:58     34s] (I)      GCell multiplier  : 3
[03/23 23:42:58     34s] (I)      GCell row height  : 3600
[03/23 23:42:58     34s] (I)      Actual row height : 3600
[03/23 23:42:58     34s] (I)      GCell align ref   : 7000 7000
[03/23 23:42:58     34s] [NR-eGR] Track table information for default rule: 
[03/23 23:42:58     34s] [NR-eGR] M1 has single uniform track structure
[03/23 23:42:58     34s] [NR-eGR] M2 has single uniform track structure
[03/23 23:42:58     34s] [NR-eGR] M3 has single uniform track structure
[03/23 23:42:58     34s] [NR-eGR] M4 has single uniform track structure
[03/23 23:42:58     34s] [NR-eGR] M5 has single uniform track structure
[03/23 23:42:58     34s] [NR-eGR] M6 has single uniform track structure
[03/23 23:42:58     34s] [NR-eGR] MQ has single uniform track structure
[03/23 23:42:58     34s] [NR-eGR] LM has single uniform track structure
[03/23 23:42:58     34s] (I)      ============== Default via ===============
[03/23 23:42:58     34s] (I)      +---+------------------+-----------------+
[03/23 23:42:58     34s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 23:42:58     34s] (I)      +---+------------------+-----------------+
[03/23 23:42:58     34s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 23:42:58     34s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 23:42:58     34s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 23:42:58     34s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 23:42:58     34s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 23:42:58     34s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 23:42:58     34s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 23:42:58     34s] (I)      +---+------------------+-----------------+
[03/23 23:42:58     34s] [NR-eGR] Read 0 PG shapes
[03/23 23:42:58     34s] [NR-eGR] Read 0 clock shapes
[03/23 23:42:58     34s] [NR-eGR] Read 0 other shapes
[03/23 23:42:58     34s] [NR-eGR] #Routing Blockages  : 0
[03/23 23:42:58     34s] [NR-eGR] #Instance Blockages : 0
[03/23 23:42:58     34s] [NR-eGR] #PG Blockages       : 0
[03/23 23:42:58     34s] [NR-eGR] #Halo Blockages     : 0
[03/23 23:42:58     34s] [NR-eGR] #Boundary Blockages : 0
[03/23 23:42:58     34s] [NR-eGR] #Clock Blockages    : 0
[03/23 23:42:58     34s] [NR-eGR] #Other Blockages    : 0
[03/23 23:42:58     34s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 23:42:58     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 23:42:58     34s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 23:42:58     34s] (I)      early_global_route_priority property id does not exist.
[03/23 23:42:58     34s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[03/23 23:42:58     34s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[03/23 23:42:58     34s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/23 23:42:58     34s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[03/23 23:42:58     34s] (I)      Number of ignored nets                =      0
[03/23 23:42:58     34s] (I)      Number of connected nets              =      0
[03/23 23:42:58     34s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 23:42:58     34s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 23:42:58     34s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 23:42:58     34s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 23:42:58     34s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 23:42:58     34s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 23:42:58     34s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 23:42:58     34s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 23:42:58     34s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 23:42:58     34s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 23:42:58     34s] (I)      Ndr track 0 does not exist
[03/23 23:42:58     34s] (I)      ---------------------Grid Graph Info--------------------
[03/23 23:42:58     34s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/23 23:42:58     34s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/23 23:42:58     34s] (I)      Site width          :   400  (dbu)
[03/23 23:42:58     34s] (I)      Row height          :  3600  (dbu)
[03/23 23:42:58     34s] (I)      GCell row height    :  3600  (dbu)
[03/23 23:42:58     34s] (I)      GCell width         : 10800  (dbu)
[03/23 23:42:58     34s] (I)      GCell height        : 10800  (dbu)
[03/23 23:42:58     34s] (I)      Grid                :    33    33     4
[03/23 23:42:58     34s] (I)      Layer numbers       :     1     2     3     4
[03/23 23:42:58     34s] (I)      Vertical capacity   :     0 10800     0 10800
[03/23 23:42:58     34s] (I)      Horizontal capacity :     0     0 10800     0
[03/23 23:42:58     34s] (I)      Default wire width  :   160   200   200   200
[03/23 23:42:58     34s] (I)      Default wire space  :   160   200   200   200
[03/23 23:42:58     34s] (I)      Default wire pitch  :   320   400   400   400
[03/23 23:42:58     34s] (I)      Default pitch size  :   320   400   400   400
[03/23 23:42:58     34s] (I)      First track coord   :   400   400   400   400
[03/23 23:42:58     34s] (I)      Num tracks per GCell: 33.75 27.00 27.00 27.00
[03/23 23:42:58     34s] (I)      Total num of tracks :   874   874   874   874
[03/23 23:42:58     34s] (I)      Num of masks        :     1     1     1     1
[03/23 23:42:58     34s] (I)      Num of trim masks   :     0     0     0     0
[03/23 23:42:58     34s] (I)      --------------------------------------------------------
[03/23 23:42:58     34s] 
[03/23 23:42:58     34s] [NR-eGR] ============ Routing rule table ============
[03/23 23:42:58     34s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 23:42:58     34s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 23:42:58     34s] (I)                    Layer    2    3    4 
[03/23 23:42:58     34s] (I)                    Pitch  400  400  400 
[03/23 23:42:58     34s] (I)             #Used tracks    1    1    1 
[03/23 23:42:58     34s] (I)       #Fully used tracks    1    1    1 
[03/23 23:42:58     34s] [NR-eGR] ========================================
[03/23 23:42:58     34s] [NR-eGR] 
[03/23 23:42:58     34s] (I)      =============== Blocked Tracks ===============
[03/23 23:42:58     34s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:58     34s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 23:42:58     34s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:58     34s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 23:42:58     34s] (I)      |     2 |       0 |        0 |         0.00% |
[03/23 23:42:58     34s] (I)      |     3 |       0 |        0 |         0.00% |
[03/23 23:42:58     34s] (I)      |     4 |       0 |        0 |         0.00% |
[03/23 23:42:58     34s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:58     34s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2660.54 MB )
[03/23 23:42:58     34s] (I)      Reset routing kernel
[03/23 23:42:58     34s] (I)      numLocalWires=4487  numGlobalNetBranches=1459  numLocalNetBranches=798
[03/23 23:42:58     34s] (I)      totalPins=9384  totalGlobalPin=6476 (69.01%)
[03/23 23:42:58     34s] (I)      total 2D Cap : 86526 = (28842 H, 57684 V)
[03/23 23:42:58     34s] (I)      
[03/23 23:42:58     34s] (I)      ============  Phase 1a Route ============
[03/23 23:42:58     34s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 23:42:58     34s] (I)      Usage: 7672 = (4017 H, 3655 V) = (13.93% H, 6.34% V) = (4.338e+04um H, 3.947e+04um V)
[03/23 23:42:58     34s] (I)      
[03/23 23:42:58     34s] (I)      ============  Phase 1b Route ============
[03/23 23:42:58     34s] (I)      Usage: 7672 = (4017 H, 3655 V) = (13.93% H, 6.34% V) = (4.338e+04um H, 3.947e+04um V)
[03/23 23:42:58     34s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/23 23:42:58     34s] 
[03/23 23:42:58     34s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 23:42:58     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:42:58     34s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:42:58     34s] Finished Early Global Route rough congestion estimation: mem = 2660.5M
[03/23 23:42:58     34s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.045, REAL:0.042, MEM:2660.5M, EPOCH TIME: 1679629378.287480
[03/23 23:42:58     34s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/23 23:42:58     34s] OPERPROF: Starting CDPad at level 1, MEM:2660.5M, EPOCH TIME: 1679629378.287689
[03/23 23:42:58     34s] CDPadU 0.808 -> 0.808. R=0.337, N=2555, GS=10.800
[03/23 23:42:58     34s] OPERPROF: Finished CDPad at level 1, CPU:0.026, REAL:0.013, MEM:2660.5M, EPOCH TIME: 1679629378.300745
[03/23 23:42:58     34s] OPERPROF: Starting npMain at level 1, MEM:2660.5M, EPOCH TIME: 1679629378.301373
[03/23 23:42:58     34s] OPERPROF:   Starting npPlace at level 2, MEM:2724.5M, EPOCH TIME: 1679629378.318183
[03/23 23:42:58     34s] OPERPROF:   Finished npPlace at level 2, CPU:0.051, REAL:0.036, MEM:2756.5M, EPOCH TIME: 1679629378.354114
[03/23 23:42:58     34s] OPERPROF: Finished npMain at level 1, CPU:0.081, REAL:0.059, MEM:2660.5M, EPOCH TIME: 1679629378.360396
[03/23 23:42:58     34s] Global placement CDP skipped at cutLevel 9.
[03/23 23:42:58     34s] Iteration  9: Total net bbox = 6.795e+04 (3.70e+04 3.09e+04)
[03/23 23:42:58     34s]               Est.  stn bbox = 8.212e+04 (4.49e+04 3.72e+04)
[03/23 23:42:58     34s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 2660.5M
[03/23 23:42:58     34s] Iteration 10: Total net bbox = 6.795e+04 (3.70e+04 3.09e+04)
[03/23 23:42:58     34s]               Est.  stn bbox = 8.212e+04 (4.49e+04 3.72e+04)
[03/23 23:42:58     34s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2660.5M
[03/23 23:42:58     34s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2660.5M, EPOCH TIME: 1679629378.368769
[03/23 23:42:58     34s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 23:42:58     34s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2660.5M, EPOCH TIME: 1679629378.369148
[03/23 23:42:58     34s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 23:42:58     34s] No instances found in the vector
[03/23 23:42:58     34s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2660.5M, DRC: 0)
[03/23 23:42:58     34s] 0 (out of 0) MH cells were successfully legalized.
[03/23 23:42:58     34s] OPERPROF: Starting npMain at level 1, MEM:2660.5M, EPOCH TIME: 1679629378.369635
[03/23 23:42:58     34s] OPERPROF:   Starting npPlace at level 2, MEM:2724.5M, EPOCH TIME: 1679629378.388068
[03/23 23:42:59     37s] GP RA stats: MHOnly 0 nrInst 2555 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 23:42:59     37s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2948.5M, EPOCH TIME: 1679629379.556391
[03/23 23:42:59     37s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2948.5M, EPOCH TIME: 1679629379.556519
[03/23 23:42:59     37s] OPERPROF:   Finished npPlace at level 2, CPU:3.188, REAL:1.170, MEM:2756.5M, EPOCH TIME: 1679629379.557689
[03/23 23:42:59     37s] OPERPROF: Finished npMain at level 1, CPU:3.216, REAL:1.192, MEM:2660.5M, EPOCH TIME: 1679629379.561574
[03/23 23:42:59     37s] Iteration 11: Total net bbox = 7.238e+04 (3.78e+04 3.46e+04)
[03/23 23:42:59     37s]               Est.  stn bbox = 8.645e+04 (4.55e+04 4.10e+04)
[03/23 23:42:59     37s]               cpu = 0:00:03.2 real = 0:00:01.0 mem = 2660.5M
[03/23 23:42:59     37s] [adp] clock
[03/23 23:42:59     37s] [adp] weight, nr nets, wire length
[03/23 23:42:59     37s] [adp]      0        1  642.663000
[03/23 23:42:59     37s] [adp] data
[03/23 23:42:59     37s] [adp] weight, nr nets, wire length
[03/23 23:42:59     37s] [adp]      0     2621  71741.358000
[03/23 23:42:59     37s] [adp] 0.000000|0.000000|0.000000
[03/23 23:42:59     37s] Iteration 12: Total net bbox = 7.238e+04 (3.78e+04 3.46e+04)
[03/23 23:42:59     37s]               Est.  stn bbox = 8.645e+04 (4.55e+04 4.10e+04)
[03/23 23:42:59     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2660.5M
[03/23 23:42:59     37s] Clear WL Bound Manager after Global Placement... 
[03/23 23:42:59     37s] Finished Global Placement (cpu=0:00:09.5, real=0:00:06.0, mem=2660.5M)
[03/23 23:42:59     37s] Placement multithread real runtime: 0:00:06.0 with 6 threads.
[03/23 23:42:59     37s] Keep Tdgp Graph and DB for later use
[03/23 23:42:59     37s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/23 23:42:59     37s] Saved padding area to DB
[03/23 23:42:59     37s] All LLGs are deleted
[03/23 23:42:59     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2660.5M, EPOCH TIME: 1679629379.568246
[03/23 23:42:59     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2660.5M, EPOCH TIME: 1679629379.568457
[03/23 23:42:59     37s] Solver runtime cpu: 0:00:06.2 real: 0:00:02.3
[03/23 23:42:59     37s] Core Placement runtime cpu: 0:00:09.3 real: 0:00:06.0
[03/23 23:42:59     37s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 23:42:59     37s] Type 'man IMPSP-9025' for more detail.
[03/23 23:42:59     37s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2660.5M, EPOCH TIME: 1679629379.570067
[03/23 23:42:59     37s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2660.5M, EPOCH TIME: 1679629379.570179
[03/23 23:42:59     37s] Processing tracks to init pin-track alignment.
[03/23 23:42:59     37s] z: 2, totalTracks: 1
[03/23 23:42:59     37s] z: 4, totalTracks: 1
[03/23 23:42:59     37s] z: 6, totalTracks: 1
[03/23 23:42:59     37s] z: 8, totalTracks: 1
[03/23 23:42:59     37s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:42:59     37s] All LLGs are deleted
[03/23 23:42:59     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2660.5M, EPOCH TIME: 1679629379.573011
[03/23 23:42:59     37s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2660.5M, EPOCH TIME: 1679629379.573245
[03/23 23:42:59     37s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2660.5M, EPOCH TIME: 1679629379.573786
[03/23 23:42:59     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2724.5M, EPOCH TIME: 1679629379.575679
[03/23 23:42:59     37s] Max number of tech site patterns supported in site array is 256.
[03/23 23:42:59     37s] Core basic site is IBM13SITE
[03/23 23:42:59     37s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2724.5M, EPOCH TIME: 1679629379.585239
[03/23 23:42:59     37s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:42:59     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 23:42:59     37s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.007, REAL:0.007, MEM:2756.5M, EPOCH TIME: 1679629379.592249
[03/23 23:42:59     37s] Fast DP-INIT is on for default
[03/23 23:42:59     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 23:42:59     37s] Atter site array init, number of instance map data is 0.
[03/23 23:42:59     37s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:2756.5M, EPOCH TIME: 1679629379.595253
[03/23 23:42:59     37s] 
[03/23 23:42:59     37s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:59     37s] OPERPROF:       Starting CMU at level 4, MEM:2756.5M, EPOCH TIME: 1679629379.596095
[03/23 23:42:59     37s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:2756.5M, EPOCH TIME: 1679629379.600358
[03/23 23:42:59     37s] 
[03/23 23:42:59     37s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:42:59     37s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:2660.5M, EPOCH TIME: 1679629379.601785
[03/23 23:42:59     37s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2660.5M, EPOCH TIME: 1679629379.601899
[03/23 23:42:59     37s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2660.5M, EPOCH TIME: 1679629379.605305
[03/23 23:42:59     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2660.5MB).
[03/23 23:42:59     37s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.037, MEM:2660.5M, EPOCH TIME: 1679629379.607526
[03/23 23:42:59     37s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.039, REAL:0.038, MEM:2660.5M, EPOCH TIME: 1679629379.607626
[03/23 23:42:59     37s] TDRefine: refinePlace mode is spiral
[03/23 23:42:59     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.400308.1
[03/23 23:42:59     37s] OPERPROF: Starting RefinePlace at level 1, MEM:2660.5M, EPOCH TIME: 1679629379.607777
[03/23 23:42:59     37s] *** Starting refinePlace (0:00:37.7 mem=2660.5M) ***
[03/23 23:42:59     37s] Total net bbox length = 7.238e+04 (3.776e+04 3.462e+04) (ext = 2.346e+03)
[03/23 23:42:59     37s] 
[03/23 23:42:59     37s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:59     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:42:59     37s] (I)      Default pattern map key = PE_top_default.
[03/23 23:42:59     37s] (I)      Default pattern map key = PE_top_default.
[03/23 23:42:59     37s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2660.5M, EPOCH TIME: 1679629379.616553
[03/23 23:42:59     37s] Starting refinePlace ...
[03/23 23:42:59     37s] (I)      Default pattern map key = PE_top_default.
[03/23 23:42:59     37s] (I)      Default pattern map key = PE_top_default.
[03/23 23:42:59     37s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2724.5M, EPOCH TIME: 1679629379.628617
[03/23 23:42:59     37s] DDP initSite1 nrRow 93 nrJob 93
[03/23 23:42:59     37s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2724.5M, EPOCH TIME: 1679629379.628759
[03/23 23:42:59     37s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2724.5M, EPOCH TIME: 1679629379.628889
[03/23 23:42:59     37s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2724.5M, EPOCH TIME: 1679629379.628982
[03/23 23:42:59     37s] DDP markSite nrRow 93 nrJob 93
[03/23 23:42:59     37s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2724.5M, EPOCH TIME: 1679629379.629187
[03/23 23:42:59     37s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2724.5M, EPOCH TIME: 1679629379.629269
[03/23 23:42:59     37s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 23:42:59     37s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2660.5MB) @(0:00:37.7 - 0:00:37.8).
[03/23 23:42:59     37s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:42:59     37s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 23:42:59     37s] tweakage running in 6 threads.
[03/23 23:42:59     37s] Placement tweakage begins.
[03/23 23:42:59     37s] wire length = 9.183e+04
[03/23 23:42:59     37s] wire length = 8.781e+04
[03/23 23:42:59     37s] Placement tweakage ends.
[03/23 23:42:59     37s] Move report: tweak moves 107 insts, mean move: 6.55 um, max move: 19.22 um 
[03/23 23:42:59     37s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG672_S1): (211.94, 75.43) --> (220.53, 64.81)
[03/23 23:42:59     37s] 
[03/23 23:42:59     37s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/23 23:42:59     37s] Move report: legalization moves 2555 insts, mean move: 2.18 um, max move: 7.57 um spiral
[03/23 23:42:59     37s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U165): (218.59, 118.58) --> (218.20, 111.40)
[03/23 23:42:59     37s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:42:59     37s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:42:59     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2685.9MB) @(0:00:37.9 - 0:00:38.0).
[03/23 23:42:59     37s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 23:42:59     37s] Move report: Detail placement moves 2555 insts, mean move: 2.38 um, max move: 19.65 um 
[03/23 23:42:59     37s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG663_S3): (79.35, 17.50) --> (66.60, 10.60)
[03/23 23:42:59     37s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2685.9MB
[03/23 23:42:59     37s] Statistics of distance of Instance movement in refine placement:
[03/23 23:42:59     37s]   maximum (X+Y) =        19.65 um
[03/23 23:42:59     37s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG663_S3) with max move: (79.35, 17.501) -> (66.6, 10.6)
[03/23 23:42:59     37s]   mean    (X+Y) =         2.38 um
[03/23 23:42:59     37s] Summary Report:
[03/23 23:42:59     37s] Instances move: 2555 (out of 2555 movable)
[03/23 23:42:59     37s] Instances flipped: 0
[03/23 23:42:59     37s] Mean displacement: 2.38 um
[03/23 23:42:59     37s] Max displacement: 19.65 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG663_S3) (79.35, 17.501) -> (66.6, 10.6)
[03/23 23:42:59     37s] 	Length: 17 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX1TR
[03/23 23:42:59     37s] Total instances moved : 2555
[03/23 23:42:59     37s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.225, REAL:0.150, MEM:2685.9M, EPOCH TIME: 1679629379.766170
[03/23 23:42:59     37s] Total net bbox length = 6.992e+04 (3.461e+04 3.530e+04) (ext = 2.400e+03)
[03/23 23:42:59     37s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2685.9MB
[03/23 23:42:59     37s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2685.9MB) @(0:00:37.7 - 0:00:38.0).
[03/23 23:42:59     37s] *** Finished refinePlace (0:00:38.0 mem=2685.9M) ***
[03/23 23:42:59     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.400308.1
[03/23 23:42:59     37s] OPERPROF: Finished RefinePlace at level 1, CPU:0.235, REAL:0.159, MEM:2685.9M, EPOCH TIME: 1679629379.767176
[03/23 23:42:59     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2685.9M, EPOCH TIME: 1679629379.767253
[03/23 23:42:59     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 23:42:59     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] All LLGs are deleted
[03/23 23:42:59     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2685.9M, EPOCH TIME: 1679629379.769274
[03/23 23:42:59     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2685.9M, EPOCH TIME: 1679629379.769563
[03/23 23:42:59     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.007, MEM:2660.9M, EPOCH TIME: 1679629379.774630
[03/23 23:42:59     37s] *** Finished Initial Placement (cpu=0:00:09.8, real=0:00:06.0, mem=2660.9M) ***
[03/23 23:42:59     37s] Processing tracks to init pin-track alignment.
[03/23 23:42:59     37s] z: 2, totalTracks: 1
[03/23 23:42:59     37s] z: 4, totalTracks: 1
[03/23 23:42:59     37s] z: 6, totalTracks: 1
[03/23 23:42:59     37s] z: 8, totalTracks: 1
[03/23 23:42:59     37s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:42:59     37s] All LLGs are deleted
[03/23 23:42:59     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2660.9M, EPOCH TIME: 1679629379.777843
[03/23 23:42:59     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2660.9M, EPOCH TIME: 1679629379.778165
[03/23 23:42:59     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2660.9M, EPOCH TIME: 1679629379.778628
[03/23 23:42:59     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2740.9M, EPOCH TIME: 1679629379.780636
[03/23 23:42:59     37s] Max number of tech site patterns supported in site array is 256.
[03/23 23:42:59     37s] Core basic site is IBM13SITE
[03/23 23:42:59     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2740.9M, EPOCH TIME: 1679629379.789597
[03/23 23:42:59     38s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:42:59     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 23:42:59     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2756.9M, EPOCH TIME: 1679629379.794617
[03/23 23:42:59     38s] Fast DP-INIT is on for default
[03/23 23:42:59     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 23:42:59     38s] Atter site array init, number of instance map data is 0.
[03/23 23:42:59     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:2756.9M, EPOCH TIME: 1679629379.797804
[03/23 23:42:59     38s] 
[03/23 23:42:59     38s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:42:59     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:2660.9M, EPOCH TIME: 1679629379.800103
[03/23 23:42:59     38s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2660.9M, EPOCH TIME: 1679629379.801494
[03/23 23:42:59     38s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2660.9M, EPOCH TIME: 1679629379.802160
[03/23 23:42:59     38s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.004, REAL:0.004, MEM:2660.9M, EPOCH TIME: 1679629379.806509
[03/23 23:42:59     38s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[03/23 23:42:59     38s] Density distribution unevenness ratio = 14.986%
[03/23 23:42:59     38s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.005, REAL:0.005, MEM:2660.9M, EPOCH TIME: 1679629379.806692
[03/23 23:42:59     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2660.9M, EPOCH TIME: 1679629379.806788
[03/23 23:42:59     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     38s] All LLGs are deleted
[03/23 23:42:59     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:42:59     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2660.9M, EPOCH TIME: 1679629379.808966
[03/23 23:42:59     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2660.9M, EPOCH TIME: 1679629379.809218
[03/23 23:42:59     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.003, MEM:2660.9M, EPOCH TIME: 1679629379.810057
[03/23 23:42:59     38s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 23:42:59     38s] 
[03/23 23:42:59     38s] *** Start incrementalPlace ***
[03/23 23:42:59     38s] User Input Parameters:
[03/23 23:42:59     38s] - Congestion Driven    : On
[03/23 23:42:59     38s] - Timing Driven        : On
[03/23 23:42:59     38s] - Area-Violation Based : On
[03/23 23:42:59     38s] - Start Rollback Level : -5
[03/23 23:42:59     38s] - Legalized            : On
[03/23 23:42:59     38s] - Window Based         : Off
[03/23 23:42:59     38s] - eDen incr mode       : Off
[03/23 23:42:59     38s] - Small incr mode      : Off
[03/23 23:42:59     38s] 
[03/23 23:42:59     38s] No Views given, use default active views for adaptive view pruning
[03/23 23:42:59     38s] SKP will enable view:
[03/23 23:42:59     38s]   setupAnalysis
[03/23 23:42:59     38s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2662.9M, EPOCH TIME: 1679629379.827836
[03/23 23:42:59     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:42:59     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:42:59     38s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:2662.9M, EPOCH TIME: 1679629379.835612
[03/23 23:42:59     38s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2662.9M, EPOCH TIME: 1679629379.835742
[03/23 23:42:59     38s] Starting Early Global Route congestion estimation: mem = 2662.9M
[03/23 23:42:59     38s] (I)      ================== Layers ==================
[03/23 23:42:59     38s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:59     38s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 23:42:59     38s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:59     38s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 23:42:59     38s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 23:42:59     38s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 23:42:59     38s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 23:42:59     38s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 23:42:59     38s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 23:42:59     38s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 23:42:59     38s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 23:42:59     38s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 23:42:59     38s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 23:42:59     38s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 23:42:59     38s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 23:42:59     38s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 23:42:59     38s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 23:42:59     38s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 23:42:59     38s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 23:42:59     38s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:59     38s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 23:42:59     38s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:42:59     38s] (I)      Started Import and model ( Curr Mem: 2662.87 MB )
[03/23 23:42:59     38s] (I)      Default pattern map key = PE_top_default.
[03/23 23:42:59     38s] (I)      == Non-default Options ==
[03/23 23:42:59     38s] (I)      Maximum routing layer                              : 4
[03/23 23:42:59     38s] (I)      Number of threads                                  : 6
[03/23 23:42:59     38s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 23:42:59     38s] (I)      Method to set GCell size                           : row
[03/23 23:42:59     38s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[03/23 23:42:59     38s] (I)      Use row-based GCell size
[03/23 23:42:59     38s] (I)      Use row-based GCell align
[03/23 23:42:59     38s] (I)      layer 0 area = 89000
[03/23 23:42:59     38s] (I)      layer 1 area = 120000
[03/23 23:42:59     38s] (I)      layer 2 area = 120000
[03/23 23:42:59     38s] (I)      layer 3 area = 120000
[03/23 23:42:59     38s] (I)      GCell unit size   : 3600
[03/23 23:42:59     38s] (I)      GCell multiplier  : 1
[03/23 23:42:59     38s] (I)      GCell row height  : 3600
[03/23 23:42:59     38s] (I)      Actual row height : 3600
[03/23 23:42:59     38s] (I)      GCell align ref   : 7000 7000
[03/23 23:42:59     38s] [NR-eGR] Track table information for default rule: 
[03/23 23:42:59     38s] [NR-eGR] M1 has single uniform track structure
[03/23 23:42:59     38s] [NR-eGR] M2 has single uniform track structure
[03/23 23:42:59     38s] [NR-eGR] M3 has single uniform track structure
[03/23 23:42:59     38s] [NR-eGR] M4 has single uniform track structure
[03/23 23:42:59     38s] [NR-eGR] M5 has single uniform track structure
[03/23 23:42:59     38s] [NR-eGR] M6 has single uniform track structure
[03/23 23:42:59     38s] [NR-eGR] MQ has single uniform track structure
[03/23 23:42:59     38s] [NR-eGR] LM has single uniform track structure
[03/23 23:42:59     38s] (I)      ============== Default via ===============
[03/23 23:42:59     38s] (I)      +---+------------------+-----------------+
[03/23 23:42:59     38s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 23:42:59     38s] (I)      +---+------------------+-----------------+
[03/23 23:42:59     38s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 23:42:59     38s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 23:42:59     38s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 23:42:59     38s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 23:42:59     38s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 23:42:59     38s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 23:42:59     38s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 23:42:59     38s] (I)      +---+------------------+-----------------+
[03/23 23:42:59     38s] [NR-eGR] Read 0 PG shapes
[03/23 23:42:59     38s] [NR-eGR] Read 0 clock shapes
[03/23 23:42:59     38s] [NR-eGR] Read 0 other shapes
[03/23 23:42:59     38s] [NR-eGR] #Routing Blockages  : 0
[03/23 23:42:59     38s] [NR-eGR] #Instance Blockages : 0
[03/23 23:42:59     38s] [NR-eGR] #PG Blockages       : 0
[03/23 23:42:59     38s] [NR-eGR] #Halo Blockages     : 0
[03/23 23:42:59     38s] [NR-eGR] #Boundary Blockages : 0
[03/23 23:42:59     38s] [NR-eGR] #Clock Blockages    : 0
[03/23 23:42:59     38s] [NR-eGR] #Other Blockages    : 0
[03/23 23:42:59     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 23:42:59     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 23:42:59     38s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 23:42:59     38s] (I)      early_global_route_priority property id does not exist.
[03/23 23:42:59     38s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[03/23 23:42:59     38s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[03/23 23:42:59     38s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/23 23:42:59     38s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[03/23 23:42:59     38s] (I)      Number of ignored nets                =      0
[03/23 23:42:59     38s] (I)      Number of connected nets              =      0
[03/23 23:42:59     38s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 23:42:59     38s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 23:42:59     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 23:42:59     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 23:42:59     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 23:42:59     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 23:42:59     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 23:42:59     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 23:42:59     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 23:42:59     38s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 23:42:59     38s] (I)      Ndr track 0 does not exist
[03/23 23:42:59     38s] (I)      ---------------------Grid Graph Info--------------------
[03/23 23:42:59     38s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/23 23:42:59     38s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/23 23:42:59     38s] (I)      Site width          :   400  (dbu)
[03/23 23:42:59     38s] (I)      Row height          :  3600  (dbu)
[03/23 23:42:59     38s] (I)      GCell row height    :  3600  (dbu)
[03/23 23:42:59     38s] (I)      GCell width         :  3600  (dbu)
[03/23 23:42:59     38s] (I)      GCell height        :  3600  (dbu)
[03/23 23:42:59     38s] (I)      Grid                :    97    97     4
[03/23 23:42:59     38s] (I)      Layer numbers       :     1     2     3     4
[03/23 23:42:59     38s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 23:42:59     38s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 23:42:59     38s] (I)      Default wire width  :   160   200   200   200
[03/23 23:42:59     38s] (I)      Default wire space  :   160   200   200   200
[03/23 23:42:59     38s] (I)      Default wire pitch  :   320   400   400   400
[03/23 23:42:59     38s] (I)      Default pitch size  :   320   400   400   400
[03/23 23:42:59     38s] (I)      First track coord   :   400   400   400   400
[03/23 23:42:59     38s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 23:42:59     38s] (I)      Total num of tracks :   874   874   874   874
[03/23 23:42:59     38s] (I)      Num of masks        :     1     1     1     1
[03/23 23:42:59     38s] (I)      Num of trim masks   :     0     0     0     0
[03/23 23:42:59     38s] (I)      --------------------------------------------------------
[03/23 23:42:59     38s] 
[03/23 23:42:59     38s] [NR-eGR] ============ Routing rule table ============
[03/23 23:42:59     38s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 23:42:59     38s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 23:42:59     38s] (I)                    Layer    2    3    4 
[03/23 23:42:59     38s] (I)                    Pitch  400  400  400 
[03/23 23:42:59     38s] (I)             #Used tracks    1    1    1 
[03/23 23:42:59     38s] (I)       #Fully used tracks    1    1    1 
[03/23 23:42:59     38s] [NR-eGR] ========================================
[03/23 23:42:59     38s] [NR-eGR] 
[03/23 23:42:59     38s] (I)      =============== Blocked Tracks ===============
[03/23 23:42:59     38s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:59     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 23:42:59     38s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:59     38s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 23:42:59     38s] (I)      |     2 |       0 |        0 |         0.00% |
[03/23 23:42:59     38s] (I)      |     3 |       0 |        0 |         0.00% |
[03/23 23:42:59     38s] (I)      |     4 |       0 |        0 |         0.00% |
[03/23 23:42:59     38s] (I)      +-------+---------+----------+---------------+
[03/23 23:42:59     38s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2662.87 MB )
[03/23 23:42:59     38s] (I)      Reset routing kernel
[03/23 23:42:59     38s] (I)      Started Global Routing ( Curr Mem: 2662.87 MB )
[03/23 23:42:59     38s] (I)      totalPins=9384  totalGlobalPin=9271 (98.80%)
[03/23 23:42:59     38s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:42:59     38s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 23:42:59     38s] (I)      
[03/23 23:42:59     38s] (I)      ============  Phase 1a Route ============
[03/23 23:42:59     38s] (I)      Usage: 23796 = (11723 H, 12073 V) = (13.83% H, 7.12% V) = (4.220e+04um H, 4.346e+04um V)
[03/23 23:42:59     38s] (I)      
[03/23 23:42:59     38s] (I)      ============  Phase 1b Route ============
[03/23 23:42:59     38s] (I)      Usage: 23796 = (11723 H, 12073 V) = (13.83% H, 7.12% V) = (4.220e+04um H, 4.346e+04um V)
[03/23 23:42:59     38s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.566560e+04um
[03/23 23:42:59     38s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/23 23:42:59     38s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 23:42:59     38s] (I)      
[03/23 23:42:59     38s] (I)      ============  Phase 1c Route ============
[03/23 23:42:59     38s] (I)      Usage: 23796 = (11723 H, 12073 V) = (13.83% H, 7.12% V) = (4.220e+04um H, 4.346e+04um V)
[03/23 23:42:59     38s] (I)      
[03/23 23:42:59     38s] (I)      ============  Phase 1d Route ============
[03/23 23:42:59     38s] (I)      Usage: 23796 = (11723 H, 12073 V) = (13.83% H, 7.12% V) = (4.220e+04um H, 4.346e+04um V)
[03/23 23:42:59     38s] (I)      
[03/23 23:42:59     38s] (I)      ============  Phase 1e Route ============
[03/23 23:42:59     38s] (I)      Usage: 23796 = (11723 H, 12073 V) = (13.83% H, 7.12% V) = (4.220e+04um H, 4.346e+04um V)
[03/23 23:42:59     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.566560e+04um
[03/23 23:42:59     38s] (I)      
[03/23 23:42:59     38s] (I)      ============  Phase 1l Route ============
[03/23 23:42:59     38s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 23:42:59     38s] (I)      Layer  2:      83904     14315         0           0       83808    ( 0.00%) 
[03/23 23:42:59     38s] (I)      Layer  3:      83904     11763         0           0       83808    ( 0.00%) 
[03/23 23:42:59     38s] (I)      Layer  4:      83904       819         0           0       83808    ( 0.00%) 
[03/23 23:42:59     38s] (I)      Total:        251712     26897         0           0      251424    ( 0.00%) 
[03/23 23:42:59     38s] (I)      
[03/23 23:42:59     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 23:42:59     38s] [NR-eGR]                        OverCon            
[03/23 23:42:59     38s] [NR-eGR]                         #Gcell     %Gcell
[03/23 23:42:59     38s] [NR-eGR]        Layer             (1-0)    OverCon
[03/23 23:42:59     38s] [NR-eGR] ----------------------------------------------
[03/23 23:42:59     38s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/23 23:42:59     38s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/23 23:42:59     38s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/23 23:42:59     38s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/23 23:42:59     38s] [NR-eGR] ----------------------------------------------
[03/23 23:42:59     38s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/23 23:42:59     38s] [NR-eGR] 
[03/23 23:42:59     38s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2662.87 MB )
[03/23 23:42:59     38s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:42:59     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 23:42:59     38s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2662.9M
[03/23 23:42:59     38s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.110, REAL:0.075, MEM:2662.9M, EPOCH TIME: 1679629379.910258
[03/23 23:42:59     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:2662.9M, EPOCH TIME: 1679629379.910337
[03/23 23:42:59     38s] [hotspot] +------------+---------------+---------------+
[03/23 23:42:59     38s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 23:42:59     38s] [hotspot] +------------+---------------+---------------+
[03/23 23:42:59     38s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 23:42:59     38s] [hotspot] +------------+---------------+---------------+
[03/23 23:42:59     38s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 23:42:59     38s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 23:42:59     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.007, MEM:2662.9M, EPOCH TIME: 1679629379.917484
[03/23 23:42:59     38s] Skipped repairing congestion.
[03/23 23:42:59     38s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2662.9M, EPOCH TIME: 1679629379.917742
[03/23 23:42:59     38s] Starting Early Global Route wiring: mem = 2662.9M
[03/23 23:42:59     38s] (I)      ============= Track Assignment ============
[03/23 23:42:59     38s] (I)      Started Track Assignment (6T) ( Curr Mem: 2662.87 MB )
[03/23 23:42:59     38s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 23:42:59     38s] (I)      Run Multi-thread track assignment
[03/23 23:42:59     38s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2662.87 MB )
[03/23 23:42:59     38s] (I)      Started Export ( Curr Mem: 2662.87 MB )
[03/23 23:42:59     38s] [NR-eGR]             Length (um)   Vias 
[03/23 23:42:59     38s] [NR-eGR] -------------------------------
[03/23 23:42:59     38s] [NR-eGR]  M1  (1H)             0   9316 
[03/23 23:42:59     38s] [NR-eGR]  M2  (2V)         41831  14044 
[03/23 23:42:59     38s] [NR-eGR]  M3  (3H)         43260    291 
[03/23 23:42:59     38s] [NR-eGR]  M4  (4V)          2984      0 
[03/23 23:42:59     38s] [NR-eGR]  M5  (5H)             0      0 
[03/23 23:42:59     38s] [NR-eGR]  M6  (6V)             0      0 
[03/23 23:42:59     38s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 23:42:59     38s] [NR-eGR]  LM  (8V)             0      0 
[03/23 23:42:59     38s] [NR-eGR] -------------------------------
[03/23 23:42:59     38s] [NR-eGR]      Total        88075  23651 
[03/23 23:42:59     38s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:42:59     38s] [NR-eGR] Total half perimeter of net bounding box: 69917um
[03/23 23:42:59     38s] [NR-eGR] Total length: 88075um, number of vias: 23651
[03/23 23:42:59     38s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:42:59     38s] [NR-eGR] Total eGR-routed clock nets wire length: 6196um, number of vias: 1994
[03/23 23:42:59     38s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:42:59     38s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2662.87 MB )
[03/23 23:42:59     38s] Early Global Route wiring runtime: 0.04 seconds, mem = 2662.9M
[03/23 23:42:59     38s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.077, REAL:0.037, MEM:2662.9M, EPOCH TIME: 1679629379.955008
[03/23 23:42:59     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:42:59     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:42:59     38s] 0 delay mode for cte disabled.
[03/23 23:42:59     38s] SKP cleared!
[03/23 23:42:59     38s] 
[03/23 23:42:59     38s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[03/23 23:42:59     38s] Tdgp not successfully inited but do clear! skip clearing
[03/23 23:43:00     38s] **placeDesign ... cpu = 0: 0:11, real = 0: 0: 7, mem = 2390.9M **
[03/23 23:43:00     38s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 23:43:00     38s] VSMManager cleared!
[03/23 23:43:00     38s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.8/0:00:06.7 (1.6), totSession cpu/real = 0:00:38.3/0:01:35.8 (0.4), mem = 2390.9M
[03/23 23:43:00     38s] 
[03/23 23:43:00     38s] =============================================================================================
[03/23 23:43:00     38s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[03/23 23:43:00     38s] =============================================================================================
[03/23 23:43:00     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:00     38s] ---------------------------------------------------------------------------------------------
[03/23 23:43:00     38s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 23:43:00     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:00     38s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    4.2
[03/23 23:43:00     38s] [ MISC                   ]          0:00:06.7  (  99.1 % )     0:00:06.7 /  0:00:10.6    1.6
[03/23 23:43:00     38s] ---------------------------------------------------------------------------------------------
[03/23 23:43:00     38s]  GlobalPlace #1 TOTAL               0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:10.8    1.6
[03/23 23:43:00     38s] ---------------------------------------------------------------------------------------------
[03/23 23:43:00     38s] 
[03/23 23:43:00     38s] Enable CTE adjustment.
[03/23 23:43:00     38s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1779.3M, totSessionCpu=0:00:38 **
[03/23 23:43:00     38s] GigaOpt running with 6 threads.
[03/23 23:43:00     38s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.3/0:01:35.8 (0.4), mem = 2390.9M
[03/23 23:43:00     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2390.9M, EPOCH TIME: 1679629380.056859
[03/23 23:43:00     38s] Processing tracks to init pin-track alignment.
[03/23 23:43:00     38s] z: 2, totalTracks: 1
[03/23 23:43:00     38s] z: 4, totalTracks: 1
[03/23 23:43:00     38s] z: 6, totalTracks: 1
[03/23 23:43:00     38s] z: 8, totalTracks: 1
[03/23 23:43:00     38s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:00     38s] All LLGs are deleted
[03/23 23:43:00     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2390.9M, EPOCH TIME: 1679629380.060413
[03/23 23:43:00     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2390.9M, EPOCH TIME: 1679629380.060650
[03/23 23:43:00     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2390.9M, EPOCH TIME: 1679629380.061316
[03/23 23:43:00     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2486.9M, EPOCH TIME: 1679629380.064752
[03/23 23:43:00     38s] Max number of tech site patterns supported in site array is 256.
[03/23 23:43:00     38s] Core basic site is IBM13SITE
[03/23 23:43:00     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2486.9M, EPOCH TIME: 1679629380.080300
[03/23 23:43:00     38s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:43:00     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 23:43:00     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.003, MEM:2486.9M, EPOCH TIME: 1679629380.083673
[03/23 23:43:00     38s] Fast DP-INIT is on for default
[03/23 23:43:00     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 23:43:00     38s] Atter site array init, number of instance map data is 0.
[03/23 23:43:00     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.022, MEM:2486.9M, EPOCH TIME: 1679629380.086284
[03/23 23:43:00     38s] 
[03/23 23:43:00     38s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:00     38s] OPERPROF:     Starting CMU at level 3, MEM:2486.9M, EPOCH TIME: 1679629380.087084
[03/23 23:43:00     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2486.9M, EPOCH TIME: 1679629380.087571
[03/23 23:43:00     38s] 
[03/23 23:43:00     38s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:00     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.028, MEM:2390.9M, EPOCH TIME: 1679629380.089588
[03/23 23:43:00     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2390.9M, EPOCH TIME: 1679629380.089736
[03/23 23:43:00     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:2390.9M, EPOCH TIME: 1679629380.093895
[03/23 23:43:00     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2390.9MB).
[03/23 23:43:00     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:2390.9M, EPOCH TIME: 1679629380.096279
[03/23 23:43:00     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2390.9M, EPOCH TIME: 1679629380.096415
[03/23 23:43:00     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:2390.9M, EPOCH TIME: 1679629380.101070
[03/23 23:43:00     38s] 
[03/23 23:43:00     38s] Trim Metal Layers:
[03/23 23:43:00     38s] LayerId::1 widthSet size::1
[03/23 23:43:00     38s] LayerId::2 widthSet size::1
[03/23 23:43:00     38s] LayerId::3 widthSet size::1
[03/23 23:43:00     38s] LayerId::4 widthSet size::1
[03/23 23:43:00     38s] LayerId::5 widthSet size::1
[03/23 23:43:00     38s] LayerId::6 widthSet size::1
[03/23 23:43:00     38s] LayerId::7 widthSet size::1
[03/23 23:43:00     38s] LayerId::8 widthSet size::1
[03/23 23:43:00     38s] Updating RC grid for preRoute extraction ...
[03/23 23:43:00     38s] eee: pegSigSF::1.070000
[03/23 23:43:00     38s] Initializing multi-corner resistance tables ...
[03/23 23:43:00     38s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:00     38s] eee: l::2 avDens::0.145735 usedTrk::1180.456416 availTrk::8100.000000 sigTrk::1180.456416
[03/23 23:43:00     38s] eee: l::3 avDens::0.153026 usedTrk::1225.741057 availTrk::8010.000000 sigTrk::1225.741057
[03/23 23:43:00     38s] eee: l::4 avDens::0.014482 usedTrk::83.414555 availTrk::5760.000000 sigTrk::83.414555
[03/23 23:43:00     38s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:00     38s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:00     38s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:00     38s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:00     38s] {RT rc-typ 0 4 4 0}
[03/23 23:43:00     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.033880 aWlH=0.000000 lMod=0 pMax=0.807600 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 23:43:00     38s] 
[03/23 23:43:00     38s] Creating Lib Analyzer ...
[03/23 23:43:00     38s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 23:43:00     38s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 23:43:00     38s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 23:43:00     38s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 23:43:00     38s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 23:43:00     38s] 
[03/23 23:43:00     38s] {RT rc-typ 0 4 4 0}
[03/23 23:43:00     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.2 mem=2396.9M
[03/23 23:43:00     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.2 mem=2396.9M
[03/23 23:43:00     39s] Creating Lib Analyzer, finished. 
[03/23 23:43:00     39s] #optDebug: fT-S <1 2 3 1 0>
[03/23 23:43:00     39s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1784.8M, totSessionCpu=0:00:39 **
[03/23 23:43:00     39s] *** optDesign -preCTS ***
[03/23 23:43:00     39s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 23:43:00     39s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 23:43:00     39s] Hold Target Slack: user slack 0.05
[03/23 23:43:00     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2396.9M, EPOCH TIME: 1679629380.884859
[03/23 23:43:00     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:00     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:2396.9M, EPOCH TIME: 1679629380.900727
[03/23 23:43:00     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:00     39s] Multi-VT timing optimization disabled based on library information.
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] TimeStamp Deleting Cell Server Begin ...
[03/23 23:43:00     39s] Deleting Lib Analyzer.
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] TimeStamp Deleting Cell Server End ...
[03/23 23:43:00     39s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 23:43:00     39s] Summary for sequential cells identification: 
[03/23 23:43:00     39s]   Identified SBFF number: 112
[03/23 23:43:00     39s]   Identified MBFF number: 0
[03/23 23:43:00     39s]   Identified SB Latch number: 0
[03/23 23:43:00     39s]   Identified MB Latch number: 0
[03/23 23:43:00     39s]   Not identified SBFF number: 8
[03/23 23:43:00     39s]   Not identified MBFF number: 0
[03/23 23:43:00     39s]   Not identified SB Latch number: 0
[03/23 23:43:00     39s]   Not identified MB Latch number: 0
[03/23 23:43:00     39s]   Number of sequential cells which are not FFs: 34
[03/23 23:43:00     39s]  Visiting view : setupAnalysis
[03/23 23:43:00     39s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 23:43:00     39s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 23:43:00     39s]  Visiting view : holdAnalysis
[03/23 23:43:00     39s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 23:43:00     39s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 23:43:00     39s] TLC MultiMap info (StdDelay):
[03/23 23:43:00     39s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 23:43:00     39s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 23:43:00     39s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 23:43:00     39s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 23:43:00     39s]  Setting StdDelay to: 22.7ps
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] TimeStamp Deleting Cell Server Begin ...
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] TimeStamp Deleting Cell Server End ...
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] Creating Lib Analyzer ...
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 23:43:00     39s] Summary for sequential cells identification: 
[03/23 23:43:00     39s]   Identified SBFF number: 112
[03/23 23:43:00     39s]   Identified MBFF number: 0
[03/23 23:43:00     39s]   Identified SB Latch number: 0
[03/23 23:43:00     39s]   Identified MB Latch number: 0
[03/23 23:43:00     39s]   Not identified SBFF number: 8
[03/23 23:43:00     39s]   Not identified MBFF number: 0
[03/23 23:43:00     39s]   Not identified SB Latch number: 0
[03/23 23:43:00     39s]   Not identified MB Latch number: 0
[03/23 23:43:00     39s]   Number of sequential cells which are not FFs: 34
[03/23 23:43:00     39s]  Visiting view : setupAnalysis
[03/23 23:43:00     39s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 23:43:00     39s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 23:43:00     39s]  Visiting view : holdAnalysis
[03/23 23:43:00     39s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 23:43:00     39s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 23:43:00     39s] TLC MultiMap info (StdDelay):
[03/23 23:43:00     39s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 23:43:00     39s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 23:43:00     39s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 23:43:00     39s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 23:43:00     39s]  Setting StdDelay to: 22.7ps
[03/23 23:43:00     39s] 
[03/23 23:43:00     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 23:43:01     39s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 23:43:01     39s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 23:43:01     39s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 23:43:01     39s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 23:43:01     39s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 23:43:01     39s] 
[03/23 23:43:01     39s] {RT rc-typ 0 4 4 0}
[03/23 23:43:01     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.9 mem=2396.9M
[03/23 23:43:01     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.9 mem=2396.9M
[03/23 23:43:01     39s] Creating Lib Analyzer, finished. 
[03/23 23:43:01     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2396.9M, EPOCH TIME: 1679629381.588939
[03/23 23:43:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     39s] All LLGs are deleted
[03/23 23:43:01     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2396.9M, EPOCH TIME: 1679629381.589103
[03/23 23:43:01     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2396.9M, EPOCH TIME: 1679629381.589192
[03/23 23:43:01     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2396.9M, EPOCH TIME: 1679629381.589625
[03/23 23:43:01     39s] {MMLU 0 0 2622}
[03/23 23:43:01     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.9 mem=2396.9M
[03/23 23:43:01     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.9 mem=2396.9M
[03/23 23:43:01     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:43:01     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:43:01     39s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2396.89 MB )
[03/23 23:43:01     39s] (I)      ================== Layers ==================
[03/23 23:43:01     39s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:01     39s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 23:43:01     39s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:01     39s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 23:43:01     39s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 23:43:01     39s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 23:43:01     39s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 23:43:01     39s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 23:43:01     39s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 23:43:01     39s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 23:43:01     39s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 23:43:01     39s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 23:43:01     39s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 23:43:01     39s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 23:43:01     39s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 23:43:01     39s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 23:43:01     39s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 23:43:01     39s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 23:43:01     39s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 23:43:01     39s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:01     39s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 23:43:01     39s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:01     39s] (I)      Started Import and model ( Curr Mem: 2396.89 MB )
[03/23 23:43:01     39s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:01     39s] (I)      Number of ignored instance 0
[03/23 23:43:01     39s] (I)      Number of inbound cells 0
[03/23 23:43:01     39s] (I)      Number of opened ILM blockages 0
[03/23 23:43:01     39s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 23:43:01     39s] (I)      numMoveCells=2555, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 23:43:01     39s] (I)      cell height: 3600, count: 2555
[03/23 23:43:01     39s] (I)      Number of nets = 2622 ( 0 ignored )
[03/23 23:43:01     39s] (I)      Read rows... (mem=2396.9M)
[03/23 23:43:01     39s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 23:43:01     39s] (I)      rowRegion : (7000, 7000) - (343000, 341800)
[03/23 23:43:01     39s] (I)      coreBox   : (7000, 7000) - (343000, 343000)
[03/23 23:43:01     39s] (I)      Done Read rows (cpu=0.000s, mem=2396.9M)
[03/23 23:43:01     39s] (I)      Identified Clock instances: Flop 716, Clock buffer/inverter 0, Gate 0, Logic 0
[03/23 23:43:01     39s] (I)      Read module constraints... (mem=2396.9M)
[03/23 23:43:01     39s] (I)      Done Read module constraints (cpu=0.000s, mem=2396.9M)
[03/23 23:43:01     39s] (I)      == Non-default Options ==
[03/23 23:43:01     39s] (I)      Maximum routing layer                              : 4
[03/23 23:43:01     39s] (I)      Buffering-aware routing                            : true
[03/23 23:43:01     39s] (I)      Spread congestion away from blockages              : true
[03/23 23:43:01     39s] (I)      Number of threads                                  : 6
[03/23 23:43:01     39s] (I)      Overflow penalty cost                              : 10
[03/23 23:43:01     39s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 23:43:01     39s] (I)      Method to set GCell size                           : row
[03/23 23:43:01     39s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[03/23 23:43:01     39s] (I)      Use row-based GCell size
[03/23 23:43:01     39s] (I)      Use row-based GCell align
[03/23 23:43:01     39s] (I)      layer 0 area = 89000
[03/23 23:43:01     39s] (I)      layer 1 area = 120000
[03/23 23:43:01     39s] (I)      layer 2 area = 120000
[03/23 23:43:01     39s] (I)      layer 3 area = 120000
[03/23 23:43:01     39s] (I)      GCell unit size   : 3600
[03/23 23:43:01     39s] (I)      GCell multiplier  : 1
[03/23 23:43:01     39s] (I)      GCell row height  : 3600
[03/23 23:43:01     39s] (I)      Actual row height : 3600
[03/23 23:43:01     39s] (I)      GCell align ref   : 7000 7000
[03/23 23:43:01     39s] [NR-eGR] Track table information for default rule: 
[03/23 23:43:01     39s] [NR-eGR] M1 has single uniform track structure
[03/23 23:43:01     39s] [NR-eGR] M2 has single uniform track structure
[03/23 23:43:01     39s] [NR-eGR] M3 has single uniform track structure
[03/23 23:43:01     39s] [NR-eGR] M4 has single uniform track structure
[03/23 23:43:01     39s] [NR-eGR] M5 has single uniform track structure
[03/23 23:43:01     39s] [NR-eGR] M6 has single uniform track structure
[03/23 23:43:01     39s] [NR-eGR] MQ has single uniform track structure
[03/23 23:43:01     39s] [NR-eGR] LM has single uniform track structure
[03/23 23:43:01     39s] (I)      ============== Default via ===============
[03/23 23:43:01     39s] (I)      +---+------------------+-----------------+
[03/23 23:43:01     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 23:43:01     39s] (I)      +---+------------------+-----------------+
[03/23 23:43:01     39s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 23:43:01     39s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 23:43:01     39s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 23:43:01     39s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 23:43:01     39s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 23:43:01     39s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 23:43:01     39s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 23:43:01     39s] (I)      +---+------------------+-----------------+
[03/23 23:43:01     39s] [NR-eGR] Read 0 PG shapes
[03/23 23:43:01     39s] [NR-eGR] Read 0 clock shapes
[03/23 23:43:01     39s] [NR-eGR] Read 0 other shapes
[03/23 23:43:01     39s] [NR-eGR] #Routing Blockages  : 0
[03/23 23:43:01     39s] [NR-eGR] #Instance Blockages : 0
[03/23 23:43:01     39s] [NR-eGR] #PG Blockages       : 0
[03/23 23:43:01     39s] [NR-eGR] #Halo Blockages     : 0
[03/23 23:43:01     39s] [NR-eGR] #Boundary Blockages : 0
[03/23 23:43:01     39s] [NR-eGR] #Clock Blockages    : 0
[03/23 23:43:01     39s] [NR-eGR] #Other Blockages    : 0
[03/23 23:43:01     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 23:43:01     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 23:43:01     39s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 23:43:01     39s] (I)      early_global_route_priority property id does not exist.
[03/23 23:43:01     39s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[03/23 23:43:01     39s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[03/23 23:43:01     39s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/23 23:43:01     39s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[03/23 23:43:01     39s] (I)      Number of ignored nets                =      0
[03/23 23:43:01     39s] (I)      Number of connected nets              =      0
[03/23 23:43:01     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 23:43:01     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 23:43:01     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 23:43:01     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 23:43:01     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 23:43:01     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 23:43:01     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 23:43:01     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 23:43:01     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 23:43:01     39s] (I)      Constructing bin map
[03/23 23:43:01     39s] (I)      Initialize bin information with width=7200 height=7200
[03/23 23:43:01     39s] (I)      Done constructing bin map
[03/23 23:43:01     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 23:43:01     39s] (I)      Ndr track 0 does not exist
[03/23 23:43:01     39s] (I)      ---------------------Grid Graph Info--------------------
[03/23 23:43:01     39s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/23 23:43:01     39s] (I)      Core area           : (7000, 7000) - (343000, 341800)
[03/23 23:43:01     39s] (I)      Site width          :   400  (dbu)
[03/23 23:43:01     39s] (I)      Row height          :  3600  (dbu)
[03/23 23:43:01     39s] (I)      GCell row height    :  3600  (dbu)
[03/23 23:43:01     39s] (I)      GCell width         :  3600  (dbu)
[03/23 23:43:01     39s] (I)      GCell height        :  3600  (dbu)
[03/23 23:43:01     39s] (I)      Grid                :    97    97     4
[03/23 23:43:01     39s] (I)      Layer numbers       :     1     2     3     4
[03/23 23:43:01     39s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 23:43:01     39s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 23:43:01     39s] (I)      Default wire width  :   160   200   200   200
[03/23 23:43:01     39s] (I)      Default wire space  :   160   200   200   200
[03/23 23:43:01     39s] (I)      Default wire pitch  :   320   400   400   400
[03/23 23:43:01     39s] (I)      Default pitch size  :   320   400   400   400
[03/23 23:43:01     39s] (I)      First track coord   :   400   400   400   400
[03/23 23:43:01     39s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 23:43:01     39s] (I)      Total num of tracks :   874   874   874   874
[03/23 23:43:01     39s] (I)      Num of masks        :     1     1     1     1
[03/23 23:43:01     39s] (I)      Num of trim masks   :     0     0     0     0
[03/23 23:43:01     39s] (I)      --------------------------------------------------------
[03/23 23:43:01     39s] 
[03/23 23:43:01     39s] [NR-eGR] ============ Routing rule table ============
[03/23 23:43:01     39s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 23:43:01     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 23:43:01     39s] (I)                    Layer    2    3    4 
[03/23 23:43:01     39s] (I)                    Pitch  400  400  400 
[03/23 23:43:01     39s] (I)             #Used tracks    1    1    1 
[03/23 23:43:01     39s] (I)       #Fully used tracks    1    1    1 
[03/23 23:43:01     39s] [NR-eGR] ========================================
[03/23 23:43:01     39s] [NR-eGR] 
[03/23 23:43:01     39s] (I)      =============== Blocked Tracks ===============
[03/23 23:43:01     39s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:01     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 23:43:01     39s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:01     39s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 23:43:01     39s] (I)      |     2 |       0 |        0 |         0.00% |
[03/23 23:43:01     39s] (I)      |     3 |       0 |        0 |         0.00% |
[03/23 23:43:01     39s] (I)      |     4 |       0 |        0 |         0.00% |
[03/23 23:43:01     39s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:01     39s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2396.89 MB )
[03/23 23:43:01     39s] (I)      Reset routing kernel
[03/23 23:43:01     39s] (I)      Started Global Routing ( Curr Mem: 2396.89 MB )
[03/23 23:43:01     39s] (I)      totalPins=9384  totalGlobalPin=9271 (98.80%)
[03/23 23:43:01     39s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:43:01     39s] (I)      #blocked areas for congestion spreading : 0
[03/23 23:43:01     39s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 23:43:01     39s] (I)      
[03/23 23:43:01     39s] (I)      ============  Phase 1a Route ============
[03/23 23:43:01     39s] (I)      Usage: 24067 = (11822 H, 12245 V) = (13.94% H, 7.22% V) = (4.256e+04um H, 4.408e+04um V)
[03/23 23:43:01     39s] (I)      
[03/23 23:43:01     39s] (I)      ============  Phase 1b Route ============
[03/23 23:43:01     39s] (I)      Usage: 24067 = (11822 H, 12245 V) = (13.94% H, 7.22% V) = (4.256e+04um H, 4.408e+04um V)
[03/23 23:43:01     39s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.664120e+04um
[03/23 23:43:01     39s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/23 23:43:01     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 23:43:01     39s] (I)      
[03/23 23:43:01     39s] (I)      ============  Phase 1c Route ============
[03/23 23:43:01     39s] (I)      Usage: 24067 = (11822 H, 12245 V) = (13.94% H, 7.22% V) = (4.256e+04um H, 4.408e+04um V)
[03/23 23:43:01     39s] (I)      
[03/23 23:43:01     39s] (I)      ============  Phase 1d Route ============
[03/23 23:43:01     39s] (I)      Usage: 24067 = (11822 H, 12245 V) = (13.94% H, 7.22% V) = (4.256e+04um H, 4.408e+04um V)
[03/23 23:43:01     39s] (I)      
[03/23 23:43:01     39s] (I)      ============  Phase 1e Route ============
[03/23 23:43:01     39s] (I)      Usage: 24067 = (11822 H, 12245 V) = (13.94% H, 7.22% V) = (4.256e+04um H, 4.408e+04um V)
[03/23 23:43:01     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.664120e+04um
[03/23 23:43:01     39s] (I)      
[03/23 23:43:01     39s] (I)      ============  Phase 1l Route ============
[03/23 23:43:01     40s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 23:43:01     40s] (I)      Layer  2:      83904     14434         0           0       83808    ( 0.00%) 
[03/23 23:43:01     40s] (I)      Layer  3:      83904     11867         0           0       83808    ( 0.00%) 
[03/23 23:43:01     40s] (I)      Layer  4:      83904       859         0           0       83808    ( 0.00%) 
[03/23 23:43:01     40s] (I)      Total:        251712     27160         0           0      251424    ( 0.00%) 
[03/23 23:43:01     40s] (I)      
[03/23 23:43:01     40s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 23:43:01     40s] [NR-eGR]                        OverCon            
[03/23 23:43:01     40s] [NR-eGR]                         #Gcell     %Gcell
[03/23 23:43:01     40s] [NR-eGR]        Layer             (1-0)    OverCon
[03/23 23:43:01     40s] [NR-eGR] ----------------------------------------------
[03/23 23:43:01     40s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:01     40s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:01     40s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:01     40s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:01     40s] [NR-eGR] ----------------------------------------------
[03/23 23:43:01     40s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/23 23:43:01     40s] [NR-eGR] 
[03/23 23:43:01     40s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 2396.89 MB )
[03/23 23:43:01     40s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:43:01     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 23:43:01     40s] (I)      ============= Track Assignment ============
[03/23 23:43:01     40s] (I)      Started Track Assignment (6T) ( Curr Mem: 2396.89 MB )
[03/23 23:43:01     40s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 23:43:01     40s] (I)      Run Multi-thread track assignment
[03/23 23:43:01     40s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2396.89 MB )
[03/23 23:43:01     40s] (I)      Started Export ( Curr Mem: 2396.89 MB )
[03/23 23:43:01     40s] [NR-eGR]             Length (um)   Vias 
[03/23 23:43:01     40s] [NR-eGR] -------------------------------
[03/23 23:43:01     40s] [NR-eGR]  M1  (1H)             0   9316 
[03/23 23:43:01     40s] [NR-eGR]  M2  (2V)         42358  14103 
[03/23 23:43:01     40s] [NR-eGR]  M3  (3H)         43634    296 
[03/23 23:43:01     40s] [NR-eGR]  M4  (4V)          3119      0 
[03/23 23:43:01     40s] [NR-eGR]  M5  (5H)             0      0 
[03/23 23:43:01     40s] [NR-eGR]  M6  (6V)             0      0 
[03/23 23:43:01     40s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 23:43:01     40s] [NR-eGR]  LM  (8V)             0      0 
[03/23 23:43:01     40s] [NR-eGR] -------------------------------
[03/23 23:43:01     40s] [NR-eGR]      Total        89111  23715 
[03/23 23:43:01     40s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:43:01     40s] [NR-eGR] Total half perimeter of net bounding box: 69917um
[03/23 23:43:01     40s] [NR-eGR] Total length: 89111um, number of vias: 23715
[03/23 23:43:01     40s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:43:01     40s] [NR-eGR] Total eGR-routed clock nets wire length: 6547um, number of vias: 1988
[03/23 23:43:01     40s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:43:01     40s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2396.89 MB )
[03/23 23:43:01     40s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.10 sec, Curr Mem: 2396.89 MB )
[03/23 23:43:01     40s] (I)      ===================================== Runtime Summary ======================================
[03/23 23:43:01     40s] (I)       Step                                             %     Start    Finish      Real       CPU 
[03/23 23:43:01     40s] (I)      --------------------------------------------------------------------------------------------
[03/23 23:43:01     40s] (I)       Early Global Route kernel                  100.00%  3.87 sec  3.97 sec  0.10 sec  0.18 sec 
[03/23 23:43:01     40s] (I)       +-Import and model                          26.14%  3.88 sec  3.90 sec  0.03 sec  0.03 sec 
[03/23 23:43:01     40s] (I)       | +-Create place DB                          8.70%  3.88 sec  3.89 sec  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | +-Import place data                      8.49%  3.88 sec  3.89 sec  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | | +-Read instances and placement         2.26%  3.88 sec  3.88 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Read nets                            4.53%  3.88 sec  3.88 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Create route DB                         10.51%  3.89 sec  3.90 sec  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | +-Import route data (6T)                 9.88%  3.89 sec  3.90 sec  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | | +-Read blockages ( Layer 2-4 )         2.12%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Read routing blockages             0.01%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Read instance blockages            0.54%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Read PG blockages                  0.09%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Read clock blockages               0.05%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Read other blockages               0.10%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Read halo blockages                0.03%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Read boundary cut boxes            0.00%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Read blackboxes                      0.04%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Read prerouted                       0.22%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Read unlegalized nets                0.22%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Read nets                            1.07%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Set up via pillars                   0.04%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Initialize 3D grid graph             0.03%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Model blockage capacity              0.52%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Initialize 3D capacity             0.24%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Read aux data                            0.69%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Others data preparation                  0.26%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Create route kernel                      4.87%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       +-Global Routing                            37.10%  3.90 sec  3.94 sec  0.04 sec  0.07 sec 
[03/23 23:43:01     40s] (I)       | +-Initialization                           1.09%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Net group 1                             32.41%  3.90 sec  3.94 sec  0.03 sec  0.07 sec 
[03/23 23:43:01     40s] (I)       | | +-Generate topology (6T)                 3.44%  3.90 sec  3.91 sec  0.00 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | +-Phase 1a                               7.72%  3.91 sec  3.92 sec  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | | +-Pattern routing (6T)                 6.42%  3.91 sec  3.92 sec  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | | +-Add via demand to 2D                 0.80%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | +-Phase 1b                               0.23%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | +-Phase 1c                               0.05%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | +-Phase 1d                               0.05%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | +-Phase 1e                               0.57%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | +-Route legalization                   0.24%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | | | +-Legalize Reach Aware Violations    0.10%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | | +-Phase 1l                              17.14%  3.92 sec  3.94 sec  0.02 sec  0.04 sec 
[03/23 23:43:01     40s] (I)       | | | +-Layer assignment (6T)               16.33%  3.92 sec  3.94 sec  0.02 sec  0.04 sec 
[03/23 23:43:01     40s] (I)       | +-Clean cong LA                            0.00%  3.94 sec  3.94 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       +-Export 3D cong map                         1.50%  3.94 sec  3.94 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Export 2D cong map                       0.35%  3.94 sec  3.94 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       +-Extract Global 3D Wires                    0.62%  3.94 sec  3.94 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       +-Track Assignment (6T)                      9.69%  3.94 sec  3.95 sec  0.01 sec  0.04 sec 
[03/23 23:43:01     40s] (I)       | +-Initialization                           0.20%  3.94 sec  3.94 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Track Assignment Kernel                  8.91%  3.94 sec  3.95 sec  0.01 sec  0.04 sec 
[03/23 23:43:01     40s] (I)       | +-Free Memory                              0.01%  3.95 sec  3.95 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       +-Export                                    15.47%  3.95 sec  3.97 sec  0.02 sec  0.03 sec 
[03/23 23:43:01     40s] (I)       | +-Export DB wires                          4.40%  3.95 sec  3.96 sec  0.00 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | +-Export all nets (6T)                   2.17%  3.95 sec  3.96 sec  0.00 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | | +-Set wire vias (6T)                     1.56%  3.96 sec  3.96 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Report wirelength                        8.72%  3.96 sec  3.97 sec  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)       | +-Update net boxes                         1.67%  3.97 sec  3.97 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       | +-Update timing                            0.00%  3.97 sec  3.97 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)       +-Postprocess design                         1.17%  3.97 sec  3.97 sec  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)      ====================== Summary by functions ======================
[03/23 23:43:01     40s] (I)       Lv  Step                                   %      Real       CPU 
[03/23 23:43:01     40s] (I)      ------------------------------------------------------------------
[03/23 23:43:01     40s] (I)        0  Early Global Route kernel        100.00%  0.10 sec  0.18 sec 
[03/23 23:43:01     40s] (I)        1  Global Routing                    37.10%  0.04 sec  0.07 sec 
[03/23 23:43:01     40s] (I)        1  Import and model                  26.14%  0.03 sec  0.03 sec 
[03/23 23:43:01     40s] (I)        1  Export                            15.47%  0.02 sec  0.03 sec 
[03/23 23:43:01     40s] (I)        1  Track Assignment (6T)              9.69%  0.01 sec  0.04 sec 
[03/23 23:43:01     40s] (I)        1  Export 3D cong map                 1.50%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        1  Postprocess design                 1.17%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        1  Extract Global 3D Wires            0.62%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Net group 1                       32.41%  0.03 sec  0.07 sec 
[03/23 23:43:01     40s] (I)        2  Create route DB                   10.51%  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        2  Track Assignment Kernel            8.91%  0.01 sec  0.04 sec 
[03/23 23:43:01     40s] (I)        2  Report wirelength                  8.72%  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        2  Create place DB                    8.70%  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        2  Create route kernel                4.87%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Export DB wires                    4.40%  0.00 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        2  Update net boxes                   1.67%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Initialization                     1.28%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Read aux data                      0.69%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Export 2D cong map                 0.35%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Others data preparation            0.26%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        3  Phase 1l                          17.14%  0.02 sec  0.04 sec 
[03/23 23:43:01     40s] (I)        3  Import route data (6T)             9.88%  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        3  Import place data                  8.49%  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        3  Phase 1a                           7.72%  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        3  Generate topology (6T)             3.44%  0.00 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        3  Export all nets (6T)               2.17%  0.00 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        3  Set wire vias (6T)                 1.56%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        3  Phase 1e                           0.57%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        3  Phase 1b                           0.23%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        3  Phase 1d                           0.05%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        3  Phase 1c                           0.05%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Layer assignment (6T)             16.33%  0.02 sec  0.04 sec 
[03/23 23:43:01     40s] (I)        4  Pattern routing (6T)               6.42%  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        4  Read nets                          5.61%  0.01 sec  0.01 sec 
[03/23 23:43:01     40s] (I)        4  Read instances and placement       2.26%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Read blockages ( Layer 2-4 )       2.12%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Add via demand to 2D               0.80%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Model blockage capacity            0.52%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Route legalization                 0.24%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Read unlegalized nets              0.22%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Read prerouted                     0.22%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Read blackboxes                    0.04%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        4  Initialize 3D grid graph           0.03%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Read instance blockages            0.54%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Initialize 3D capacity             0.24%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Read other blockages               0.10%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Legalize Reach Aware Violations    0.10%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Read PG blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Read clock blockages               0.05%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/23 23:43:01     40s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:43:01     40s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:43:01     40s] Extraction called for design 'PE_top' of instances=2555 and nets=2624 using extraction engine 'preRoute' .
[03/23 23:43:01     40s] PreRoute RC Extraction called for design PE_top.
[03/23 23:43:01     40s] RC Extraction called in multi-corner(1) mode.
[03/23 23:43:01     40s] RCMode: PreRoute
[03/23 23:43:01     40s]       RC Corner Indexes            0   
[03/23 23:43:01     40s] Capacitance Scaling Factor   : 1.00000 
[03/23 23:43:01     40s] Resistance Scaling Factor    : 1.00000 
[03/23 23:43:01     40s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 23:43:01     40s] Clock Res. Scaling Factor    : 1.00000 
[03/23 23:43:01     40s] Shrink Factor                : 1.00000
[03/23 23:43:01     40s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 23:43:01     40s] Using Quantus QRC technology file ...
[03/23 23:43:01     40s] 
[03/23 23:43:01     40s] Trim Metal Layers:
[03/23 23:43:01     40s] LayerId::1 widthSet size::1
[03/23 23:43:01     40s] LayerId::2 widthSet size::1
[03/23 23:43:01     40s] LayerId::3 widthSet size::1
[03/23 23:43:01     40s] LayerId::4 widthSet size::1
[03/23 23:43:01     40s] LayerId::5 widthSet size::1
[03/23 23:43:01     40s] LayerId::6 widthSet size::1
[03/23 23:43:01     40s] LayerId::7 widthSet size::1
[03/23 23:43:01     40s] LayerId::8 widthSet size::1
[03/23 23:43:01     40s] Updating RC grid for preRoute extraction ...
[03/23 23:43:01     40s] eee: pegSigSF::1.070000
[03/23 23:43:01     40s] Initializing multi-corner resistance tables ...
[03/23 23:43:01     40s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:01     40s] eee: l::2 avDens::0.147512 usedTrk::1194.846110 availTrk::8100.000000 sigTrk::1194.846110
[03/23 23:43:01     40s] eee: l::3 avDens::0.154334 usedTrk::1236.211947 availTrk::8010.000000 sigTrk::1236.211947
[03/23 23:43:01     40s] eee: l::4 avDens::0.014952 usedTrk::87.466695 availTrk::5850.000000 sigTrk::87.466695
[03/23 23:43:01     40s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:01     40s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:01     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:01     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:01     40s] {RT rc-typ 0 4 4 0}
[03/23 23:43:01     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.034999 aWlH=0.000000 lMod=0 pMax=0.807700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 23:43:01     40s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2396.887M)
[03/23 23:43:01     40s] All LLGs are deleted
[03/23 23:43:01     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2396.9M, EPOCH TIME: 1679629381.771576
[03/23 23:43:01     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2396.9M, EPOCH TIME: 1679629381.771843
[03/23 23:43:01     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2396.9M, EPOCH TIME: 1679629381.772356
[03/23 23:43:01     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2492.9M, EPOCH TIME: 1679629381.775392
[03/23 23:43:01     40s] Max number of tech site patterns supported in site array is 256.
[03/23 23:43:01     40s] Core basic site is IBM13SITE
[03/23 23:43:01     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2492.9M, EPOCH TIME: 1679629381.784642
[03/23 23:43:01     40s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:43:01     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 23:43:01     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.003, MEM:2492.9M, EPOCH TIME: 1679629381.787688
[03/23 23:43:01     40s] Fast DP-INIT is on for default
[03/23 23:43:01     40s] Atter site array init, number of instance map data is 0.
[03/23 23:43:01     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2492.9M, EPOCH TIME: 1679629381.790403
[03/23 23:43:01     40s] 
[03/23 23:43:01     40s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:01     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:2396.9M, EPOCH TIME: 1679629381.793037
[03/23 23:43:01     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:01     40s] Starting delay calculation for Setup views
[03/23 23:43:01     40s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 23:43:01     40s] #################################################################################
[03/23 23:43:01     40s] # Design Stage: PreRoute
[03/23 23:43:01     40s] # Design Name: PE_top
[03/23 23:43:01     40s] # Design Mode: 130nm
[03/23 23:43:01     40s] # Analysis Mode: MMMC Non-OCV 
[03/23 23:43:01     40s] # Parasitics Mode: No SPEF/RCDB 
[03/23 23:43:01     40s] # Signoff Settings: SI Off 
[03/23 23:43:01     40s] #################################################################################
[03/23 23:43:01     40s] Topological Sorting (REAL = 0:00:00.0, MEM = 2466.7M, InitMEM = 2466.7M)
[03/23 23:43:01     40s] Calculate delays in Single mode...
[03/23 23:43:01     40s] Start delay calculation (fullDC) (6 T). (MEM=2467.72)
[03/23 23:43:01     40s] End AAE Lib Interpolated Model. (MEM=2479.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 23:43:02     40s] Total number of fetched objects 2622
[03/23 23:43:02     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 23:43:02     41s] End delay calculation. (MEM=2720.86 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 23:43:02     41s] End delay calculation (fullDC). (MEM=2720.86 CPU=0:00:00.6 REAL=0:00:01.0)
[03/23 23:43:02     41s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2720.9M) ***
[03/23 23:43:02     41s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:41.2 mem=2720.9M)
[03/23 23:43:02     41s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.334  |
|           TNS (ns):|-403.012 |
|    Violating Paths:|   431   |
|          All Paths:|   727   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.376   |      5 (5)       |
|   max_tran     |     3 (118)      |   -1.711   |     3 (118)      |
|   max_fanout   |     24 (24)      |    -75     |     25 (25)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2751.4M, EPOCH TIME: 1679629382.282284
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:02     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.014, MEM:2752.9M, EPOCH TIME: 1679629382.296766
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] Density: 33.095%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1911.4M, totSessionCpu=0:00:41 **
[03/23 23:43:02     41s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.3 (1.3), totSession cpu/real = 0:00:41.3/0:01:38.1 (0.4), mem = 2510.9M
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] =============================================================================================
[03/23 23:43:02     41s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 23:43:02     41s] =============================================================================================
[03/23 23:43:02     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:02     41s] ---------------------------------------------------------------------------------------------
[03/23 23:43:02     41s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:02     41s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.4 % )     0:00:00.5 /  0:00:01.1    2.1
[03/23 23:43:02     41s] [ DrvReport              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 23:43:02     41s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 23:43:02     41s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  59.8 % )     0:00:01.3 /  0:00:01.4    1.0
[03/23 23:43:02     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:02     41s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:02     41s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 23:43:02     41s] [ ExtractRC              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 23:43:02     41s] [ TimingUpdate           ]      1   0:00:00.2  (   8.4 % )     0:00:00.4 /  0:00:01.0    2.2
[03/23 23:43:02     41s] [ FullDelayCalc          ]      1   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.7    3.0
[03/23 23:43:02     41s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 23:43:02     41s] [ MISC                   ]          0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 23:43:02     41s] ---------------------------------------------------------------------------------------------
[03/23 23:43:02     41s]  InitOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.9    1.3
[03/23 23:43:02     41s] ---------------------------------------------------------------------------------------------
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/23 23:43:02     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:02     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.3 mem=2510.9M
[03/23 23:43:02     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2510.9M, EPOCH TIME: 1679629382.306805
[03/23 23:43:02     41s] Processing tracks to init pin-track alignment.
[03/23 23:43:02     41s] z: 2, totalTracks: 1
[03/23 23:43:02     41s] z: 4, totalTracks: 1
[03/23 23:43:02     41s] z: 6, totalTracks: 1
[03/23 23:43:02     41s] z: 8, totalTracks: 1
[03/23 23:43:02     41s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:02     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2510.9M, EPOCH TIME: 1679629382.310596
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:02     41s] OPERPROF:     Starting CMU at level 3, MEM:2574.9M, EPOCH TIME: 1679629382.333503
[03/23 23:43:02     41s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2574.9M, EPOCH TIME: 1679629382.334032
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:02     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2510.9M, EPOCH TIME: 1679629382.335466
[03/23 23:43:02     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2510.9M, EPOCH TIME: 1679629382.335579
[03/23 23:43:02     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:2510.9M, EPOCH TIME: 1679629382.339534
[03/23 23:43:02     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2510.9MB).
[03/23 23:43:02     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.034, MEM:2510.9M, EPOCH TIME: 1679629382.340383
[03/23 23:43:02     41s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 23:43:02     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.3 mem=2510.9M
[03/23 23:43:02     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.9M, EPOCH TIME: 1679629382.345083
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:2510.9M, EPOCH TIME: 1679629382.350234
[03/23 23:43:02     41s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 23:43:02     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:02     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.3 mem=2510.9M
[03/23 23:43:02     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2510.9M, EPOCH TIME: 1679629382.350897
[03/23 23:43:02     41s] Processing tracks to init pin-track alignment.
[03/23 23:43:02     41s] z: 2, totalTracks: 1
[03/23 23:43:02     41s] z: 4, totalTracks: 1
[03/23 23:43:02     41s] z: 6, totalTracks: 1
[03/23 23:43:02     41s] z: 8, totalTracks: 1
[03/23 23:43:02     41s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:02     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2510.9M, EPOCH TIME: 1679629382.354264
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:02     41s] OPERPROF:     Starting CMU at level 3, MEM:2574.9M, EPOCH TIME: 1679629382.369315
[03/23 23:43:02     41s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2574.9M, EPOCH TIME: 1679629382.369987
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:02     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.017, MEM:2510.9M, EPOCH TIME: 1679629382.371074
[03/23 23:43:02     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2510.9M, EPOCH TIME: 1679629382.371154
[03/23 23:43:02     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.002, MEM:2510.9M, EPOCH TIME: 1679629382.373609
[03/23 23:43:02     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2510.9MB).
[03/23 23:43:02     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.024, MEM:2510.9M, EPOCH TIME: 1679629382.374655
[03/23 23:43:02     41s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 23:43:02     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.4 mem=2510.9M
[03/23 23:43:02     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.9M, EPOCH TIME: 1679629382.377195
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:2510.9M, EPOCH TIME: 1679629382.381172
[03/23 23:43:02     41s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 23:43:02     41s] *** Starting optimizing excluded clock nets MEM= 2510.9M) ***
[03/23 23:43:02     41s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2510.9M) ***
[03/23 23:43:02     41s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/23 23:43:02     41s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 23:43:02     41s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.4/0:01:38.2 (0.4), mem = 2510.9M
[03/23 23:43:02     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.1
[03/23 23:43:02     41s] ### Creating RouteCongInterface, started
[03/23 23:43:02     41s] ### Creating TopoMgr, started
[03/23 23:43:02     41s] ### Creating TopoMgr, finished
[03/23 23:43:02     41s] #optDebug: Start CG creation (mem=2510.9M)
[03/23 23:43:02     41s]  ...initializing CG  maxDriveDist 1605.198000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.519000 
[03/23 23:43:02     41s] (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgPrt (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgEgp (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgPbk (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgNrb(cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgObs (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgCon (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgPdm (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] #optDebug: {0, 1.000}
[03/23 23:43:02     41s] ### Creating RouteCongInterface, finished
[03/23 23:43:02     41s] Updated routing constraints on 0 nets.
[03/23 23:43:02     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.1
[03/23 23:43:02     41s] Bottom Preferred Layer:
[03/23 23:43:02     41s]     None
[03/23 23:43:02     41s] Via Pillar Rule:
[03/23 23:43:02     41s]     None
[03/23 23:43:02     41s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:41.5/0:01:38.3 (0.4), mem = 2587.4M
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] =============================================================================================
[03/23 23:43:02     41s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[03/23 23:43:02     41s] =============================================================================================
[03/23 23:43:02     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:02     41s] ---------------------------------------------------------------------------------------------
[03/23 23:43:02     41s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  88.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 23:43:02     41s] [ MISC                   ]          0:00:00.0  (  11.3 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 23:43:02     41s] ---------------------------------------------------------------------------------------------
[03/23 23:43:02     41s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 23:43:02     41s] ---------------------------------------------------------------------------------------------
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] End: GigaOpt Route Type Constraints Refinement
[03/23 23:43:02     41s] The useful skew maximum allowed delay is: 0.3
[03/23 23:43:02     41s] Deleting Lib Analyzer.
[03/23 23:43:02     41s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.6/0:01:38.4 (0.4), mem = 2587.4M
[03/23 23:43:02     41s] Info: 1 clock net  excluded from IPO operation.
[03/23 23:43:02     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.6 mem=2587.4M
[03/23 23:43:02     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.6 mem=2587.4M
[03/23 23:43:02     41s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 23:43:02     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.2
[03/23 23:43:02     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:02     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.6 mem=2587.4M
[03/23 23:43:02     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2587.4M, EPOCH TIME: 1679629382.618995
[03/23 23:43:02     41s] Processing tracks to init pin-track alignment.
[03/23 23:43:02     41s] z: 2, totalTracks: 1
[03/23 23:43:02     41s] z: 4, totalTracks: 1
[03/23 23:43:02     41s] z: 6, totalTracks: 1
[03/23 23:43:02     41s] z: 8, totalTracks: 1
[03/23 23:43:02     41s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:02     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2587.4M, EPOCH TIME: 1679629382.622537
[03/23 23:43:02     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:02     41s] OPERPROF:     Starting CMU at level 3, MEM:2651.4M, EPOCH TIME: 1679629382.646179
[03/23 23:43:02     41s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2651.4M, EPOCH TIME: 1679629382.646717
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:02     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2587.4M, EPOCH TIME: 1679629382.647915
[03/23 23:43:02     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2587.4M, EPOCH TIME: 1679629382.648006
[03/23 23:43:02     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2587.4M, EPOCH TIME: 1679629382.651240
[03/23 23:43:02     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2587.4MB).
[03/23 23:43:02     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:2587.4M, EPOCH TIME: 1679629382.651990
[03/23 23:43:02     41s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 23:43:02     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.7 mem=2587.4M
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] Footprint cell information for calculating maxBufDist
[03/23 23:43:02     41s] *info: There are 16 candidate Buffer cells
[03/23 23:43:02     41s] *info: There are 15 candidate Inverter cells
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] #optDebug: Start CG creation (mem=2587.4M)
[03/23 23:43:02     41s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 23:43:02     41s] (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgPrt (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgEgp (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgPbk (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgNrb(cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgObs (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgCon (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s]  ...processing cgPdm (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2587.4M)
[03/23 23:43:02     41s] ### Creating RouteCongInterface, started
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] Creating Lib Analyzer ...
[03/23 23:43:02     41s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 23:43:02     41s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 23:43:02     41s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 23:43:02     41s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 23:43:02     41s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 23:43:02     41s] 
[03/23 23:43:02     41s] {RT rc-typ 0 4 4 0}
[03/23 23:43:03     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.5 mem=2587.4M
[03/23 23:43:03     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.5 mem=2587.4M
[03/23 23:43:03     42s] Creating Lib Analyzer, finished. 
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s] #optDebug: {0, 1.000}
[03/23 23:43:03     42s] ### Creating RouteCongInterface, finished
[03/23 23:43:03     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2860.2M, EPOCH TIME: 1679629383.704296
[03/23 23:43:03     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2860.2M, EPOCH TIME: 1679629383.704450
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s] Netlist preparation processing... 
[03/23 23:43:03     42s] Removed 0 instance
[03/23 23:43:03     42s] *info: Marking 0 isolation instances dont touch
[03/23 23:43:03     42s] *info: Marking 0 level shifter instances dont touch
[03/23 23:43:03     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2814.9M, EPOCH TIME: 1679629383.720158
[03/23 23:43:03     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 23:43:03     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:03     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:03     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:03     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2546.6M, EPOCH TIME: 1679629383.726755
[03/23 23:43:03     42s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 23:43:03     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.2
[03/23 23:43:03     42s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.1 (1.0), totSession cpu/real = 0:00:42.8/0:01:39.5 (0.4), mem = 2546.6M
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s] =============================================================================================
[03/23 23:43:03     42s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[03/23 23:43:03     42s] =============================================================================================
[03/23 23:43:03     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:03     42s] ---------------------------------------------------------------------------------------------
[03/23 23:43:03     42s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  49.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 23:43:03     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:03     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 23:43:03     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:03     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 23:43:03     42s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  19.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 23:43:03     42s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:03     42s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:03     42s] [ MISC                   ]          0:00:00.3  (  26.2 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 23:43:03     42s] ---------------------------------------------------------------------------------------------
[03/23 23:43:03     42s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.2    1.0
[03/23 23:43:03     42s] ---------------------------------------------------------------------------------------------
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s] Activate 1st preCTS DRV-based MLT
[03/23 23:43:03     42s] Deleting Lib Analyzer.
[03/23 23:43:03     42s] Begin: GigaOpt high fanout net optimization
[03/23 23:43:03     42s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 23:43:03     42s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 23:43:03     42s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.8/0:01:39.5 (0.4), mem = 2546.6M
[03/23 23:43:03     42s] Info: 1 clock net  excluded from IPO operation.
[03/23 23:43:03     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.3
[03/23 23:43:03     42s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:03     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.8 mem=2546.6M
[03/23 23:43:03     42s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 23:43:03     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2546.6M, EPOCH TIME: 1679629383.769240
[03/23 23:43:03     42s] Processing tracks to init pin-track alignment.
[03/23 23:43:03     42s] z: 2, totalTracks: 1
[03/23 23:43:03     42s] z: 4, totalTracks: 1
[03/23 23:43:03     42s] z: 6, totalTracks: 1
[03/23 23:43:03     42s] z: 8, totalTracks: 1
[03/23 23:43:03     42s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:03     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2546.6M, EPOCH TIME: 1679629383.773222
[03/23 23:43:03     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:03     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:03     42s] OPERPROF:     Starting CMU at level 3, MEM:2611.4M, EPOCH TIME: 1679629383.791323
[03/23 23:43:03     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2611.4M, EPOCH TIME: 1679629383.791745
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:03     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.020, MEM:2547.4M, EPOCH TIME: 1679629383.792756
[03/23 23:43:03     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2547.4M, EPOCH TIME: 1679629383.792846
[03/23 23:43:03     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2547.4M, EPOCH TIME: 1679629383.795512
[03/23 23:43:03     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2547.4MB).
[03/23 23:43:03     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:2547.4M, EPOCH TIME: 1679629383.796036
[03/23 23:43:03     42s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 23:43:03     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.9 mem=2547.4M
[03/23 23:43:03     42s] ### Creating RouteCongInterface, started
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s] Creating Lib Analyzer ...
[03/23 23:43:03     42s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 23:43:03     42s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 23:43:03     42s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 23:43:03     42s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 23:43:03     42s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 23:43:03     42s] 
[03/23 23:43:03     42s] {RT rc-typ 0 4 4 0}
[03/23 23:43:04     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:43.5 mem=2547.4M
[03/23 23:43:04     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:43.5 mem=2547.4M
[03/23 23:43:04     43s] Creating Lib Analyzer, finished. 
[03/23 23:43:04     43s] 
[03/23 23:43:04     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 23:43:04     43s] 
[03/23 23:43:04     43s] #optDebug: {0, 1.000}
[03/23 23:43:04     43s] ### Creating RouteCongInterface, finished
[03/23 23:43:04     43s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 23:43:04     43s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 23:43:04     43s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 23:43:04     43s] Total-nets :: 2622, Stn-nets :: 0, ratio :: 0 %, Total-len 89111.2, Stn-len 0
[03/23 23:43:04     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2679.4M, EPOCH TIME: 1679629384.597298
[03/23 23:43:04     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:04     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:04     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:04     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:04     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.004, MEM:2547.2M, EPOCH TIME: 1679629384.600827
[03/23 23:43:04     43s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 23:43:04     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.3
[03/23 23:43:04     43s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.8 (1.1), totSession cpu/real = 0:00:43.7/0:01:40.4 (0.4), mem = 2547.2M
[03/23 23:43:04     43s] 
[03/23 23:43:04     43s] =============================================================================================
[03/23 23:43:04     43s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 23:43:04     43s] =============================================================================================
[03/23 23:43:04     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:04     43s] ---------------------------------------------------------------------------------------------
[03/23 23:43:04     43s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  67.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 23:43:04     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:04     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 23:43:04     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 23:43:04     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:04     43s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:04     43s] [ MISC                   ]          0:00:00.2  (  25.4 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 23:43:04     43s] ---------------------------------------------------------------------------------------------
[03/23 23:43:04     43s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.9    1.1
[03/23 23:43:04     43s] ---------------------------------------------------------------------------------------------
[03/23 23:43:04     43s] 
[03/23 23:43:04     43s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 23:43:04     43s] End: GigaOpt high fanout net optimization
[03/23 23:43:04     43s] Begin: GigaOpt DRV Optimization
[03/23 23:43:04     43s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 6 -largeScaleFixing -maxIter 2 -max_fanout -max_len -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 23:43:04     43s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.7/0:01:40.4 (0.4), mem = 2547.2M
[03/23 23:43:04     43s] Info: 1 clock net  excluded from IPO operation.
[03/23 23:43:04     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.4
[03/23 23:43:04     43s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:04     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.7 mem=2547.2M
[03/23 23:43:04     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 23:43:04     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2547.2M, EPOCH TIME: 1679629384.607725
[03/23 23:43:04     43s] Processing tracks to init pin-track alignment.
[03/23 23:43:04     43s] z: 2, totalTracks: 1
[03/23 23:43:04     43s] z: 4, totalTracks: 1
[03/23 23:43:04     43s] z: 6, totalTracks: 1
[03/23 23:43:04     43s] z: 8, totalTracks: 1
[03/23 23:43:04     43s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:04     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2547.2M, EPOCH TIME: 1679629384.611164
[03/23 23:43:04     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:04     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:04     43s] 
[03/23 23:43:04     43s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:04     43s] OPERPROF:     Starting CMU at level 3, MEM:2611.9M, EPOCH TIME: 1679629384.627844
[03/23 23:43:04     43s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2611.9M, EPOCH TIME: 1679629384.628361
[03/23 23:43:04     43s] 
[03/23 23:43:04     43s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:04     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2547.9M, EPOCH TIME: 1679629384.630033
[03/23 23:43:04     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2547.9M, EPOCH TIME: 1679629384.630153
[03/23 23:43:04     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:2547.9M, EPOCH TIME: 1679629384.633782
[03/23 23:43:04     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2547.9MB).
[03/23 23:43:04     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.027, MEM:2547.9M, EPOCH TIME: 1679629384.634651
[03/23 23:43:04     43s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 23:43:04     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.8 mem=2547.9M
[03/23 23:43:04     43s] ### Creating RouteCongInterface, started
[03/23 23:43:04     43s] 
[03/23 23:43:04     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 23:43:04     43s] 
[03/23 23:43:04     43s] #optDebug: {0, 1.000}
[03/23 23:43:04     43s] ### Creating RouteCongInterface, finished
[03/23 23:43:05     44s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 23:43:05     44s] [GPS-DRV] maxDensity (design): 0.95
[03/23 23:43:05     44s] [GPS-DRV] maxLocalDensity: 1.2
[03/23 23:43:05     44s] [GPS-DRV] All active and enabled setup views
[03/23 23:43:05     44s] [GPS-DRV]     setupAnalysis
[03/23 23:43:05     44s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 23:43:05     44s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 23:43:05     44s] [GPS-DRV] maxFanoutLoad on
[03/23 23:43:05     44s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 23:43:05     44s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 23:43:05     44s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 23:43:05     44s] [GPS-DRV] timing-driven DRV settings
[03/23 23:43:05     44s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 23:43:05     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2839.8M, EPOCH TIME: 1679629385.009254
[03/23 23:43:05     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2839.8M, EPOCH TIME: 1679629385.009363
[03/23 23:43:05     44s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:05     44s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:05     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 23:43:05     44s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 23:43:05     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 23:43:05     44s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 23:43:05     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 23:43:05     44s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 23:43:05     44s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 23:43:05     44s] Info: violation cost 398.758759 (cap = 6.627587, tran = 383.193634, len = 0.000000, fanout load = 8.937500, fanout count = 0.000000, glitch 0.000000)
[03/23 23:43:05     44s] |    21|   404|    -2.02|    11|    11|    -0.43|    24|    24|     0|     0|    -1.33|  -403.01|       0|       0|       0| 33.10%|          |         |
[03/23 23:43:05     44s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:05     44s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:05     44s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:05     44s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 23:43:05     44s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 23:43:05     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 23:43:05     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.27|  -271.61|      41|       0|      19| 33.25%| 0:00:00.0|  2995.4M|
[03/23 23:43:05     44s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 23:43:05     44s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 23:43:05     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 23:43:05     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.27|  -271.61|       0|       0|       0| 33.25%| 0:00:00.0|  2995.4M|
[03/23 23:43:05     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2995.4M) ***
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s] Total-nets :: 2663, Stn-nets :: 0, ratio :: 0 %, Total-len 89116.4, Stn-len 0
[03/23 23:43:05     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2835.6M, EPOCH TIME: 1679629385.244895
[03/23 23:43:05     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2596).
[03/23 23:43:05     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:05     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:05     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:05     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.009, MEM:2564.3M, EPOCH TIME: 1679629385.253881
[03/23 23:43:05     44s] TotalInstCnt at PhyDesignMc Destruction: 2596
[03/23 23:43:05     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.4
[03/23 23:43:05     44s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.7 (1.7), totSession cpu/real = 0:00:44.8/0:01:41.0 (0.4), mem = 2564.3M
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s] =============================================================================================
[03/23 23:43:05     44s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.14-s109_1
[03/23 23:43:05     44s] =============================================================================================
[03/23 23:43:05     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:05     44s] ---------------------------------------------------------------------------------------------
[03/23 23:43:05     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 23:43:05     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:05     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 23:43:05     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:05     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 23:43:05     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:05     44s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.6    3.0
[03/23 23:43:05     44s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.5    2.9
[03/23 23:43:05     44s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:05     44s] [ OptEval                ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    4.2
[03/23 23:43:05     44s] [ OptCommit              ]      3   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 23:43:05     44s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   4.4 % )     0:00:00.1 /  0:00:00.3    3.0
[03/23 23:43:05     44s] [ IncrDelayCalc          ]     28   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.2    3.6
[03/23 23:43:05     44s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    3.6
[03/23 23:43:05     44s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    2.8
[03/23 23:43:05     44s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.1    3.0
[03/23 23:43:05     44s] [ MISC                   ]          0:00:00.4  (  55.9 % )     0:00:00.4 /  0:00:00.4    1.1
[03/23 23:43:05     44s] ---------------------------------------------------------------------------------------------
[03/23 23:43:05     44s]  DrvOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.1    1.7
[03/23 23:43:05     44s] ---------------------------------------------------------------------------------------------
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s] End: GigaOpt DRV Optimization
[03/23 23:43:05     44s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/23 23:43:05     44s] **optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 1963.7M, totSessionCpu=0:00:45 **
[03/23 23:43:05     44s] Deactivate 1st preCTS DRV-based MLT
[03/23 23:43:05     44s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:05     44s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s] Active setup views:
[03/23 23:43:05     44s]  setupAnalysis
[03/23 23:43:05     44s]   Dominating endpoints: 0
[03/23 23:43:05     44s]   Dominating TNS: -0.000
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s] Activate optFanout-based MLT
[03/23 23:43:05     44s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 23:43:05     44s] Deleting Lib Analyzer.
[03/23 23:43:05     44s] Begin: GigaOpt Global Optimization
[03/23 23:43:05     44s] *info: use new DP (enabled)
[03/23 23:43:05     44s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 23:43:05     44s] Info: 1 clock net  excluded from IPO operation.
[03/23 23:43:05     44s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.9/0:01:41.1 (0.4), mem = 2697.1M
[03/23 23:43:05     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.5
[03/23 23:43:05     44s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:05     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.9 mem=2697.1M
[03/23 23:43:05     44s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 23:43:05     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2697.1M, EPOCH TIME: 1679629385.303718
[03/23 23:43:05     44s] Processing tracks to init pin-track alignment.
[03/23 23:43:05     44s] z: 2, totalTracks: 1
[03/23 23:43:05     44s] z: 4, totalTracks: 1
[03/23 23:43:05     44s] z: 6, totalTracks: 1
[03/23 23:43:05     44s] z: 8, totalTracks: 1
[03/23 23:43:05     44s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:05     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2697.1M, EPOCH TIME: 1679629385.308434
[03/23 23:43:05     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:05     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:05     44s] OPERPROF:     Starting CMU at level 3, MEM:2762.6M, EPOCH TIME: 1679629385.329735
[03/23 23:43:05     44s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2762.6M, EPOCH TIME: 1679629385.330416
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:05     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.023, MEM:2698.6M, EPOCH TIME: 1679629385.331811
[03/23 23:43:05     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2698.6M, EPOCH TIME: 1679629385.331940
[03/23 23:43:05     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2698.6M, EPOCH TIME: 1679629385.335315
[03/23 23:43:05     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2698.6MB).
[03/23 23:43:05     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.032, MEM:2698.6M, EPOCH TIME: 1679629385.335932
[03/23 23:43:05     44s] TotalInstCnt at PhyDesignMc Initialization: 2596
[03/23 23:43:05     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.0 mem=2698.6M
[03/23 23:43:05     44s] ### Creating RouteCongInterface, started
[03/23 23:43:05     44s] 
[03/23 23:43:05     44s] Creating Lib Analyzer ...
[03/23 23:43:05     44s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 23:43:05     45s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 23:43:05     45s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 23:43:05     45s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 23:43:05     45s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 23:43:05     45s] 
[03/23 23:43:05     45s] {RT rc-typ 0 4 4 0}
[03/23 23:43:05     45s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:45.6 mem=2698.6M
[03/23 23:43:05     45s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:45.6 mem=2698.6M
[03/23 23:43:05     45s] Creating Lib Analyzer, finished. 
[03/23 23:43:05     45s] 
[03/23 23:43:05     45s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 23:43:05     45s] 
[03/23 23:43:05     45s] #optDebug: {0, 1.000}
[03/23 23:43:05     45s] ### Creating RouteCongInterface, finished
[03/23 23:43:06     45s] *info: 1 clock net excluded
[03/23 23:43:06     46s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2895.1M, EPOCH TIME: 1679629386.392432
[03/23 23:43:06     46s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2895.1M, EPOCH TIME: 1679629386.392949
[03/23 23:43:06     46s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 23:43:06     46s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 23:43:06     46s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:06     46s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:06     46s] ** GigaOpt Global Opt WNS Slack -1.273  TNS Slack -271.607 
[03/23 23:43:06     46s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 23:43:06     46s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 23:43:06     46s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 23:43:06     46s] |  -1.273|-271.607|   33.25%|   0:00:00.0| 2895.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 23:43:06     46s] |        |        |         |            |        |             |         | _r_REG227_S1/D                                     |
[03/23 23:43:06     46s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 23:43:06     46s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 23:43:06     47s] |  -0.094|  -1.862|   33.36%|   0:00:00.0| 3077.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 23:43:06     47s] |        |        |         |            |        |             |         | _r_REG662_S2/D                                     |
[03/23 23:43:06     47s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 5 threads.
[03/23 23:43:06     47s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 23:43:06     47s] |  -0.084|  -1.152|   33.37%|   0:00:00.0| 3077.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 23:43:06     47s] |        |        |         |            |        |             |         | _r_REG416_S1/D                                     |
[03/23 23:43:06     47s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 23:43:06     47s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 23:43:06     47s] |  -0.084|  -1.152|   33.37%|   0:00:00.0| 3077.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 23:43:06     47s] |        |        |         |            |        |             |         | _r_REG416_S1/D                                     |
[03/23 23:43:06     47s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 23:43:06     47s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 23:43:06     47s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:06     47s] |   0.017|   0.000|   33.38%|   0:00:00.0| 3079.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 23:43:06     47s] |        |        |         |            |        |             |         | _r_REG416_S1/D                                     |
[03/23 23:43:06     47s] |   0.050|   0.000|   33.40%|   0:00:00.0| 3082.0M|           NA|       NA| NA                                                 |
[03/23 23:43:06     47s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 23:43:06     47s] 
[03/23 23:43:06     47s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.3 real=0:00:00.0 mem=3082.0M) ***
[03/23 23:43:06     47s] 
[03/23 23:43:06     47s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:00.0 mem=3082.0M) ***
[03/23 23:43:06     47s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 23:43:06     47s] Total-nets :: 2672, Stn-nets :: 3, ratio :: 0.112275 %, Total-len 89079.6, Stn-len 177.2
[03/23 23:43:06     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2922.2M, EPOCH TIME: 1679629386.895799
[03/23 23:43:06     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2605).
[03/23 23:43:06     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:06     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:06     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:06     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.011, MEM:2631.9M, EPOCH TIME: 1679629386.907098
[03/23 23:43:06     47s] TotalInstCnt at PhyDesignMc Destruction: 2605
[03/23 23:43:06     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.5
[03/23 23:43:06     47s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:01.6 (1.6), totSession cpu/real = 0:00:47.5/0:01:42.7 (0.5), mem = 2631.9M
[03/23 23:43:06     47s] 
[03/23 23:43:06     47s] =============================================================================================
[03/23 23:43:06     47s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[03/23 23:43:06     47s] =============================================================================================
[03/23 23:43:06     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:06     47s] ---------------------------------------------------------------------------------------------
[03/23 23:43:06     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 23:43:06     47s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  39.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 23:43:06     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:06     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 23:43:06     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:06     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 23:43:06     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:06     47s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    2.8
[03/23 23:43:06     47s] [ TransformInit          ]      1   0:00:00.4  (  24.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 23:43:06     47s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.3 % )     0:00:00.3 /  0:00:01.1    3.3
[03/23 23:43:06     47s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:06     47s] [ OptEval                ]      5   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.7    4.7
[03/23 23:43:06     47s] [ OptCommit              ]      5   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 23:43:06     47s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.2    3.3
[03/23 23:43:06     47s] [ IncrDelayCalc          ]     30   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.2    4.8
[03/23 23:43:06     47s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.8
[03/23 23:43:06     47s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.5
[03/23 23:43:06     47s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 23:43:06     47s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    2.5
[03/23 23:43:06     47s] [ MISC                   ]          0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.2    2.1
[03/23 23:43:06     47s] ---------------------------------------------------------------------------------------------
[03/23 23:43:06     47s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.6    1.6
[03/23 23:43:06     47s] ---------------------------------------------------------------------------------------------
[03/23 23:43:06     47s] 
[03/23 23:43:06     47s] End: GigaOpt Global Optimization
[03/23 23:43:06     47s] Deactivate optFanout-based MLT
[03/23 23:43:06     47s] *** Timing Is met
[03/23 23:43:06     47s] *** Check timing (0:00:00.0)
[03/23 23:43:06     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 23:43:06     47s] Deleting Lib Analyzer.
[03/23 23:43:06     47s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 23:43:06     47s] Info: 1 clock net  excluded from IPO operation.
[03/23 23:43:06     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.5 mem=2631.9M
[03/23 23:43:06     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.5 mem=2631.9M
[03/23 23:43:06     47s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 23:43:06     47s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:06     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.5 mem=2908.6M
[03/23 23:43:06     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2908.6M, EPOCH TIME: 1679629386.938953
[03/23 23:43:06     47s] Processing tracks to init pin-track alignment.
[03/23 23:43:06     47s] z: 2, totalTracks: 1
[03/23 23:43:06     47s] z: 4, totalTracks: 1
[03/23 23:43:06     47s] z: 6, totalTracks: 1
[03/23 23:43:06     47s] z: 8, totalTracks: 1
[03/23 23:43:06     47s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:06     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2908.6M, EPOCH TIME: 1679629386.943824
[03/23 23:43:06     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:06     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:06     47s] 
[03/23 23:43:06     47s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:06     47s] OPERPROF:     Starting CMU at level 3, MEM:2988.6M, EPOCH TIME: 1679629386.967164
[03/23 23:43:06     47s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3020.6M, EPOCH TIME: 1679629386.970532
[03/23 23:43:06     47s] 
[03/23 23:43:06     47s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:06     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.028, MEM:2924.6M, EPOCH TIME: 1679629386.971691
[03/23 23:43:06     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2924.6M, EPOCH TIME: 1679629386.971793
[03/23 23:43:06     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2924.6M, EPOCH TIME: 1679629386.974407
[03/23 23:43:06     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2924.6MB).
[03/23 23:43:06     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2924.6M, EPOCH TIME: 1679629386.974955
[03/23 23:43:06     47s] TotalInstCnt at PhyDesignMc Initialization: 2605
[03/23 23:43:06     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.6 mem=2924.6M
[03/23 23:43:06     47s] Begin: Area Reclaim Optimization
[03/23 23:43:06     47s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.6/0:01:42.8 (0.5), mem = 2924.6M
[03/23 23:43:06     47s] 
[03/23 23:43:06     47s] Creating Lib Analyzer ...
[03/23 23:43:07     47s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 23:43:07     47s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 23:43:07     47s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 23:43:07     47s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 23:43:07     47s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 23:43:07     47s] 
[03/23 23:43:07     47s] {RT rc-typ 0 4 4 0}
[03/23 23:43:07     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.3 mem=2926.6M
[03/23 23:43:07     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.3 mem=2926.6M
[03/23 23:43:07     48s] Creating Lib Analyzer, finished. 
[03/23 23:43:07     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.6
[03/23 23:43:07     48s] ### Creating RouteCongInterface, started
[03/23 23:43:07     48s] 
[03/23 23:43:07     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 23:43:07     48s] 
[03/23 23:43:07     48s] #optDebug: {0, 1.000}
[03/23 23:43:07     48s] ### Creating RouteCongInterface, finished
[03/23 23:43:07     48s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2926.6M, EPOCH TIME: 1679629387.933112
[03/23 23:43:07     48s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2926.6M, EPOCH TIME: 1679629387.933274
[03/23 23:43:07     48s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:07     48s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:07     48s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 33.40
[03/23 23:43:07     48s] +---------+---------+--------+--------+------------+--------+
[03/23 23:43:07     48s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 23:43:07     48s] +---------+---------+--------+--------+------------+--------+
[03/23 23:43:07     48s] |   33.40%|        -|   0.050|   0.000|   0:00:00.0| 2926.6M|
[03/23 23:43:07     48s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 23:43:07     48s] |   33.40%|        0|   0.050|   0.000|   0:00:00.0| 2926.6M|
[03/23 23:43:08     48s] |   33.39%|        2|   0.050|   0.000|   0:00:01.0| 3062.2M|
[03/23 23:43:08     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     49s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     50s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     50s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     50s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     50s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     50s] |   30.55%|      594|   0.050|   0.000|   0:00:00.0| 3094.9M|
[03/23 23:43:08     50s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     50s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:08     50s] |   30.45%|       35|   0.050|   0.000|   0:00:00.0| 3102.9M|
[03/23 23:43:08     50s] |   30.45%|        1|   0.050|   0.000|   0:00:00.0| 3102.9M|
[03/23 23:43:08     50s] |   30.45%|        0|   0.050|   0.000|   0:00:00.0| 3102.9M|
[03/23 23:43:08     50s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 23:43:08     50s] |   30.45%|        0|   0.050|   0.000|   0:00:00.0| 3102.9M|
[03/23 23:43:08     50s] +---------+---------+--------+--------+------------+--------+
[03/23 23:43:08     50s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 30.45
[03/23 23:43:08     50s] 
[03/23 23:43:08     50s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 630 **
[03/23 23:43:08     50s] --------------------------------------------------------------
[03/23 23:43:08     50s] |                                   | Total     | Sequential |
[03/23 23:43:08     50s] --------------------------------------------------------------
[03/23 23:43:08     50s] | Num insts resized                 |     601  |     151    |
[03/23 23:43:08     50s] | Num insts undone                  |       0  |       0    |
[03/23 23:43:08     50s] | Num insts Downsized               |     601  |     151    |
[03/23 23:43:08     50s] | Num insts Samesized               |       0  |       0    |
[03/23 23:43:08     50s] | Num insts Upsized                 |       0  |       0    |
[03/23 23:43:08     50s] | Num multiple commits+uncommits    |      29  |       -    |
[03/23 23:43:08     50s] --------------------------------------------------------------
[03/23 23:43:08     50s] 
[03/23 23:43:08     50s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/23 23:43:08     50s] End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:02.0) **
[03/23 23:43:08     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.6
[03/23 23:43:08     50s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:01.8 (1.8), totSession cpu/real = 0:00:50.8/0:01:44.5 (0.5), mem = 3102.9M
[03/23 23:43:08     50s] 
[03/23 23:43:08     50s] =============================================================================================
[03/23 23:43:08     50s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 23:43:08     50s] =============================================================================================
[03/23 23:43:08     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:08     50s] ---------------------------------------------------------------------------------------------
[03/23 23:43:08     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 23:43:08     50s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  39.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 23:43:08     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:08     50s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 23:43:08     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:08     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:08     50s] [ OptimizationStep       ]      1   0:00:00.1  (   3.3 % )     0:00:00.8 /  0:00:02.2    2.9
[03/23 23:43:08     50s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.6 % )     0:00:00.7 /  0:00:02.2    3.0
[03/23 23:43:08     50s] [ OptGetWeight           ]     76   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:08     50s] [ OptEval                ]     76   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.6    3.5
[03/23 23:43:08     50s] [ OptCommit              ]     76   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    2.3
[03/23 23:43:08     50s] [ PostCommitDelayUpdate  ]     76   0:00:00.1  (   6.3 % )     0:00:00.3 /  0:00:00.9    3.2
[03/23 23:43:08     50s] [ IncrDelayCalc          ]    142   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.7    4.3
[03/23 23:43:08     50s] [ IncrTimingUpdate       ]     27   0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.6    2.8
[03/23 23:43:08     50s] [ MISC                   ]          0:00:00.2  (  14.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 23:43:08     50s] ---------------------------------------------------------------------------------------------
[03/23 23:43:08     50s]  AreaOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:03.2    1.8
[03/23 23:43:08     50s] ---------------------------------------------------------------------------------------------
[03/23 23:43:08     50s] 
[03/23 23:43:08     50s] Executing incremental physical updates
[03/23 23:43:08     50s] Executing incremental physical updates
[03/23 23:43:08     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2943.1M, EPOCH TIME: 1679629388.747013
[03/23 23:43:08     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2603).
[03/23 23:43:08     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:08     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:08     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:08     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:2670.8M, EPOCH TIME: 1679629388.756222
[03/23 23:43:08     50s] TotalInstCnt at PhyDesignMc Destruction: 2603
[03/23 23:43:08     50s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2670.84M, totSessionCpu=0:00:51).
[03/23 23:43:08     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2670.8M, EPOCH TIME: 1679629388.797528
[03/23 23:43:08     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:08     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:08     50s] 
[03/23 23:43:08     50s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:08     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:2671.6M, EPOCH TIME: 1679629388.813277
[03/23 23:43:08     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:08     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:08     50s] **INFO: Flow update: Design is easy to close.
[03/23 23:43:08     50s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.9/0:01:44.6 (0.5), mem = 2671.6M
[03/23 23:43:08     50s] 
[03/23 23:43:08     50s] *** Start incrementalPlace ***
[03/23 23:43:08     50s] User Input Parameters:
[03/23 23:43:08     50s] - Congestion Driven    : On
[03/23 23:43:08     50s] - Timing Driven        : On
[03/23 23:43:08     50s] - Area-Violation Based : On
[03/23 23:43:08     50s] - Start Rollback Level : -5
[03/23 23:43:08     50s] - Legalized            : On
[03/23 23:43:08     50s] - Window Based         : Off
[03/23 23:43:08     50s] - eDen incr mode       : Off
[03/23 23:43:08     50s] - Small incr mode      : Off
[03/23 23:43:08     50s] 
[03/23 23:43:08     50s] no activity file in design. spp won't run.
[03/23 23:43:08     50s] Effort level <high> specified for reg2reg path_group
[03/23 23:43:08     51s] No Views given, use default active views for adaptive view pruning
[03/23 23:43:08     51s] SKP will enable view:
[03/23 23:43:08     51s]   setupAnalysis
[03/23 23:43:08     51s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2674.6M, EPOCH TIME: 1679629388.906165
[03/23 23:43:08     51s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:43:08     51s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:43:08     51s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2674.6M, EPOCH TIME: 1679629388.910520
[03/23 23:43:08     51s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2674.6M, EPOCH TIME: 1679629388.910611
[03/23 23:43:08     51s] Starting Early Global Route congestion estimation: mem = 2674.6M
[03/23 23:43:08     51s] (I)      ================== Layers ==================
[03/23 23:43:08     51s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:08     51s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 23:43:08     51s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:08     51s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 23:43:08     51s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 23:43:08     51s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 23:43:08     51s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 23:43:08     51s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 23:43:08     51s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 23:43:08     51s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 23:43:08     51s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 23:43:08     51s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 23:43:08     51s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 23:43:08     51s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 23:43:08     51s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 23:43:08     51s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 23:43:08     51s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 23:43:08     51s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 23:43:08     51s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 23:43:08     51s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:08     51s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 23:43:08     51s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:08     51s] (I)      Started Import and model ( Curr Mem: 2674.59 MB )
[03/23 23:43:08     51s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:08     51s] (I)      == Non-default Options ==
[03/23 23:43:08     51s] (I)      Maximum routing layer                              : 4
[03/23 23:43:08     51s] (I)      Number of threads                                  : 6
[03/23 23:43:08     51s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 23:43:08     51s] (I)      Method to set GCell size                           : row
[03/23 23:43:08     51s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[03/23 23:43:08     51s] (I)      Use row-based GCell size
[03/23 23:43:08     51s] (I)      Use row-based GCell align
[03/23 23:43:08     51s] (I)      layer 0 area = 89000
[03/23 23:43:08     51s] (I)      layer 1 area = 120000
[03/23 23:43:08     51s] (I)      layer 2 area = 120000
[03/23 23:43:08     51s] (I)      layer 3 area = 120000
[03/23 23:43:08     51s] (I)      GCell unit size   : 3600
[03/23 23:43:08     51s] (I)      GCell multiplier  : 1
[03/23 23:43:08     51s] (I)      GCell row height  : 3600
[03/23 23:43:08     51s] (I)      Actual row height : 3600
[03/23 23:43:08     51s] (I)      GCell align ref   : 7000 7000
[03/23 23:43:08     51s] [NR-eGR] Track table information for default rule: 
[03/23 23:43:08     51s] [NR-eGR] M1 has single uniform track structure
[03/23 23:43:08     51s] [NR-eGR] M2 has single uniform track structure
[03/23 23:43:08     51s] [NR-eGR] M3 has single uniform track structure
[03/23 23:43:08     51s] [NR-eGR] M4 has single uniform track structure
[03/23 23:43:08     51s] [NR-eGR] M5 has single uniform track structure
[03/23 23:43:08     51s] [NR-eGR] M6 has single uniform track structure
[03/23 23:43:08     51s] [NR-eGR] MQ has single uniform track structure
[03/23 23:43:08     51s] [NR-eGR] LM has single uniform track structure
[03/23 23:43:08     51s] (I)      ============== Default via ===============
[03/23 23:43:08     51s] (I)      +---+------------------+-----------------+
[03/23 23:43:08     51s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 23:43:08     51s] (I)      +---+------------------+-----------------+
[03/23 23:43:08     51s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 23:43:08     51s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 23:43:08     51s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 23:43:08     51s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 23:43:08     51s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 23:43:08     51s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 23:43:08     51s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 23:43:08     51s] (I)      +---+------------------+-----------------+
[03/23 23:43:08     51s] [NR-eGR] Read 0 PG shapes
[03/23 23:43:08     51s] [NR-eGR] Read 0 clock shapes
[03/23 23:43:08     51s] [NR-eGR] Read 0 other shapes
[03/23 23:43:08     51s] [NR-eGR] #Routing Blockages  : 0
[03/23 23:43:08     51s] [NR-eGR] #Instance Blockages : 0
[03/23 23:43:08     51s] [NR-eGR] #PG Blockages       : 0
[03/23 23:43:08     51s] [NR-eGR] #Halo Blockages     : 0
[03/23 23:43:08     51s] [NR-eGR] #Boundary Blockages : 0
[03/23 23:43:08     51s] [NR-eGR] #Clock Blockages    : 0
[03/23 23:43:08     51s] [NR-eGR] #Other Blockages    : 0
[03/23 23:43:08     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 23:43:08     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 23:43:08     51s] [NR-eGR] Read 2670 nets ( ignored 0 )
[03/23 23:43:08     51s] (I)      early_global_route_priority property id does not exist.
[03/23 23:43:08     51s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[03/23 23:43:08     51s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[03/23 23:43:08     51s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/23 23:43:08     51s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[03/23 23:43:08     51s] (I)      Number of ignored nets                =      0
[03/23 23:43:08     51s] (I)      Number of connected nets              =      0
[03/23 23:43:08     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 23:43:08     51s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 23:43:08     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 23:43:08     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 23:43:08     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 23:43:08     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 23:43:08     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 23:43:08     51s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 23:43:08     51s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 23:43:08     51s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 23:43:08     51s] (I)      Ndr track 0 does not exist
[03/23 23:43:08     51s] (I)      ---------------------Grid Graph Info--------------------
[03/23 23:43:08     51s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/23 23:43:08     51s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/23 23:43:08     51s] (I)      Site width          :   400  (dbu)
[03/23 23:43:08     51s] (I)      Row height          :  3600  (dbu)
[03/23 23:43:08     51s] (I)      GCell row height    :  3600  (dbu)
[03/23 23:43:08     51s] (I)      GCell width         :  3600  (dbu)
[03/23 23:43:08     51s] (I)      GCell height        :  3600  (dbu)
[03/23 23:43:08     51s] (I)      Grid                :    97    97     4
[03/23 23:43:08     51s] (I)      Layer numbers       :     1     2     3     4
[03/23 23:43:08     51s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 23:43:08     51s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 23:43:08     51s] (I)      Default wire width  :   160   200   200   200
[03/23 23:43:08     51s] (I)      Default wire space  :   160   200   200   200
[03/23 23:43:08     51s] (I)      Default wire pitch  :   320   400   400   400
[03/23 23:43:08     51s] (I)      Default pitch size  :   320   400   400   400
[03/23 23:43:08     51s] (I)      First track coord   :   400   400   400   400
[03/23 23:43:08     51s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 23:43:08     51s] (I)      Total num of tracks :   874   874   874   874
[03/23 23:43:08     51s] (I)      Num of masks        :     1     1     1     1
[03/23 23:43:08     51s] (I)      Num of trim masks   :     0     0     0     0
[03/23 23:43:08     51s] (I)      --------------------------------------------------------
[03/23 23:43:08     51s] 
[03/23 23:43:08     51s] [NR-eGR] ============ Routing rule table ============
[03/23 23:43:08     51s] [NR-eGR] Rule id: 0  Nets: 2670
[03/23 23:43:08     51s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 23:43:08     51s] (I)                    Layer    2    3    4 
[03/23 23:43:08     51s] (I)                    Pitch  400  400  400 
[03/23 23:43:08     51s] (I)             #Used tracks    1    1    1 
[03/23 23:43:08     51s] (I)       #Fully used tracks    1    1    1 
[03/23 23:43:08     51s] [NR-eGR] ========================================
[03/23 23:43:08     51s] [NR-eGR] 
[03/23 23:43:08     51s] (I)      =============== Blocked Tracks ===============
[03/23 23:43:08     51s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:08     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 23:43:08     51s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:08     51s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 23:43:08     51s] (I)      |     2 |       0 |        0 |         0.00% |
[03/23 23:43:08     51s] (I)      |     3 |       0 |        0 |         0.00% |
[03/23 23:43:08     51s] (I)      |     4 |       0 |        0 |         0.00% |
[03/23 23:43:08     51s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:08     51s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2674.59 MB )
[03/23 23:43:08     51s] (I)      Reset routing kernel
[03/23 23:43:08     51s] (I)      Started Global Routing ( Curr Mem: 2674.59 MB )
[03/23 23:43:08     51s] (I)      totalPins=9480  totalGlobalPin=9327 (98.39%)
[03/23 23:43:08     51s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:43:08     51s] [NR-eGR] Layer group 1: route 2670 net(s) in layer range [2, 4]
[03/23 23:43:08     51s] (I)      
[03/23 23:43:08     51s] (I)      ============  Phase 1a Route ============
[03/23 23:43:08     51s] (I)      Usage: 23906 = (11821 H, 12085 V) = (13.94% H, 7.13% V) = (4.256e+04um H, 4.351e+04um V)
[03/23 23:43:08     51s] (I)      
[03/23 23:43:08     51s] (I)      ============  Phase 1b Route ============
[03/23 23:43:08     51s] (I)      Usage: 23906 = (11821 H, 12085 V) = (13.94% H, 7.13% V) = (4.256e+04um H, 4.351e+04um V)
[03/23 23:43:08     51s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.606160e+04um
[03/23 23:43:08     51s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/23 23:43:08     51s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 23:43:08     51s] (I)      
[03/23 23:43:08     51s] (I)      ============  Phase 1c Route ============
[03/23 23:43:08     51s] (I)      Usage: 23906 = (11821 H, 12085 V) = (13.94% H, 7.13% V) = (4.256e+04um H, 4.351e+04um V)
[03/23 23:43:08     51s] (I)      
[03/23 23:43:08     51s] (I)      ============  Phase 1d Route ============
[03/23 23:43:08     51s] (I)      Usage: 23906 = (11821 H, 12085 V) = (13.94% H, 7.13% V) = (4.256e+04um H, 4.351e+04um V)
[03/23 23:43:08     51s] (I)      
[03/23 23:43:08     51s] (I)      ============  Phase 1e Route ============
[03/23 23:43:08     51s] (I)      Usage: 23906 = (11821 H, 12085 V) = (13.94% H, 7.13% V) = (4.256e+04um H, 4.351e+04um V)
[03/23 23:43:08     51s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.606160e+04um
[03/23 23:43:08     51s] (I)      
[03/23 23:43:08     51s] (I)      ============  Phase 1l Route ============
[03/23 23:43:08     51s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 23:43:08     51s] (I)      Layer  2:      83904     14331         0           0       83808    ( 0.00%) 
[03/23 23:43:08     51s] (I)      Layer  3:      83904     11868         0           0       83808    ( 0.00%) 
[03/23 23:43:08     51s] (I)      Layer  4:      83904       910         0           0       83808    ( 0.00%) 
[03/23 23:43:08     51s] (I)      Total:        251712     27109         0           0      251424    ( 0.00%) 
[03/23 23:43:08     51s] (I)      
[03/23 23:43:08     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 23:43:08     51s] [NR-eGR]                        OverCon            
[03/23 23:43:08     51s] [NR-eGR]                         #Gcell     %Gcell
[03/23 23:43:08     51s] [NR-eGR]        Layer             (1-0)    OverCon
[03/23 23:43:08     51s] [NR-eGR] ----------------------------------------------
[03/23 23:43:08     51s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:08     51s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:08     51s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:08     51s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:08     51s] [NR-eGR] ----------------------------------------------
[03/23 23:43:08     51s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/23 23:43:08     51s] [NR-eGR] 
[03/23 23:43:08     51s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 2674.59 MB )
[03/23 23:43:08     51s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:43:08     51s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 23:43:08     51s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2674.6M
[03/23 23:43:08     51s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.097, REAL:0.067, MEM:2674.6M, EPOCH TIME: 1679629388.977699
[03/23 23:43:08     51s] OPERPROF: Starting HotSpotCal at level 1, MEM:2674.6M, EPOCH TIME: 1679629388.977774
[03/23 23:43:08     51s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:08     51s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 23:43:08     51s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:08     51s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 23:43:08     51s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:08     51s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 23:43:08     51s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 23:43:08     51s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:2674.6M, EPOCH TIME: 1679629388.982461
[03/23 23:43:08     51s] 
[03/23 23:43:08     51s] === incrementalPlace Internal Loop 1 ===
[03/23 23:43:08     51s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/23 23:43:08     51s] OPERPROF: Starting IPInitSPData at level 1, MEM:2674.6M, EPOCH TIME: 1679629388.983413
[03/23 23:43:08     51s] Processing tracks to init pin-track alignment.
[03/23 23:43:08     51s] z: 2, totalTracks: 1
[03/23 23:43:08     51s] z: 4, totalTracks: 1
[03/23 23:43:08     51s] z: 6, totalTracks: 1
[03/23 23:43:08     51s] z: 8, totalTracks: 1
[03/23 23:43:08     51s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:08     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2674.6M, EPOCH TIME: 1679629388.986564
[03/23 23:43:08     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:08     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:09     51s] 
[03/23 23:43:09     51s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:09     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.019, MEM:2674.6M, EPOCH TIME: 1679629389.005835
[03/23 23:43:09     51s] OPERPROF:   Starting post-place ADS at level 2, MEM:2674.6M, EPOCH TIME: 1679629389.005973
[03/23 23:43:09     51s] ADSU 0.304 -> 0.304. site 78120.000 -> 78120.000. GS 28.800
[03/23 23:43:09     51s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.007, REAL:0.007, MEM:2674.6M, EPOCH TIME: 1679629389.013428
[03/23 23:43:09     51s] OPERPROF:   Starting spMPad at level 2, MEM:2674.6M, EPOCH TIME: 1679629389.015889
[03/23 23:43:09     51s] OPERPROF:     Starting spContextMPad at level 3, MEM:2674.6M, EPOCH TIME: 1679629389.016246
[03/23 23:43:09     51s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1679629389.016331
[03/23 23:43:09     51s] MP  (2603): mp=1.124. U=0.304.
[03/23 23:43:09     51s] OPERPROF:   Finished spMPad at level 2, CPU:0.003, REAL:0.003, MEM:2674.6M, EPOCH TIME: 1679629389.018546
[03/23 23:43:09     51s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2674.6M, EPOCH TIME: 1679629389.020442
[03/23 23:43:09     51s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1679629389.020639
[03/23 23:43:09     51s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2674.6M, EPOCH TIME: 1679629389.020985
[03/23 23:43:09     51s] no activity file in design. spp won't run.
[03/23 23:43:09     51s] [spp] 0
[03/23 23:43:09     51s] [adp] 0:1:1:3
[03/23 23:43:09     51s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2674.6M, EPOCH TIME: 1679629389.021807
[03/23 23:43:09     51s] SP #FI/SF FL/PI 0/0 2603/0
[03/23 23:43:09     51s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.036, REAL:0.039, MEM:2674.6M, EPOCH TIME: 1679629389.022445
[03/23 23:43:09     51s] PP off. flexM 0
[03/23 23:43:09     51s] OPERPROF: Starting CDPad at level 1, MEM:2674.6M, EPOCH TIME: 1679629389.027566
[03/23 23:43:09     51s] 3DP is on.
[03/23 23:43:09     51s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/23 23:43:09     51s] design sh 0.452.
[03/23 23:43:09     51s] design sh 0.452.
[03/23 23:43:09     51s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/23 23:43:09     51s] design sh 0.440.
[03/23 23:43:09     51s] CDPadU 0.796 -> 0.360. R=0.304, N=2603, GS=3.600
[03/23 23:43:09     51s] OPERPROF: Finished CDPad at level 1, CPU:0.078, REAL:0.025, MEM:2674.6M, EPOCH TIME: 1679629389.052749
[03/23 23:43:09     51s] OPERPROF: Starting InitSKP at level 1, MEM:2674.6M, EPOCH TIME: 1679629389.052921
[03/23 23:43:09     51s] no activity file in design. spp won't run.
[03/23 23:43:09     51s] no activity file in design. spp won't run.
[03/23 23:43:09     51s] Edge Data Id : 30680 / 4294967295
[03/23 23:43:09     51s] Data Id : 21568 / 4294967295
[03/23 23:43:09     51s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[03/23 23:43:09     51s] OPERPROF: Finished InitSKP at level 1, CPU:0.529, REAL:0.264, MEM:2898.6M, EPOCH TIME: 1679629389.316734
[03/23 23:43:09     51s] NP #FI/FS/SF FL/PI: 0/0/0 2603/0
[03/23 23:43:09     51s] no activity file in design. spp won't run.
[03/23 23:43:09     51s] 
[03/23 23:43:09     51s] AB Est...
[03/23 23:43:09     51s] OPERPROF: Starting npPlace at level 1, MEM:2898.6M, EPOCH TIME: 1679629389.322698
[03/23 23:43:09     51s] OPERPROF: Finished npPlace at level 1, CPU:0.023, REAL:0.015, MEM:2903.8M, EPOCH TIME: 1679629389.337849
[03/23 23:43:09     51s] Iteration  4: Skipped, with CDP Off
[03/23 23:43:09     51s] 
[03/23 23:43:09     51s] AB Est...
[03/23 23:43:09     51s] OPERPROF: Starting npPlace at level 1, MEM:2935.8M, EPOCH TIME: 1679629389.342470
[03/23 23:43:09     51s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.010, MEM:2903.8M, EPOCH TIME: 1679629389.352295
[03/23 23:43:09     51s] Iteration  5: Skipped, with CDP Off
[03/23 23:43:09     51s] OPERPROF: Starting npPlace at level 1, MEM:2999.8M, EPOCH TIME: 1679629389.367682
[03/23 23:43:09     52s] Iteration  6: Total net bbox = 4.704e+04 (2.51e+04 2.19e+04)
[03/23 23:43:09     52s]               Est.  stn bbox = 5.614e+04 (3.02e+04 2.59e+04)
[03/23 23:43:09     52s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 3114.1M
[03/23 23:43:09     52s] OPERPROF: Finished npPlace at level 1, CPU:0.567, REAL:0.280, MEM:3050.1M, EPOCH TIME: 1679629389.647821
[03/23 23:43:09     52s] no activity file in design. spp won't run.
[03/23 23:43:09     52s] NP #FI/FS/SF FL/PI: 0/0/0 2603/0
[03/23 23:43:09     52s] no activity file in design. spp won't run.
[03/23 23:43:09     52s] OPERPROF: Starting npPlace at level 1, MEM:3018.1M, EPOCH TIME: 1679629389.666681
[03/23 23:43:10     53s] Iteration  7: Total net bbox = 4.417e+04 (2.21e+04 2.21e+04)
[03/23 23:43:10     53s]               Est.  stn bbox = 5.268e+04 (2.63e+04 2.64e+04)
[03/23 23:43:10     53s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 3110.1M
[03/23 23:43:10     53s] OPERPROF: Finished npPlace at level 1, CPU:1.183, REAL:0.517, MEM:3046.1M, EPOCH TIME: 1679629390.183412
[03/23 23:43:10     53s] Legalizing MH Cells... 0 / 0 (level 5)
[03/23 23:43:10     53s] No instances found in the vector
[03/23 23:43:10     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2950.1M, DRC: 0)
[03/23 23:43:10     53s] 0 (out of 0) MH cells were successfully legalized.
[03/23 23:43:10     53s] no activity file in design. spp won't run.
[03/23 23:43:10     53s] NP #FI/FS/SF FL/PI: 0/0/0 2603/0
[03/23 23:43:10     53s] no activity file in design. spp won't run.
[03/23 23:43:10     53s] OPERPROF: Starting npPlace at level 1, MEM:3014.1M, EPOCH TIME: 1679629390.201614
[03/23 23:43:10     55s] Iteration  8: Total net bbox = 4.551e+04 (2.29e+04 2.27e+04)
[03/23 23:43:10     55s]               Est.  stn bbox = 5.430e+04 (2.71e+04 2.72e+04)
[03/23 23:43:10     55s]               cpu = 0:00:01.5 real = 0:00:00.0 mem = 3108.1M
[03/23 23:43:10     55s] OPERPROF: Finished npPlace at level 1, CPU:1.523, REAL:0.642, MEM:3044.1M, EPOCH TIME: 1679629390.843973
[03/23 23:43:10     55s] Legalizing MH Cells... 0 / 0 (level 6)
[03/23 23:43:10     55s] No instances found in the vector
[03/23 23:43:10     55s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2948.1M, DRC: 0)
[03/23 23:43:10     55s] 0 (out of 0) MH cells were successfully legalized.
[03/23 23:43:10     55s] no activity file in design. spp won't run.
[03/23 23:43:10     55s] NP #FI/FS/SF FL/PI: 0/0/0 2603/0
[03/23 23:43:10     55s] no activity file in design. spp won't run.
[03/23 23:43:10     55s] OPERPROF: Starting npPlace at level 1, MEM:3012.1M, EPOCH TIME: 1679629390.861479
[03/23 23:43:11     57s] Iteration  9: Total net bbox = 5.102e+04 (2.54e+04 2.56e+04)
[03/23 23:43:11     57s]               Est.  stn bbox = 5.987e+04 (2.97e+04 3.02e+04)
[03/23 23:43:11     57s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 3108.1M
[03/23 23:43:11     57s] OPERPROF: Finished npPlace at level 1, CPU:1.851, REAL:0.700, MEM:3044.1M, EPOCH TIME: 1679629391.561384
[03/23 23:43:11     57s] Legalizing MH Cells... 0 / 0 (level 7)
[03/23 23:43:11     57s] No instances found in the vector
[03/23 23:43:11     57s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2948.1M, DRC: 0)
[03/23 23:43:11     57s] 0 (out of 0) MH cells were successfully legalized.
[03/23 23:43:11     57s] no activity file in design. spp won't run.
[03/23 23:43:11     57s] NP #FI/FS/SF FL/PI: 0/0/0 2603/0
[03/23 23:43:11     57s] no activity file in design. spp won't run.
[03/23 23:43:11     57s] OPERPROF: Starting npPlace at level 1, MEM:3012.1M, EPOCH TIME: 1679629391.580928
[03/23 23:43:11     57s] GP RA stats: MHOnly 0 nrInst 2603 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 23:43:11     58s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3204.1M, EPOCH TIME: 1679629391.949805
[03/23 23:43:11     58s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3204.1M, EPOCH TIME: 1679629391.949928
[03/23 23:43:11     58s] Iteration 10: Total net bbox = 5.107e+04 (2.57e+04 2.54e+04)
[03/23 23:43:11     58s]               Est.  stn bbox = 5.983e+04 (2.99e+04 2.99e+04)
[03/23 23:43:11     58s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 3140.1M
[03/23 23:43:11     58s] OPERPROF: Finished npPlace at level 1, CPU:0.923, REAL:0.371, MEM:3044.1M, EPOCH TIME: 1679629391.952036
[03/23 23:43:11     58s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 23:43:11     58s] No instances found in the vector
[03/23 23:43:11     58s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2948.1M, DRC: 0)
[03/23 23:43:11     58s] 0 (out of 0) MH cells were successfully legalized.
[03/23 23:43:11     58s] Move report: Timing Driven Placement moves 2603 insts, mean move: 58.77 um, max move: 151.59 um 
[03/23 23:43:11     58s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U113): (298.60, 39.40) --> (197.41, 89.79)
[03/23 23:43:11     58s] no activity file in design. spp won't run.
[03/23 23:43:11     58s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2948.1M, EPOCH TIME: 1679629391.958012
[03/23 23:43:11     58s] Saved padding area to DB
[03/23 23:43:11     58s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2948.1M, EPOCH TIME: 1679629391.958271
[03/23 23:43:11     58s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:2948.1M, EPOCH TIME: 1679629391.959065
[03/23 23:43:11     58s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2948.1M, EPOCH TIME: 1679629391.959979
[03/23 23:43:11     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 23:43:11     58s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:2948.1M, EPOCH TIME: 1679629391.960522
[03/23 23:43:11     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:11     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:11     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2948.1M, EPOCH TIME: 1679629391.961042
[03/23 23:43:11     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2948.1M, EPOCH TIME: 1679629391.961213
[03/23 23:43:11     58s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.004, REAL:0.004, MEM:2948.1M, EPOCH TIME: 1679629391.961947
[03/23 23:43:11     58s] 
[03/23 23:43:11     58s] Finished Incremental Placement (cpu=0:00:06.9, real=0:00:03.0, mem=2948.1M)
[03/23 23:43:11     58s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 23:43:11     58s] Type 'man IMPSP-9025' for more detail.
[03/23 23:43:11     58s] CongRepair sets shifter mode to gplace
[03/23 23:43:11     58s] TDRefine: refinePlace mode is spiral
[03/23 23:43:11     58s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2948.1M, EPOCH TIME: 1679629391.963913
[03/23 23:43:11     58s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2948.1M, EPOCH TIME: 1679629391.963992
[03/23 23:43:11     58s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2948.1M, EPOCH TIME: 1679629391.964086
[03/23 23:43:11     58s] Processing tracks to init pin-track alignment.
[03/23 23:43:11     58s] z: 2, totalTracks: 1
[03/23 23:43:11     58s] z: 4, totalTracks: 1
[03/23 23:43:11     58s] z: 6, totalTracks: 1
[03/23 23:43:11     58s] z: 8, totalTracks: 1
[03/23 23:43:11     58s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:11     58s] All LLGs are deleted
[03/23 23:43:11     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:11     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:11     58s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2948.1M, EPOCH TIME: 1679629391.967154
[03/23 23:43:11     58s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2948.1M, EPOCH TIME: 1679629391.967494
[03/23 23:43:11     58s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2948.1M, EPOCH TIME: 1679629391.968016
[03/23 23:43:11     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:11     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:11     58s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3028.1M, EPOCH TIME: 1679629391.969997
[03/23 23:43:11     58s] Max number of tech site patterns supported in site array is 256.
[03/23 23:43:11     58s] Core basic site is IBM13SITE
[03/23 23:43:11     58s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3028.1M, EPOCH TIME: 1679629391.982334
[03/23 23:43:11     58s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:43:11     58s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 23:43:11     58s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.005, MEM:3044.1M, EPOCH TIME: 1679629391.987064
[03/23 23:43:11     58s] Fast DP-INIT is on for default
[03/23 23:43:11     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 23:43:11     58s] Atter site array init, number of instance map data is 0.
[03/23 23:43:11     58s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.020, MEM:3044.1M, EPOCH TIME: 1679629391.990056
[03/23 23:43:11     58s] 
[03/23 23:43:11     58s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:11     58s] OPERPROF:         Starting CMU at level 5, MEM:3044.1M, EPOCH TIME: 1679629391.990822
[03/23 23:43:11     58s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.005, MEM:3044.1M, EPOCH TIME: 1679629391.996069
[03/23 23:43:11     58s] 
[03/23 23:43:11     58s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:11     58s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.029, REAL:0.030, MEM:2948.1M, EPOCH TIME: 1679629391.997592
[03/23 23:43:11     58s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2948.1M, EPOCH TIME: 1679629391.997710
[03/23 23:43:12     58s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:2948.1M, EPOCH TIME: 1679629392.000342
[03/23 23:43:12     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2948.1MB).
[03/23 23:43:12     58s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.037, REAL:0.037, MEM:2948.1M, EPOCH TIME: 1679629392.001170
[03/23 23:43:12     58s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.037, REAL:0.037, MEM:2948.1M, EPOCH TIME: 1679629392.001262
[03/23 23:43:12     58s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.400308.2
[03/23 23:43:12     58s] OPERPROF:   Starting RefinePlace at level 2, MEM:2948.1M, EPOCH TIME: 1679629392.001383
[03/23 23:43:12     58s] *** Starting refinePlace (0:00:58.1 mem=2948.1M) ***
[03/23 23:43:12     58s] Total net bbox length = 5.323e+04 (2.729e+04 2.594e+04) (ext = 3.662e+03)
[03/23 23:43:12     58s] 
[03/23 23:43:12     58s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:12     58s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:43:12     58s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/23 23:43:12     58s] Type 'man IMPSP-5140' for more detail.
[03/23 23:43:12     58s] **WARN: (IMPSP-315):	Found 2603 instances insts with no PG Term connections.
[03/23 23:43:12     58s] Type 'man IMPSP-315' for more detail.
[03/23 23:43:12     58s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:12     58s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:12     58s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2948.1M, EPOCH TIME: 1679629392.007358
[03/23 23:43:12     58s] Starting refinePlace ...
[03/23 23:43:12     58s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:12     58s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:12     58s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3012.1M, EPOCH TIME: 1679629392.016700
[03/23 23:43:12     58s] DDP initSite1 nrRow 93 nrJob 93
[03/23 23:43:12     58s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3012.1M, EPOCH TIME: 1679629392.016867
[03/23 23:43:12     58s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3012.1M, EPOCH TIME: 1679629392.016978
[03/23 23:43:12     58s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3012.1M, EPOCH TIME: 1679629392.017072
[03/23 23:43:12     58s] DDP markSite nrRow 93 nrJob 93
[03/23 23:43:12     58s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3012.1M, EPOCH TIME: 1679629392.017301
[03/23 23:43:12     58s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3012.1M, EPOCH TIME: 1679629392.017370
[03/23 23:43:12     58s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/23 23:43:12     58s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3012.1M, EPOCH TIME: 1679629392.019679
[03/23 23:43:12     58s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3012.1M, EPOCH TIME: 1679629392.019748
[03/23 23:43:12     58s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.000, MEM:3012.1M, EPOCH TIME: 1679629392.020099
[03/23 23:43:12     58s] ** Cut row section cpu time 0:00:00.0.
[03/23 23:43:12     58s]  ** Cut row section real time 0:00:00.0.
[03/23 23:43:12     58s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.001, MEM:3012.1M, EPOCH TIME: 1679629392.020218
[03/23 23:43:12     58s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 23:43:12     58s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2948.1MB) @(0:00:58.1 - 0:00:58.2).
[03/23 23:43:12     58s] Move report: preRPlace moves 2603 insts, mean move: 0.27 um, max move: 1.84 um 
[03/23 23:43:12     58s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U217): (46.30, 135.06) --> (46.60, 136.60)
[03/23 23:43:12     58s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: OAI22X1TR
[03/23 23:43:12     58s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 23:43:12     58s] tweakage running in 6 threads.
[03/23 23:43:12     58s] Placement tweakage begins.
[03/23 23:43:12     58s] wire length = 6.474e+04
[03/23 23:43:12     58s] wire length = 6.111e+04
[03/23 23:43:12     58s] Placement tweakage ends.
[03/23 23:43:12     58s] Move report: tweak moves 253 insts, mean move: 3.92 um, max move: 12.80 um 
[03/23 23:43:12     58s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U61): (161.80, 100.60) --> (149.00, 100.60)
[03/23 23:43:12     58s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2948.1MB) @(0:00:58.2 - 0:00:58.4).
[03/23 23:43:12     58s] 
[03/23 23:43:12     58s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/23 23:43:12     58s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 23:43:12     58s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:43:12     58s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:43:12     58s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2948.1MB) @(0:00:58.4 - 0:00:58.5).
[03/23 23:43:12     58s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 23:43:12     58s] Move report: Detail placement moves 2603 insts, mean move: 0.64 um, max move: 13.35 um 
[03/23 23:43:12     58s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC67_n61): (186.93, 222.52) --> (199.80, 223.00)
[03/23 23:43:12     58s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2948.1MB
[03/23 23:43:12     58s] Statistics of distance of Instance movement in refine placement:
[03/23 23:43:12     58s]   maximum (X+Y) =        13.35 um
[03/23 23:43:12     58s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC67_n61) with max move: (186.93, 222.521) -> (199.8, 223)
[03/23 23:43:12     58s]   mean    (X+Y) =         0.64 um
[03/23 23:43:12     58s] Summary Report:
[03/23 23:43:12     58s] Instances move: 2603 (out of 2603 movable)
[03/23 23:43:12     58s] Instances flipped: 0
[03/23 23:43:12     58s] Mean displacement: 0.64 um
[03/23 23:43:12     58s] Max displacement: 13.35 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC67_n61) (186.93, 222.521) -> (199.8, 223)
[03/23 23:43:12     58s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
[03/23 23:43:12     58s] Total instances moved : 2603
[03/23 23:43:12     58s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.369, REAL:0.226, MEM:2948.1M, EPOCH TIME: 1679629392.233763
[03/23 23:43:12     58s] Total net bbox length = 4.985e+04 (2.402e+04 2.583e+04) (ext = 3.662e+03)
[03/23 23:43:12     58s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2948.1MB
[03/23 23:43:12     58s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2948.1MB) @(0:00:58.1 - 0:00:58.5).
[03/23 23:43:12     58s] *** Finished refinePlace (0:00:58.5 mem=2948.1M) ***
[03/23 23:43:12     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.400308.2
[03/23 23:43:12     58s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.377, REAL:0.234, MEM:2948.1M, EPOCH TIME: 1679629392.235415
[03/23 23:43:12     58s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2948.1M, EPOCH TIME: 1679629392.235521
[03/23 23:43:12     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2603).
[03/23 23:43:12     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:12     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:12     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:12     58s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.011, REAL:0.007, MEM:2946.1M, EPOCH TIME: 1679629392.242980
[03/23 23:43:12     58s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.425, REAL:0.279, MEM:2946.1M, EPOCH TIME: 1679629392.243110
[03/23 23:43:12     58s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2946.1M, EPOCH TIME: 1679629392.243623
[03/23 23:43:12     58s] Starting Early Global Route congestion estimation: mem = 2946.1M
[03/23 23:43:12     58s] (I)      ================== Layers ==================
[03/23 23:43:12     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:12     58s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 23:43:12     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:12     58s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 23:43:12     58s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 23:43:12     58s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 23:43:12     58s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 23:43:12     58s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 23:43:12     58s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 23:43:12     58s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 23:43:12     58s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 23:43:12     58s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 23:43:12     58s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 23:43:12     58s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 23:43:12     58s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 23:43:12     58s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 23:43:12     58s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 23:43:12     58s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 23:43:12     58s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 23:43:12     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:12     58s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 23:43:12     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:12     58s] (I)      Started Import and model ( Curr Mem: 2946.13 MB )
[03/23 23:43:12     58s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:12     58s] (I)      == Non-default Options ==
[03/23 23:43:12     58s] (I)      Maximum routing layer                              : 4
[03/23 23:43:12     58s] (I)      Number of threads                                  : 6
[03/23 23:43:12     58s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 23:43:12     58s] (I)      Method to set GCell size                           : row
[03/23 23:43:12     58s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[03/23 23:43:12     58s] (I)      Use row-based GCell size
[03/23 23:43:12     58s] (I)      Use row-based GCell align
[03/23 23:43:12     58s] (I)      layer 0 area = 89000
[03/23 23:43:12     58s] (I)      layer 1 area = 120000
[03/23 23:43:12     58s] (I)      layer 2 area = 120000
[03/23 23:43:12     58s] (I)      layer 3 area = 120000
[03/23 23:43:12     58s] (I)      GCell unit size   : 3600
[03/23 23:43:12     58s] (I)      GCell multiplier  : 1
[03/23 23:43:12     58s] (I)      GCell row height  : 3600
[03/23 23:43:12     58s] (I)      Actual row height : 3600
[03/23 23:43:12     58s] (I)      GCell align ref   : 7000 7000
[03/23 23:43:12     58s] [NR-eGR] Track table information for default rule: 
[03/23 23:43:12     58s] [NR-eGR] M1 has single uniform track structure
[03/23 23:43:12     58s] [NR-eGR] M2 has single uniform track structure
[03/23 23:43:12     58s] [NR-eGR] M3 has single uniform track structure
[03/23 23:43:12     58s] [NR-eGR] M4 has single uniform track structure
[03/23 23:43:12     58s] [NR-eGR] M5 has single uniform track structure
[03/23 23:43:12     58s] [NR-eGR] M6 has single uniform track structure
[03/23 23:43:12     58s] [NR-eGR] MQ has single uniform track structure
[03/23 23:43:12     58s] [NR-eGR] LM has single uniform track structure
[03/23 23:43:12     58s] (I)      ============== Default via ===============
[03/23 23:43:12     58s] (I)      +---+------------------+-----------------+
[03/23 23:43:12     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 23:43:12     58s] (I)      +---+------------------+-----------------+
[03/23 23:43:12     58s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 23:43:12     58s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 23:43:12     58s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 23:43:12     58s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 23:43:12     58s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 23:43:12     58s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 23:43:12     58s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 23:43:12     58s] (I)      +---+------------------+-----------------+
[03/23 23:43:12     58s] [NR-eGR] Read 0 PG shapes
[03/23 23:43:12     58s] [NR-eGR] Read 0 clock shapes
[03/23 23:43:12     58s] [NR-eGR] Read 0 other shapes
[03/23 23:43:12     58s] [NR-eGR] #Routing Blockages  : 0
[03/23 23:43:12     58s] [NR-eGR] #Instance Blockages : 0
[03/23 23:43:12     58s] [NR-eGR] #PG Blockages       : 0
[03/23 23:43:12     58s] [NR-eGR] #Halo Blockages     : 0
[03/23 23:43:12     58s] [NR-eGR] #Boundary Blockages : 0
[03/23 23:43:12     58s] [NR-eGR] #Clock Blockages    : 0
[03/23 23:43:12     58s] [NR-eGR] #Other Blockages    : 0
[03/23 23:43:12     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 23:43:12     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 23:43:12     58s] [NR-eGR] Read 2670 nets ( ignored 0 )
[03/23 23:43:12     58s] (I)      early_global_route_priority property id does not exist.
[03/23 23:43:12     58s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[03/23 23:43:12     58s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[03/23 23:43:12     58s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/23 23:43:12     58s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[03/23 23:43:12     58s] (I)      Number of ignored nets                =      0
[03/23 23:43:12     58s] (I)      Number of connected nets              =      0
[03/23 23:43:12     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 23:43:12     58s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 23:43:12     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 23:43:12     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 23:43:12     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 23:43:12     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 23:43:12     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 23:43:12     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 23:43:12     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 23:43:12     58s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 23:43:12     58s] (I)      Ndr track 0 does not exist
[03/23 23:43:12     58s] (I)      ---------------------Grid Graph Info--------------------
[03/23 23:43:12     58s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/23 23:43:12     58s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/23 23:43:12     58s] (I)      Site width          :   400  (dbu)
[03/23 23:43:12     58s] (I)      Row height          :  3600  (dbu)
[03/23 23:43:12     58s] (I)      GCell row height    :  3600  (dbu)
[03/23 23:43:12     58s] (I)      GCell width         :  3600  (dbu)
[03/23 23:43:12     58s] (I)      GCell height        :  3600  (dbu)
[03/23 23:43:12     58s] (I)      Grid                :    97    97     4
[03/23 23:43:12     58s] (I)      Layer numbers       :     1     2     3     4
[03/23 23:43:12     58s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 23:43:12     58s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 23:43:12     58s] (I)      Default wire width  :   160   200   200   200
[03/23 23:43:12     58s] (I)      Default wire space  :   160   200   200   200
[03/23 23:43:12     58s] (I)      Default wire pitch  :   320   400   400   400
[03/23 23:43:12     58s] (I)      Default pitch size  :   320   400   400   400
[03/23 23:43:12     58s] (I)      First track coord   :   400   400   400   400
[03/23 23:43:12     58s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 23:43:12     58s] (I)      Total num of tracks :   874   874   874   874
[03/23 23:43:12     58s] (I)      Num of masks        :     1     1     1     1
[03/23 23:43:12     58s] (I)      Num of trim masks   :     0     0     0     0
[03/23 23:43:12     58s] (I)      --------------------------------------------------------
[03/23 23:43:12     58s] 
[03/23 23:43:12     58s] [NR-eGR] ============ Routing rule table ============
[03/23 23:43:12     58s] [NR-eGR] Rule id: 0  Nets: 2670
[03/23 23:43:12     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 23:43:12     58s] (I)                    Layer    2    3    4 
[03/23 23:43:12     58s] (I)                    Pitch  400  400  400 
[03/23 23:43:12     58s] (I)             #Used tracks    1    1    1 
[03/23 23:43:12     58s] (I)       #Fully used tracks    1    1    1 
[03/23 23:43:12     58s] [NR-eGR] ========================================
[03/23 23:43:12     58s] [NR-eGR] 
[03/23 23:43:12     58s] (I)      =============== Blocked Tracks ===============
[03/23 23:43:12     58s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:12     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 23:43:12     58s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:12     58s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 23:43:12     58s] (I)      |     2 |       0 |        0 |         0.00% |
[03/23 23:43:12     58s] (I)      |     3 |       0 |        0 |         0.00% |
[03/23 23:43:12     58s] (I)      |     4 |       0 |        0 |         0.00% |
[03/23 23:43:12     58s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:12     58s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2946.13 MB )
[03/23 23:43:12     58s] (I)      Reset routing kernel
[03/23 23:43:12     58s] (I)      Started Global Routing ( Curr Mem: 2946.13 MB )
[03/23 23:43:12     58s] (I)      totalPins=9480  totalGlobalPin=8995 (94.88%)
[03/23 23:43:12     58s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:43:12     58s] [NR-eGR] Layer group 1: route 2670 net(s) in layer range [2, 4]
[03/23 23:43:12     58s] (I)      
[03/23 23:43:12     58s] (I)      ============  Phase 1a Route ============
[03/23 23:43:12     58s] (I)      Usage: 16292 = (7874 H, 8418 V) = (9.29% H, 4.96% V) = (2.835e+04um H, 3.030e+04um V)
[03/23 23:43:12     58s] (I)      
[03/23 23:43:12     58s] (I)      ============  Phase 1b Route ============
[03/23 23:43:12     58s] (I)      Usage: 16292 = (7874 H, 8418 V) = (9.29% H, 4.96% V) = (2.835e+04um H, 3.030e+04um V)
[03/23 23:43:12     58s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.865120e+04um
[03/23 23:43:12     58s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/23 23:43:12     58s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 23:43:12     58s] (I)      
[03/23 23:43:12     58s] (I)      ============  Phase 1c Route ============
[03/23 23:43:12     58s] (I)      Usage: 16292 = (7874 H, 8418 V) = (9.29% H, 4.96% V) = (2.835e+04um H, 3.030e+04um V)
[03/23 23:43:12     58s] (I)      
[03/23 23:43:12     58s] (I)      ============  Phase 1d Route ============
[03/23 23:43:12     58s] (I)      Usage: 16292 = (7874 H, 8418 V) = (9.29% H, 4.96% V) = (2.835e+04um H, 3.030e+04um V)
[03/23 23:43:12     58s] (I)      
[03/23 23:43:12     58s] (I)      ============  Phase 1e Route ============
[03/23 23:43:12     58s] (I)      Usage: 16292 = (7874 H, 8418 V) = (9.29% H, 4.96% V) = (2.835e+04um H, 3.030e+04um V)
[03/23 23:43:12     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.865120e+04um
[03/23 23:43:12     58s] (I)      
[03/23 23:43:12     58s] (I)      ============  Phase 1l Route ============
[03/23 23:43:12     58s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 23:43:12     58s] (I)      Layer  2:      83904     10937         0           0       83808    ( 0.00%) 
[03/23 23:43:12     58s] (I)      Layer  3:      83904      7952         0           0       83808    ( 0.00%) 
[03/23 23:43:12     58s] (I)      Layer  4:      83904      1165         0           0       83808    ( 0.00%) 
[03/23 23:43:12     58s] (I)      Total:        251712     20054         0           0      251424    ( 0.00%) 
[03/23 23:43:12     58s] (I)      
[03/23 23:43:12     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 23:43:12     58s] [NR-eGR]                        OverCon            
[03/23 23:43:12     58s] [NR-eGR]                         #Gcell     %Gcell
[03/23 23:43:12     58s] [NR-eGR]        Layer             (1-0)    OverCon
[03/23 23:43:12     58s] [NR-eGR] ----------------------------------------------
[03/23 23:43:12     58s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:12     58s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:12     58s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:12     58s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:12     58s] [NR-eGR] ----------------------------------------------
[03/23 23:43:12     58s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/23 23:43:12     58s] [NR-eGR] 
[03/23 23:43:12     58s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 2946.13 MB )
[03/23 23:43:12     58s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:43:12     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 23:43:12     58s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 2946.1M
[03/23 23:43:12     58s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.094, REAL:0.064, MEM:2946.1M, EPOCH TIME: 1679629392.307271
[03/23 23:43:12     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:2946.1M, EPOCH TIME: 1679629392.307362
[03/23 23:43:12     58s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:12     58s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 23:43:12     58s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:12     58s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 23:43:12     58s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:12     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 23:43:12     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 23:43:12     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:2946.1M, EPOCH TIME: 1679629392.311878
[03/23 23:43:12     58s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2946.1M, EPOCH TIME: 1679629392.312392
[03/23 23:43:12     58s] Starting Early Global Route wiring: mem = 2946.1M
[03/23 23:43:12     58s] (I)      ============= Track Assignment ============
[03/23 23:43:12     58s] (I)      Started Track Assignment (6T) ( Curr Mem: 2946.13 MB )
[03/23 23:43:12     58s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 23:43:12     58s] (I)      Run Multi-thread track assignment
[03/23 23:43:12     58s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2946.13 MB )
[03/23 23:43:12     58s] (I)      Started Export ( Curr Mem: 2946.13 MB )
[03/23 23:43:12     58s] [NR-eGR]             Length (um)   Vias 
[03/23 23:43:12     58s] [NR-eGR] -------------------------------
[03/23 23:43:12     58s] [NR-eGR]  M1  (1H)             0   9412 
[03/23 23:43:12     58s] [NR-eGR]  M2  (2V)         28100  13017 
[03/23 23:43:12     58s] [NR-eGR]  M3  (3H)         29302    387 
[03/23 23:43:12     58s] [NR-eGR]  M4  (4V)          4236      0 
[03/23 23:43:12     58s] [NR-eGR]  M5  (5H)             0      0 
[03/23 23:43:12     58s] [NR-eGR]  M6  (6V)             0      0 
[03/23 23:43:12     58s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 23:43:12     58s] [NR-eGR]  LM  (8V)             0      0 
[03/23 23:43:12     58s] [NR-eGR] -------------------------------
[03/23 23:43:12     58s] [NR-eGR]      Total        61638  22816 
[03/23 23:43:12     58s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:43:12     58s] [NR-eGR] Total half perimeter of net bounding box: 49855um
[03/23 23:43:12     58s] [NR-eGR] Total length: 61638um, number of vias: 22816
[03/23 23:43:12     58s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:43:12     58s] [NR-eGR] Total eGR-routed clock nets wire length: 4654um, number of vias: 1927
[03/23 23:43:12     58s] [NR-eGR] --------------------------------------------------------------------------
[03/23 23:43:12     58s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2946.13 MB )
[03/23 23:43:12     58s] Early Global Route wiring runtime: 0.04 seconds, mem = 2946.1M
[03/23 23:43:12     58s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.076, REAL:0.037, MEM:2946.1M, EPOCH TIME: 1679629392.349542
[03/23 23:43:12     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:43:12     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:43:12     58s] 0 delay mode for cte disabled.
[03/23 23:43:12     58s] SKP cleared!
[03/23 23:43:12     58s] 
[03/23 23:43:12     58s] *** Finished incrementalPlace (cpu=0:00:07.8, real=0:00:04.0)***
[03/23 23:43:12     58s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2690.1M, EPOCH TIME: 1679629392.366469
[03/23 23:43:12     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:12     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:12     58s] All LLGs are deleted
[03/23 23:43:12     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:12     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:12     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2690.1M, EPOCH TIME: 1679629392.366678
[03/23 23:43:12     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2690.1M, EPOCH TIME: 1679629392.366763
[03/23 23:43:12     58s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2688.1M, EPOCH TIME: 1679629392.368020
[03/23 23:43:12     58s] Start to check current routing status for nets...
[03/23 23:43:12     58s] All nets are already routed correctly.
[03/23 23:43:12     58s] End to check current routing status for nets (mem=2688.1M)
[03/23 23:43:12     58s] Extraction called for design 'PE_top' of instances=2603 and nets=2672 using extraction engine 'preRoute' .
[03/23 23:43:12     58s] PreRoute RC Extraction called for design PE_top.
[03/23 23:43:12     58s] RC Extraction called in multi-corner(1) mode.
[03/23 23:43:12     58s] RCMode: PreRoute
[03/23 23:43:12     58s]       RC Corner Indexes            0   
[03/23 23:43:12     58s] Capacitance Scaling Factor   : 1.00000 
[03/23 23:43:12     58s] Resistance Scaling Factor    : 1.00000 
[03/23 23:43:12     58s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 23:43:12     58s] Clock Res. Scaling Factor    : 1.00000 
[03/23 23:43:12     58s] Shrink Factor                : 1.00000
[03/23 23:43:12     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 23:43:12     58s] Using Quantus QRC technology file ...
[03/23 23:43:12     58s] 
[03/23 23:43:12     58s] Trim Metal Layers:
[03/23 23:43:12     58s] LayerId::1 widthSet size::1
[03/23 23:43:12     58s] LayerId::2 widthSet size::1
[03/23 23:43:12     58s] LayerId::3 widthSet size::1
[03/23 23:43:12     58s] LayerId::4 widthSet size::1
[03/23 23:43:12     58s] LayerId::5 widthSet size::1
[03/23 23:43:12     58s] LayerId::6 widthSet size::1
[03/23 23:43:12     58s] LayerId::7 widthSet size::1
[03/23 23:43:12     58s] LayerId::8 widthSet size::1
[03/23 23:43:12     58s] Updating RC grid for preRoute extraction ...
[03/23 23:43:12     58s] eee: pegSigSF::1.070000
[03/23 23:43:12     58s] Initializing multi-corner resistance tables ...
[03/23 23:43:12     58s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:12     58s] eee: l::2 avDens::0.132417 usedTrk::786.558557 availTrk::5940.000000 sigTrk::786.558557
[03/23 23:43:12     58s] eee: l::3 avDens::0.135283 usedTrk::815.756415 availTrk::6030.000000 sigTrk::815.756415
[03/23 23:43:12     58s] eee: l::4 avDens::0.026812 usedTrk::118.242306 availTrk::4410.000000 sigTrk::118.242306
[03/23 23:43:12     58s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:12     58s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:12     58s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:12     58s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:12     58s] {RT rc-typ 0 4 4 0}
[03/23 23:43:12     58s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.068721 aWlH=0.000000 lMod=0 pMax=0.809500 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 23:43:12     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2688.129M)
[03/23 23:43:12     58s] Compute RC Scale Done ...
[03/23 23:43:12     58s] **optDesign ... cpu = 0:00:20, real = 0:00:12, mem = 1934.2M, totSessionCpu=0:00:59 **
[03/23 23:43:12     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 23:43:12     58s] #################################################################################
[03/23 23:43:12     58s] # Design Stage: PreRoute
[03/23 23:43:12     58s] # Design Name: PE_top
[03/23 23:43:12     58s] # Design Mode: 130nm
[03/23 23:43:12     58s] # Analysis Mode: MMMC Non-OCV 
[03/23 23:43:12     58s] # Parasitics Mode: No SPEF/RCDB 
[03/23 23:43:12     58s] # Signoff Settings: SI Off 
[03/23 23:43:12     58s] #################################################################################
[03/23 23:43:12     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 2707.5M, InitMEM = 2706.5M)
[03/23 23:43:12     59s] Calculate delays in Single mode...
[03/23 23:43:12     59s] Start delay calculation (fullDC) (6 T). (MEM=2708.5)
[03/23 23:43:12     59s] End AAE Lib Interpolated Model. (MEM=2720.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 23:43:12     59s] Total number of fetched objects 2670
[03/23 23:43:12     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 23:43:12     59s] End delay calculation. (MEM=2956.64 CPU=0:00:00.3 REAL=0:00:00.0)
[03/23 23:43:12     59s] End delay calculation (fullDC). (MEM=2956.64 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 23:43:12     59s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2956.6M) ***
[03/23 23:43:12     59s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:04.2 (2.1), totSession cpu/real = 0:00:59.7/0:01:48.8 (0.5), mem = 2956.6M
[03/23 23:43:12     59s] 
[03/23 23:43:12     59s] =============================================================================================
[03/23 23:43:12     59s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[03/23 23:43:12     59s] =============================================================================================
[03/23 23:43:12     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:12     59s] ---------------------------------------------------------------------------------------------
[03/23 23:43:12     59s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:12     59s] [ ExtractRC              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 23:43:12     59s] [ TimingUpdate           ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.2    4.1
[03/23 23:43:12     59s] [ FullDelayCalc          ]      1   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.6    2.0
[03/23 23:43:12     59s] [ MISC                   ]          0:00:03.8  (  90.5 % )     0:00:03.8 /  0:00:07.9    2.1
[03/23 23:43:12     59s] ---------------------------------------------------------------------------------------------
[03/23 23:43:12     59s]  IncrReplace #1 TOTAL               0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:08.8    2.1
[03/23 23:43:12     59s] ---------------------------------------------------------------------------------------------
[03/23 23:43:12     59s] 
[03/23 23:43:13     59s] *** Timing NOT met, worst failing slack is 0.032
[03/23 23:43:13     59s] *** Check timing (0:00:00.0)
[03/23 23:43:13     59s] Activate preCTS OCP-based MLT
[03/23 23:43:13     59s] Deleting Lib Analyzer.
[03/23 23:43:13     59s] Begin: GigaOpt Optimization in WNS mode
[03/23 23:43:13     59s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 6 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/23 23:43:13     59s] Info: 1 clock net  excluded from IPO operation.
[03/23 23:43:13     59s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:59.8/0:01:48.9 (0.5), mem = 2988.6M
[03/23 23:43:13     59s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.7
[03/23 23:43:13     59s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:13     59s] ### Creating PhyDesignMc. totSessionCpu=0:00:59.8 mem=2988.6M
[03/23 23:43:13     59s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 23:43:13     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2988.6M, EPOCH TIME: 1679629393.103294
[03/23 23:43:13     59s] Processing tracks to init pin-track alignment.
[03/23 23:43:13     59s] z: 2, totalTracks: 1
[03/23 23:43:13     59s] z: 4, totalTracks: 1
[03/23 23:43:13     59s] z: 6, totalTracks: 1
[03/23 23:43:13     59s] z: 8, totalTracks: 1
[03/23 23:43:13     59s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:13     59s] All LLGs are deleted
[03/23 23:43:13     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:13     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:13     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2988.6M, EPOCH TIME: 1679629393.107155
[03/23 23:43:13     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2988.6M, EPOCH TIME: 1679629393.107440
[03/23 23:43:13     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2988.6M, EPOCH TIME: 1679629393.108222
[03/23 23:43:13     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:13     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:13     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3052.6M, EPOCH TIME: 1679629393.111591
[03/23 23:43:13     59s] Max number of tech site patterns supported in site array is 256.
[03/23 23:43:13     59s] Core basic site is IBM13SITE
[03/23 23:43:13     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3052.6M, EPOCH TIME: 1679629393.126017
[03/23 23:43:13     59s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 23:43:13     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 23:43:13     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3084.6M, EPOCH TIME: 1679629393.131042
[03/23 23:43:13     59s] Fast DP-INIT is on for default
[03/23 23:43:13     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 23:43:13     59s] Atter site array init, number of instance map data is 0.
[03/23 23:43:13     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.022, REAL:0.021, MEM:3084.6M, EPOCH TIME: 1679629393.132889
[03/23 23:43:13     59s] 
[03/23 23:43:13     59s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:13     59s] OPERPROF:     Starting CMU at level 3, MEM:3084.6M, EPOCH TIME: 1679629393.133742
[03/23 23:43:13     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3084.6M, EPOCH TIME: 1679629393.134226
[03/23 23:43:13     59s] 
[03/23 23:43:13     59s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:13     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.027, MEM:2988.6M, EPOCH TIME: 1679629393.135630
[03/23 23:43:13     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2988.6M, EPOCH TIME: 1679629393.135732
[03/23 23:43:13     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2988.6M, EPOCH TIME: 1679629393.139061
[03/23 23:43:13     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2988.6MB).
[03/23 23:43:13     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.036, MEM:2988.6M, EPOCH TIME: 1679629393.139710
[03/23 23:43:13     59s] TotalInstCnt at PhyDesignMc Initialization: 2603
[03/23 23:43:13     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:59.9 mem=2988.6M
[03/23 23:43:13     59s] ### Creating RouteCongInterface, started
[03/23 23:43:13     59s] 
[03/23 23:43:13     59s] Creating Lib Analyzer ...
[03/23 23:43:13     59s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 23:43:13     59s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 23:43:13     59s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 23:43:13     59s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 23:43:13     59s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 23:43:13     59s] 
[03/23 23:43:13     59s] {RT rc-typ 0 4 4 0}
[03/23 23:43:13     60s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=2988.6M
[03/23 23:43:13     60s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:01 mem=2988.6M
[03/23 23:43:13     60s] Creating Lib Analyzer, finished. 
[03/23 23:43:13     60s] 
[03/23 23:43:13     60s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/23 23:43:13     60s] 
[03/23 23:43:13     60s] #optDebug: {0, 1.000}
[03/23 23:43:13     60s] ### Creating RouteCongInterface, finished
[03/23 23:43:13     60s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=2988.6M
[03/23 23:43:13     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=2988.6M
[03/23 23:43:14     60s] *info: 1 clock net excluded
[03/23 23:43:14     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.400308.1
[03/23 23:43:14     60s] PathGroup :  reg2reg  TargetSlack : 0.0727 
[03/23 23:43:14     61s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:14     61s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:14     61s] ** GigaOpt Optimizer WNS Slack 0.032 TNS Slack 0.000 Density 30.45
[03/23 23:43:14     61s] Optimizer WNS Pass 0
[03/23 23:43:14     61s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.078|0.000|
|reg2reg   |0.032|0.000|
|HEPG      |0.032|0.000|
|All Paths |0.032|0.000|
+----------+-----+-----+

[03/23 23:43:14     61s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3143.0M, EPOCH TIME: 1679629394.159874
[03/23 23:43:14     61s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3143.0M, EPOCH TIME: 1679629394.159975
[03/23 23:43:14     61s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 23:43:14     61s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 23:43:14     61s] Active Path Group: reg2reg  
[03/23 23:43:14     61s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 23:43:14     61s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 23:43:14     61s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 23:43:14     61s] |   0.032|    0.032|   0.000|    0.000|   30.45%|   0:00:00.0| 3143.0M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 23:43:14     61s] |   0.046|    0.046|   0.000|    0.000|   30.46%|   0:00:00.0| 3181.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 23:43:14     61s] |   0.061|    0.061|   0.000|    0.000|   30.46%|   0:00:00.0| 3181.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 23:43:14     61s] |   0.073|    0.073|   0.000|    0.000|   30.48%|   0:00:00.0| 3181.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 23:43:14     61s] |   0.073|    0.073|   0.000|    0.000|   30.48%|   0:00:00.0| 3181.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 23:43:14     61s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3181.1M) ***
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=3181.1M) ***
[03/23 23:43:14     61s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.078|0.000|
|reg2reg   |0.073|0.000|
|HEPG      |0.073|0.000|
|All Paths |0.073|0.000|
+----------+-----+-----+

[03/23 23:43:14     61s] ** GigaOpt Optimizer WNS Slack 0.073 TNS Slack 0.000 Density 30.48
[03/23 23:43:14     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.400308.1
[03/23 23:43:14     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3181.1M, EPOCH TIME: 1679629394.345983
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2603).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:3181.1M, EPOCH TIME: 1679629394.354278
[03/23 23:43:14     61s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3181.1M, EPOCH TIME: 1679629394.355104
[03/23 23:43:14     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3181.1M, EPOCH TIME: 1679629394.355263
[03/23 23:43:14     61s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3181.1M, EPOCH TIME: 1679629394.359753
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:14     61s] OPERPROF:       Starting CMU at level 4, MEM:3245.1M, EPOCH TIME: 1679629394.382702
[03/23 23:43:14     61s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.000, MEM:3245.1M, EPOCH TIME: 1679629394.383202
[03/23 23:43:14     61s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.025, MEM:3181.1M, EPOCH TIME: 1679629394.384605
[03/23 23:43:14     61s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3181.1M, EPOCH TIME: 1679629394.384731
[03/23 23:43:14     61s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:3181.1M, EPOCH TIME: 1679629394.387527
[03/23 23:43:14     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.035, REAL:0.033, MEM:3181.1M, EPOCH TIME: 1679629394.388643
[03/23 23:43:14     61s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.034, MEM:3181.1M, EPOCH TIME: 1679629394.388751
[03/23 23:43:14     61s] TDRefine: refinePlace mode is spiral
[03/23 23:43:14     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.400308.3
[03/23 23:43:14     61s] OPERPROF: Starting RefinePlace at level 1, MEM:3181.1M, EPOCH TIME: 1679629394.388889
[03/23 23:43:14     61s] *** Starting refinePlace (0:01:01 mem=3181.1M) ***
[03/23 23:43:14     61s] Total net bbox length = 4.986e+04 (2.402e+04 2.584e+04) (ext = 3.662e+03)
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:14     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:43:14     61s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/23 23:43:14     61s] Type 'man IMPSP-5140' for more detail.
[03/23 23:43:14     61s] **WARN: (IMPSP-315):	Found 2603 instances insts with no PG Term connections.
[03/23 23:43:14     61s] Type 'man IMPSP-315' for more detail.
[03/23 23:43:14     61s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:14     61s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] Starting Small incrNP...
[03/23 23:43:14     61s] User Input Parameters:
[03/23 23:43:14     61s] - Congestion Driven    : Off
[03/23 23:43:14     61s] - Timing Driven        : Off
[03/23 23:43:14     61s] - Area-Violation Based : Off
[03/23 23:43:14     61s] - Start Rollback Level : -5
[03/23 23:43:14     61s] - Legalized            : On
[03/23 23:43:14     61s] - Window Based         : Off
[03/23 23:43:14     61s] - eDen incr mode       : Off
[03/23 23:43:14     61s] - Small incr mode      : On
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3181.1M, EPOCH TIME: 1679629394.398288
[03/23 23:43:14     61s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3181.1M, EPOCH TIME: 1679629394.399018
[03/23 23:43:14     61s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.004, REAL:0.004, MEM:3181.1M, EPOCH TIME: 1679629394.402852
[03/23 23:43:14     61s] default core: bins with density > 0.750 = 12.00 % ( 12 / 100 )
[03/23 23:43:14     61s] Density distribution unevenness ratio = 50.689%
[03/23 23:43:14     61s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.005, REAL:0.005, MEM:3181.1M, EPOCH TIME: 1679629394.403094
[03/23 23:43:14     61s] cost 0.786667, thresh 1.000000
[03/23 23:43:14     61s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3181.1M)
[03/23 23:43:14     61s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:43:14     61s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3181.1M, EPOCH TIME: 1679629394.403554
[03/23 23:43:14     61s] Starting refinePlace ...
[03/23 23:43:14     61s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:14     61s] One DDP V2 for no tweak run.
[03/23 23:43:14     61s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:14     61s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3245.1M, EPOCH TIME: 1679629394.417529
[03/23 23:43:14     61s] DDP initSite1 nrRow 93 nrJob 93
[03/23 23:43:14     61s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3245.1M, EPOCH TIME: 1679629394.417683
[03/23 23:43:14     61s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3245.1M, EPOCH TIME: 1679629394.417838
[03/23 23:43:14     61s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3245.1M, EPOCH TIME: 1679629394.417932
[03/23 23:43:14     61s] DDP markSite nrRow 93 nrJob 93
[03/23 23:43:14     61s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3245.1M, EPOCH TIME: 1679629394.418177
[03/23 23:43:14     61s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:3245.1M, EPOCH TIME: 1679629394.418257
[03/23 23:43:14     61s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 23:43:14     61s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3181.1MB) @(0:01:01 - 0:01:02).
[03/23 23:43:14     61s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:43:14     61s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/23 23:43:14     61s] Move report: legalization moves 5 insts, mean move: 0.96 um, max move: 1.60 um spiral
[03/23 23:43:14     61s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG448_S3): (69.80, 129.40) --> (71.40, 129.40)
[03/23 23:43:14     61s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 23:43:14     61s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:43:14     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3183.1MB) @(0:01:02 - 0:01:02).
[03/23 23:43:14     61s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 23:43:14     61s] Move report: Detail placement moves 5 insts, mean move: 0.96 um, max move: 1.60 um 
[03/23 23:43:14     61s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG448_S3): (69.80, 129.40) --> (71.40, 129.40)
[03/23 23:43:14     61s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3183.1MB
[03/23 23:43:14     61s] Statistics of distance of Instance movement in refine placement:
[03/23 23:43:14     61s]   maximum (X+Y) =         1.60 um
[03/23 23:43:14     61s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG448_S3) with max move: (69.8, 129.4) -> (71.4, 129.4)
[03/23 23:43:14     61s]   mean    (X+Y) =         0.96 um
[03/23 23:43:14     61s] Summary Report:
[03/23 23:43:14     61s] Instances move: 5 (out of 2603 movable)
[03/23 23:43:14     61s] Instances flipped: 0
[03/23 23:43:14     61s] Mean displacement: 0.96 um
[03/23 23:43:14     61s] Max displacement: 1.60 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG448_S3) (69.8, 129.4) -> (71.4, 129.4)
[03/23 23:43:14     61s] 	Length: 17 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX1TR
[03/23 23:43:14     61s] Total instances moved : 5
[03/23 23:43:14     61s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.128, REAL:0.078, MEM:3183.1M, EPOCH TIME: 1679629394.481671
[03/23 23:43:14     61s] Total net bbox length = 4.986e+04 (2.402e+04 2.584e+04) (ext = 3.662e+03)
[03/23 23:43:14     61s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3183.1MB
[03/23 23:43:14     61s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3183.1MB) @(0:01:01 - 0:01:02).
[03/23 23:43:14     61s] *** Finished refinePlace (0:01:02 mem=3183.1M) ***
[03/23 23:43:14     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.400308.3
[03/23 23:43:14     61s] OPERPROF: Finished RefinePlace at level 1, CPU:0.145, REAL:0.094, MEM:3183.1M, EPOCH TIME: 1679629394.482846
[03/23 23:43:14     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3183.1M, EPOCH TIME: 1679629394.496057
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2603).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3183.1M, EPOCH TIME: 1679629394.502361
[03/23 23:43:14     61s] *** maximum move = 1.60 um ***
[03/23 23:43:14     61s] *** Finished re-routing un-routed nets (3183.1M) ***
[03/23 23:43:14     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:3183.1M, EPOCH TIME: 1679629394.510189
[03/23 23:43:14     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3183.1M, EPOCH TIME: 1679629394.514799
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:14     61s] OPERPROF:     Starting CMU at level 3, MEM:3247.1M, EPOCH TIME: 1679629394.531363
[03/23 23:43:14     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3247.1M, EPOCH TIME: 1679629394.531783
[03/23 23:43:14     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3183.1M, EPOCH TIME: 1679629394.532692
[03/23 23:43:14     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3183.1M, EPOCH TIME: 1679629394.532773
[03/23 23:43:14     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3183.1M, EPOCH TIME: 1679629394.534919
[03/23 23:43:14     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.025, MEM:3183.1M, EPOCH TIME: 1679629394.535449
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3183.1M) ***
[03/23 23:43:14     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.400308.1
[03/23 23:43:14     61s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:14     61s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:14     61s] ** GigaOpt Optimizer WNS Slack 0.073 TNS Slack 0.000 Density 30.48
[03/23 23:43:14     61s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.078|0.000|
|reg2reg   |0.073|0.000|
|HEPG      |0.073|0.000|
|All Paths |0.073|0.000|
+----------+-----+-----+

[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=3183.1M) ***
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.400308.1
[03/23 23:43:14     61s] Total-nets :: 2670, Stn-nets :: 0, ratio :: 0 %, Total-len 61637.6, Stn-len 0
[03/23 23:43:14     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3023.3M, EPOCH TIME: 1679629394.574895
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.011, MEM:2770.1M, EPOCH TIME: 1679629394.586233
[03/23 23:43:14     61s] TotalInstCnt at PhyDesignMc Destruction: 2603
[03/23 23:43:14     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.7
[03/23 23:43:14     61s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.5 (1.3), totSession cpu/real = 0:01:01.7/0:01:50.4 (0.6), mem = 2770.1M
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] =============================================================================================
[03/23 23:43:14     61s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 23:43:14     61s] =============================================================================================
[03/23 23:43:14     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:14     61s] ---------------------------------------------------------------------------------------------
[03/23 23:43:14     61s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 23:43:14     61s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  43.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 23:43:14     61s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 23:43:14     61s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 23:43:14     61s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ TransformInit          ]      1   0:00:00.3  (  18.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 23:43:14     61s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.2    1.8
[03/23 23:43:14     61s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 23:43:14     61s] [ OptGetWeight           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ OptEval                ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    3.6
[03/23 23:43:14     61s] [ OptCommit              ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ IncrDelayCalc          ]     13   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:14     61s] [ RefinePlace            ]      1   0:00:00.2  (  13.4 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 23:43:14     61s] [ TimingUpdate           ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    4.1
[03/23 23:43:14     61s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 23:43:14     61s] [ MISC                   ]          0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.3    2.0
[03/23 23:43:14     61s] ---------------------------------------------------------------------------------------------
[03/23 23:43:14     61s]  WnsOpt #1 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.9    1.3
[03/23 23:43:14     61s] ---------------------------------------------------------------------------------------------
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] End: GigaOpt Optimization in WNS mode
[03/23 23:43:14     61s] Deactivate preCTS OCP-based MLT
[03/23 23:43:14     61s] Activate preCTS path group based MLT
[03/23 23:43:14     61s] Deactivate preCTS path group based MLT
[03/23 23:43:14     61s] *** Timing Is met
[03/23 23:43:14     61s] *** Check timing (0:00:00.0)
[03/23 23:43:14     61s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 23:43:14     61s] Info: 1 clock net  excluded from IPO operation.
[03/23 23:43:14     61s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=2770.1M
[03/23 23:43:14     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=2770.1M
[03/23 23:43:14     61s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 23:43:14     61s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:14     61s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=3046.7M
[03/23 23:43:14     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:3046.7M, EPOCH TIME: 1679629394.623989
[03/23 23:43:14     61s] Processing tracks to init pin-track alignment.
[03/23 23:43:14     61s] z: 2, totalTracks: 1
[03/23 23:43:14     61s] z: 4, totalTracks: 1
[03/23 23:43:14     61s] z: 6, totalTracks: 1
[03/23 23:43:14     61s] z: 8, totalTracks: 1
[03/23 23:43:14     61s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:14     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3046.7M, EPOCH TIME: 1679629394.628644
[03/23 23:43:14     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:14     61s] OPERPROF:     Starting CMU at level 3, MEM:3126.7M, EPOCH TIME: 1679629394.652379
[03/23 23:43:14     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3126.7M, EPOCH TIME: 1679629394.652881
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:14     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.025, MEM:3062.7M, EPOCH TIME: 1679629394.654002
[03/23 23:43:14     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3062.7M, EPOCH TIME: 1679629394.654108
[03/23 23:43:14     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3062.7M, EPOCH TIME: 1679629394.656567
[03/23 23:43:14     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3062.7MB).
[03/23 23:43:14     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.033, MEM:3062.7M, EPOCH TIME: 1679629394.657077
[03/23 23:43:14     61s] TotalInstCnt at PhyDesignMc Initialization: 2603
[03/23 23:43:14     61s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=3062.7M
[03/23 23:43:14     61s] Begin: Area Reclaim Optimization
[03/23 23:43:14     61s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:01.8/0:01:50.4 (0.6), mem = 3062.7M
[03/23 23:43:14     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.8
[03/23 23:43:14     61s] ### Creating RouteCongInterface, started
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 23:43:14     61s] 
[03/23 23:43:14     61s] #optDebug: {0, 1.000}
[03/23 23:43:14     61s] ### Creating RouteCongInterface, finished
[03/23 23:43:14     61s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=3062.7M
[03/23 23:43:14     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=3062.7M
[03/23 23:43:15     62s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3062.7M, EPOCH TIME: 1679629395.030934
[03/23 23:43:15     62s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3062.7M, EPOCH TIME: 1679629395.031097
[03/23 23:43:15     62s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:15     62s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:15     62s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 30.48
[03/23 23:43:15     62s] +---------+---------+--------+--------+------------+--------+
[03/23 23:43:15     62s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 23:43:15     62s] +---------+---------+--------+--------+------------+--------+
[03/23 23:43:15     62s] |   30.48%|        -|   0.050|   0.000|   0:00:00.0| 3062.7M|
[03/23 23:43:15     62s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 23:43:15     62s] |   30.48%|        0|   0.050|   0.000|   0:00:00.0| 3065.7M|
[03/23 23:43:15     62s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:15     62s] |   30.45%|        7|   0.050|   0.000|   0:00:00.0| 3219.0M|
[03/23 23:43:15     62s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:15     62s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:15     62s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:15     63s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:15     63s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:15     63s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:15     63s] |   30.11%|      104|   0.050|   0.000|   0:00:00.0| 3232.0M|
[03/23 23:43:15     63s] |   30.08%|        7|   0.050|   0.000|   0:00:00.0| 3232.0M|
[03/23 23:43:15     63s] |   30.08%|        0|   0.050|   0.000|   0:00:00.0| 3232.0M|
[03/23 23:43:15     63s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 23:43:15     63s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 23:43:15     63s] |   30.08%|        0|   0.050|   0.000|   0:00:00.0| 3232.0M|
[03/23 23:43:15     63s] +---------+---------+--------+--------+------------+--------+
[03/23 23:43:15     63s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 30.08
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 0 Resize = 108 **
[03/23 23:43:15     63s] --------------------------------------------------------------
[03/23 23:43:15     63s] |                                   | Total     | Sequential |
[03/23 23:43:15     63s] --------------------------------------------------------------
[03/23 23:43:15     63s] | Num insts resized                 |     104  |      11    |
[03/23 23:43:15     63s] | Num insts undone                  |       3  |       0    |
[03/23 23:43:15     63s] | Num insts Downsized               |     104  |      11    |
[03/23 23:43:15     63s] | Num insts Samesized               |       0  |       0    |
[03/23 23:43:15     63s] | Num insts Upsized                 |       0  |       0    |
[03/23 23:43:15     63s] | Num multiple commits+uncommits    |       4  |       -    |
[03/23 23:43:15     63s] --------------------------------------------------------------
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] Number of times islegalLocAvaiable called = 194 skipped = 0, called in commitmove = 111, skipped in commitmove = 0
[03/23 23:43:15     63s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
[03/23 23:43:15     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3232.0M, EPOCH TIME: 1679629395.597997
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2596).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3232.0M, EPOCH TIME: 1679629395.603643
[03/23 23:43:15     63s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3232.0M, EPOCH TIME: 1679629395.605269
[03/23 23:43:15     63s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3232.0M, EPOCH TIME: 1679629395.605448
[03/23 23:43:15     63s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3232.0M, EPOCH TIME: 1679629395.609872
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:15     63s] OPERPROF:       Starting CMU at level 4, MEM:3296.0M, EPOCH TIME: 1679629395.627115
[03/23 23:43:15     63s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3328.0M, EPOCH TIME: 1679629395.628313
[03/23 23:43:15     63s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.021, REAL:0.019, MEM:3232.0M, EPOCH TIME: 1679629395.629203
[03/23 23:43:15     63s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3232.0M, EPOCH TIME: 1679629395.629282
[03/23 23:43:15     63s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3232.0M, EPOCH TIME: 1679629395.631575
[03/23 23:43:15     63s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3232.0M, EPOCH TIME: 1679629395.632041
[03/23 23:43:15     63s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3232.0M, EPOCH TIME: 1679629395.632153
[03/23 23:43:15     63s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.027, MEM:3232.0M, EPOCH TIME: 1679629395.632251
[03/23 23:43:15     63s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.027, MEM:3232.0M, EPOCH TIME: 1679629395.632323
[03/23 23:43:15     63s] TDRefine: refinePlace mode is spiral
[03/23 23:43:15     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.400308.4
[03/23 23:43:15     63s] OPERPROF: Starting RefinePlace at level 1, MEM:3232.0M, EPOCH TIME: 1679629395.632428
[03/23 23:43:15     63s] *** Starting refinePlace (0:01:04 mem=3232.0M) ***
[03/23 23:43:15     63s] Total net bbox length = 4.988e+04 (2.406e+04 2.582e+04) (ext = 3.679e+03)
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:15     63s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:43:15     63s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/23 23:43:15     63s] Type 'man IMPSP-5140' for more detail.
[03/23 23:43:15     63s] **WARN: (IMPSP-315):	Found 2596 instances insts with no PG Term connections.
[03/23 23:43:15     63s] Type 'man IMPSP-315' for more detail.
[03/23 23:43:15     63s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:15     63s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:15     63s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3232.0M, EPOCH TIME: 1679629395.638309
[03/23 23:43:15     63s] Starting refinePlace ...
[03/23 23:43:15     63s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:15     63s] One DDP V2 for no tweak run.
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/23 23:43:15     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 23:43:15     63s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:43:15     63s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:43:15     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3232.0MB) @(0:01:04 - 0:01:04).
[03/23 23:43:15     63s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 23:43:15     63s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:43:15     63s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3232.0MB
[03/23 23:43:15     63s] Statistics of distance of Instance movement in refine placement:
[03/23 23:43:15     63s]   maximum (X+Y) =         0.00 um
[03/23 23:43:15     63s]   mean    (X+Y) =         0.00 um
[03/23 23:43:15     63s] Summary Report:
[03/23 23:43:15     63s] Instances move: 0 (out of 2596 movable)
[03/23 23:43:15     63s] Instances flipped: 0
[03/23 23:43:15     63s] Mean displacement: 0.00 um
[03/23 23:43:15     63s] Max displacement: 0.00 um 
[03/23 23:43:15     63s] Total instances moved : 0
[03/23 23:43:15     63s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.093, REAL:0.079, MEM:3232.0M, EPOCH TIME: 1679629395.717576
[03/23 23:43:15     63s] Total net bbox length = 4.988e+04 (2.406e+04 2.582e+04) (ext = 3.679e+03)
[03/23 23:43:15     63s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3232.0MB
[03/23 23:43:15     63s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3232.0MB) @(0:01:04 - 0:01:04).
[03/23 23:43:15     63s] *** Finished refinePlace (0:01:04 mem=3232.0M) ***
[03/23 23:43:15     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.400308.4
[03/23 23:43:15     63s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.087, MEM:3232.0M, EPOCH TIME: 1679629395.719124
[03/23 23:43:15     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3232.0M, EPOCH TIME: 1679629395.731245
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2596).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3232.0M, EPOCH TIME: 1679629395.735413
[03/23 23:43:15     63s] *** maximum move = 0.00 um ***
[03/23 23:43:15     63s] *** Finished re-routing un-routed nets (3232.0M) ***
[03/23 23:43:15     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:3232.0M, EPOCH TIME: 1679629395.743592
[03/23 23:43:15     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3232.0M, EPOCH TIME: 1679629395.747661
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:15     63s] OPERPROF:     Starting CMU at level 3, MEM:3296.0M, EPOCH TIME: 1679629395.768187
[03/23 23:43:15     63s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3296.0M, EPOCH TIME: 1679629395.768716
[03/23 23:43:15     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:3232.0M, EPOCH TIME: 1679629395.769762
[03/23 23:43:15     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3232.0M, EPOCH TIME: 1679629395.769857
[03/23 23:43:15     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3232.0M, EPOCH TIME: 1679629395.772242
[03/23 23:43:15     63s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3232.0M, EPOCH TIME: 1679629395.772930
[03/23 23:43:15     63s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3232.0M, EPOCH TIME: 1679629395.773072
[03/23 23:43:15     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:3232.0M, EPOCH TIME: 1679629395.773224
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3232.0M) ***
[03/23 23:43:15     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.8
[03/23 23:43:15     63s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.1 (1.7), totSession cpu/real = 0:01:03.7/0:01:51.6 (0.6), mem = 3232.0M
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] =============================================================================================
[03/23 23:43:15     63s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[03/23 23:43:15     63s] =============================================================================================
[03/23 23:43:15     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:15     63s] ---------------------------------------------------------------------------------------------
[03/23 23:43:15     63s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 23:43:15     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:15     63s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:15     63s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:15     63s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:15     63s] [ OptimizationStep       ]      1   0:00:00.0  (   4.0 % )     0:00:00.5 /  0:00:01.3    2.4
[03/23 23:43:15     63s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.1 % )     0:00:00.5 /  0:00:01.2    2.4
[03/23 23:43:15     63s] [ OptGetWeight           ]     66   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:15     63s] [ OptEval                ]     66   0:00:00.1  (  10.5 % )     0:00:00.1 /  0:00:00.5    3.8
[03/23 23:43:15     63s] [ OptCommit              ]     66   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 23:43:15     63s] [ PostCommitDelayUpdate  ]     68   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.4    2.7
[03/23 23:43:15     63s] [ IncrDelayCalc          ]    114   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.3    3.5
[03/23 23:43:15     63s] [ RefinePlace            ]      1   0:00:00.2  (  16.7 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 23:43:15     63s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:15     63s] [ IncrTimingUpdate       ]     24   0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:00.3    1.7
[03/23 23:43:15     63s] [ MISC                   ]          0:00:00.4  (  31.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 23:43:15     63s] ---------------------------------------------------------------------------------------------
[03/23 23:43:15     63s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.9    1.7
[03/23 23:43:15     63s] ---------------------------------------------------------------------------------------------
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3072.1M, EPOCH TIME: 1679629395.791911
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2797.9M, EPOCH TIME: 1679629395.798758
[03/23 23:43:15     63s] TotalInstCnt at PhyDesignMc Destruction: 2596
[03/23 23:43:15     63s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2797.88M, totSessionCpu=0:01:04).
[03/23 23:43:15     63s] **INFO: Flow update: Design timing is met.
[03/23 23:43:15     63s] Begin: GigaOpt postEco DRV Optimization
[03/23 23:43:15     63s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_len -max_fanout
[03/23 23:43:15     63s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:03.8/0:01:51.6 (0.6), mem = 2797.9M
[03/23 23:43:15     63s] Info: 1 clock net  excluded from IPO operation.
[03/23 23:43:15     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.400308.9
[03/23 23:43:15     63s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 23:43:15     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=2797.9M
[03/23 23:43:15     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:2797.9M, EPOCH TIME: 1679629395.845271
[03/23 23:43:15     63s] Processing tracks to init pin-track alignment.
[03/23 23:43:15     63s] z: 2, totalTracks: 1
[03/23 23:43:15     63s] z: 4, totalTracks: 1
[03/23 23:43:15     63s] z: 6, totalTracks: 1
[03/23 23:43:15     63s] z: 8, totalTracks: 1
[03/23 23:43:15     63s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:15     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2797.9M, EPOCH TIME: 1679629395.848771
[03/23 23:43:15     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:15     63s] OPERPROF:     Starting CMU at level 3, MEM:2862.6M, EPOCH TIME: 1679629395.867699
[03/23 23:43:15     63s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2862.6M, EPOCH TIME: 1679629395.868244
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:15     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2798.6M, EPOCH TIME: 1679629395.869562
[03/23 23:43:15     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2798.6M, EPOCH TIME: 1679629395.869674
[03/23 23:43:15     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2798.6M, EPOCH TIME: 1679629395.872697
[03/23 23:43:15     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2798.6MB).
[03/23 23:43:15     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.028, MEM:2798.6M, EPOCH TIME: 1679629395.873533
[03/23 23:43:15     63s] TotalInstCnt at PhyDesignMc Initialization: 2596
[03/23 23:43:15     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=2798.6M
[03/23 23:43:15     63s] ### Creating RouteCongInterface, started
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 23:43:15     63s] 
[03/23 23:43:15     63s] #optDebug: {0, 1.000}
[03/23 23:43:15     63s] ### Creating RouteCongInterface, finished
[03/23 23:43:15     63s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=2798.6M
[03/23 23:43:15     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=2798.6M
[03/23 23:43:16     64s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 23:43:16     64s] [GPS-DRV] maxDensity (design): 0.95
[03/23 23:43:16     64s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 23:43:16     64s] [GPS-DRV] All active and enabled setup views
[03/23 23:43:16     64s] [GPS-DRV]     setupAnalysis
[03/23 23:43:16     64s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 23:43:16     64s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 23:43:16     64s] [GPS-DRV] maxFanoutLoad on
[03/23 23:43:16     64s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 23:43:16     64s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 23:43:16     64s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 23:43:16     64s] [GPS-DRV] timing-driven DRV settings
[03/23 23:43:16     64s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 23:43:16     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3090.5M, EPOCH TIME: 1679629396.183657
[03/23 23:43:16     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3090.5M, EPOCH TIME: 1679629396.183792
[03/23 23:43:16     64s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:16     64s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:16     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 23:43:16     64s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 23:43:16     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 23:43:16     64s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 23:43:16     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 23:43:16     64s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 23:43:16     64s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 23:43:16     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 23:43:16     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.08%|          |         |
[03/23 23:43:16     64s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 23:43:16     64s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 23:43:16     64s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 23:43:16     64s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.08%| 0:00:00.0|  3090.5M|
[03/23 23:43:16     64s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3090.5M) ***
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] Total-nets :: 2663, Stn-nets :: 7, ratio :: 0.262861 %, Total-len 61595.2, Stn-len 851.2
[03/23 23:43:16     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2930.7M, EPOCH TIME: 1679629396.221500
[03/23 23:43:16     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2596).
[03/23 23:43:16     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:16     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:16     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:16     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:2798.4M, EPOCH TIME: 1679629396.226543
[03/23 23:43:16     64s] TotalInstCnt at PhyDesignMc Destruction: 2596
[03/23 23:43:16     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.400308.9
[03/23 23:43:16     64s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:01:04.2/0:01:52.0 (0.6), mem = 2798.4M
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] =============================================================================================
[03/23 23:43:16     64s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.14-s109_1
[03/23 23:43:16     64s] =============================================================================================
[03/23 23:43:16     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:16     64s] ---------------------------------------------------------------------------------------------
[03/23 23:43:16     64s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 23:43:16     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:16     64s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 23:43:16     64s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:16     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:16     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:16     64s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.1
[03/23 23:43:16     64s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    3.9
[03/23 23:43:16     64s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:16     64s] [ MISC                   ]          0:00:00.3  (  77.4 % )     0:00:00.3 /  0:00:00.4    1.2
[03/23 23:43:16     64s] ---------------------------------------------------------------------------------------------
[03/23 23:43:16     64s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.2
[03/23 23:43:16     64s] ---------------------------------------------------------------------------------------------
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] End: GigaOpt postEco DRV Optimization
[03/23 23:43:16     64s] **INFO: Flow update: Design timing is met.
[03/23 23:43:16     64s] Running refinePlace -preserveRouting true -hardFence false
[03/23 23:43:16     64s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2798.4M, EPOCH TIME: 1679629396.231493
[03/23 23:43:16     64s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2798.4M, EPOCH TIME: 1679629396.231591
[03/23 23:43:16     64s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2798.4M, EPOCH TIME: 1679629396.231733
[03/23 23:43:16     64s] Processing tracks to init pin-track alignment.
[03/23 23:43:16     64s] z: 2, totalTracks: 1
[03/23 23:43:16     64s] z: 4, totalTracks: 1
[03/23 23:43:16     64s] z: 6, totalTracks: 1
[03/23 23:43:16     64s] z: 8, totalTracks: 1
[03/23 23:43:16     64s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:16     64s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2798.4M, EPOCH TIME: 1679629396.236176
[03/23 23:43:16     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:16     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:16     64s] OPERPROF:         Starting CMU at level 5, MEM:2863.2M, EPOCH TIME: 1679629396.259878
[03/23 23:43:16     64s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2863.2M, EPOCH TIME: 1679629396.260433
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 23:43:16     64s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.025, MEM:2799.2M, EPOCH TIME: 1679629396.261666
[03/23 23:43:16     64s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2799.2M, EPOCH TIME: 1679629396.261793
[03/23 23:43:16     64s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:2799.2M, EPOCH TIME: 1679629396.264774
[03/23 23:43:16     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2799.2MB).
[03/23 23:43:16     64s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.034, MEM:2799.2M, EPOCH TIME: 1679629396.265648
[03/23 23:43:16     64s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.034, MEM:2799.2M, EPOCH TIME: 1679629396.265741
[03/23 23:43:16     64s] TDRefine: refinePlace mode is spiral
[03/23 23:43:16     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.400308.5
[03/23 23:43:16     64s] OPERPROF:   Starting RefinePlace at level 2, MEM:2799.2M, EPOCH TIME: 1679629396.265882
[03/23 23:43:16     64s] *** Starting refinePlace (0:01:04 mem=2799.2M) ***
[03/23 23:43:16     64s] Total net bbox length = 4.988e+04 (2.406e+04 2.582e+04) (ext = 3.679e+03)
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:16     64s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[03/23 23:43:16     64s] Type 'man IMPSP-5140' for more detail.
[03/23 23:43:16     64s] **WARN: (IMPSP-315):	Found 2596 instances insts with no PG Term connections.
[03/23 23:43:16     64s] Type 'man IMPSP-315' for more detail.
[03/23 23:43:16     64s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:16     64s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] Starting Small incrNP...
[03/23 23:43:16     64s] User Input Parameters:
[03/23 23:43:16     64s] - Congestion Driven    : Off
[03/23 23:43:16     64s] - Timing Driven        : Off
[03/23 23:43:16     64s] - Area-Violation Based : Off
[03/23 23:43:16     64s] - Start Rollback Level : -5
[03/23 23:43:16     64s] - Legalized            : On
[03/23 23:43:16     64s] - Window Based         : Off
[03/23 23:43:16     64s] - eDen incr mode       : Off
[03/23 23:43:16     64s] - Small incr mode      : On
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2799.2M, EPOCH TIME: 1679629396.273702
[03/23 23:43:16     64s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2799.2M, EPOCH TIME: 1679629396.274327
[03/23 23:43:16     64s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.005, REAL:0.010, MEM:2799.2M, EPOCH TIME: 1679629396.284513
[03/23 23:43:16     64s] default core: bins with density > 0.750 =  9.00 % ( 9 / 100 )
[03/23 23:43:16     64s] Density distribution unevenness ratio = 50.657%
[03/23 23:43:16     64s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.006, REAL:0.011, MEM:2799.2M, EPOCH TIME: 1679629396.284755
[03/23 23:43:16     64s] cost 0.777778, thresh 1.000000
[03/23 23:43:16     64s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2799.2M)
[03/23 23:43:16     64s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:43:16     64s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2799.2M, EPOCH TIME: 1679629396.285192
[03/23 23:43:16     64s] Starting refinePlace ...
[03/23 23:43:16     64s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:16     64s] One DDP V2 for no tweak run.
[03/23 23:43:16     64s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:16     64s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2863.2M, EPOCH TIME: 1679629396.298971
[03/23 23:43:16     64s] DDP initSite1 nrRow 93 nrJob 93
[03/23 23:43:16     64s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2863.2M, EPOCH TIME: 1679629396.299109
[03/23 23:43:16     64s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2863.2M, EPOCH TIME: 1679629396.299237
[03/23 23:43:16     64s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2863.2M, EPOCH TIME: 1679629396.299335
[03/23 23:43:16     64s] DDP markSite nrRow 93 nrJob 93
[03/23 23:43:16     64s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:2863.2M, EPOCH TIME: 1679629396.299588
[03/23 23:43:16     64s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2863.2M, EPOCH TIME: 1679629396.299664
[03/23 23:43:16     64s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 23:43:16     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2799.2MB) @(0:01:04 - 0:01:04).
[03/23 23:43:16     64s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:43:16     64s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/23 23:43:16     64s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 23:43:16     64s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 23:43:16     64s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 23:43:16     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2799.2MB) @(0:01:04 - 0:01:04).
[03/23 23:43:16     64s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 23:43:16     64s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 23:43:16     64s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2799.2MB
[03/23 23:43:16     64s] Statistics of distance of Instance movement in refine placement:
[03/23 23:43:16     64s]   maximum (X+Y) =         0.00 um
[03/23 23:43:16     64s]   mean    (X+Y) =         0.00 um
[03/23 23:43:16     64s] Summary Report:
[03/23 23:43:16     64s] Instances move: 0 (out of 2596 movable)
[03/23 23:43:16     64s] Instances flipped: 0
[03/23 23:43:16     64s] Mean displacement: 0.00 um
[03/23 23:43:16     64s] Max displacement: 0.00 um 
[03/23 23:43:16     64s] Total instances moved : 0
[03/23 23:43:16     64s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.115, REAL:0.068, MEM:2799.2M, EPOCH TIME: 1679629396.352831
[03/23 23:43:16     64s] Total net bbox length = 4.988e+04 (2.406e+04 2.582e+04) (ext = 3.679e+03)
[03/23 23:43:16     64s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2799.2MB
[03/23 23:43:16     64s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2799.2MB) @(0:01:04 - 0:01:04).
[03/23 23:43:16     64s] *** Finished refinePlace (0:01:04 mem=2799.2M) ***
[03/23 23:43:16     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.400308.5
[03/23 23:43:16     64s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.131, REAL:0.089, MEM:2799.2M, EPOCH TIME: 1679629396.354428
[03/23 23:43:16     64s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2799.2M, EPOCH TIME: 1679629396.354501
[03/23 23:43:16     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2596).
[03/23 23:43:16     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:16     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:16     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:16     64s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:2799.2M, EPOCH TIME: 1679629396.359605
[03/23 23:43:16     64s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.174, REAL:0.128, MEM:2799.2M, EPOCH TIME: 1679629396.359768
[03/23 23:43:16     64s] **INFO: Flow update: Design timing is met.
[03/23 23:43:16     64s] **INFO: Flow update: Design timing is met.
[03/23 23:43:16     64s] **INFO: Flow update: Design timing is met.
[03/23 23:43:16     64s] Register exp ratio and priority group on 0 nets on 2663 nets : 
[03/23 23:43:16     64s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 23:43:16     64s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] Active setup views:
[03/23 23:43:16     64s]  setupAnalysis
[03/23 23:43:16     64s]   Dominating endpoints: 0
[03/23 23:43:16     64s]   Dominating TNS: -0.000
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] Extraction called for design 'PE_top' of instances=2596 and nets=2665 using extraction engine 'preRoute' .
[03/23 23:43:16     64s] PreRoute RC Extraction called for design PE_top.
[03/23 23:43:16     64s] RC Extraction called in multi-corner(1) mode.
[03/23 23:43:16     64s] RCMode: PreRoute
[03/23 23:43:16     64s]       RC Corner Indexes            0   
[03/23 23:43:16     64s] Capacitance Scaling Factor   : 1.00000 
[03/23 23:43:16     64s] Resistance Scaling Factor    : 1.00000 
[03/23 23:43:16     64s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 23:43:16     64s] Clock Res. Scaling Factor    : 1.00000 
[03/23 23:43:16     64s] Shrink Factor                : 1.00000
[03/23 23:43:16     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 23:43:16     64s] Using Quantus QRC technology file ...
[03/23 23:43:16     64s] RC Grid backup saved.
[03/23 23:43:16     64s] 
[03/23 23:43:16     64s] Trim Metal Layers:
[03/23 23:43:16     64s] LayerId::1 widthSet size::1
[03/23 23:43:16     64s] LayerId::2 widthSet size::1
[03/23 23:43:16     64s] LayerId::3 widthSet size::1
[03/23 23:43:16     64s] LayerId::4 widthSet size::1
[03/23 23:43:16     64s] LayerId::5 widthSet size::1
[03/23 23:43:16     64s] LayerId::6 widthSet size::1
[03/23 23:43:16     64s] LayerId::7 widthSet size::1
[03/23 23:43:16     64s] LayerId::8 widthSet size::1
[03/23 23:43:16     64s] Skipped RC grid update for preRoute extraction.
[03/23 23:43:16     64s] eee: pegSigSF::1.070000
[03/23 23:43:16     64s] Initializing multi-corner resistance tables ...
[03/23 23:43:16     64s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:16     64s] eee: l::2 avDens::0.132417 usedTrk::786.558557 availTrk::5940.000000 sigTrk::786.558557
[03/23 23:43:16     64s] eee: l::3 avDens::0.135283 usedTrk::815.756415 availTrk::6030.000000 sigTrk::815.756415
[03/23 23:43:16     64s] eee: l::4 avDens::0.026812 usedTrk::118.242306 availTrk::4410.000000 sigTrk::118.242306
[03/23 23:43:16     64s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:16     64s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:16     64s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:16     64s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:43:16     64s] {RT rc-typ 0 4 4 0}
[03/23 23:43:16     64s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809500 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 23:43:16     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2727.191M)
[03/23 23:43:16     64s] Skewing Data Summary (End_of_FINAL)
[03/23 23:43:16     64s] --------------------------------------------------
[03/23 23:43:16     64s]  Total skewed count:0
[03/23 23:43:16     64s] --------------------------------------------------
[03/23 23:43:16     64s] Starting delay calculation for Setup views
[03/23 23:43:16     64s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 23:43:16     64s] #################################################################################
[03/23 23:43:16     64s] # Design Stage: PreRoute
[03/23 23:43:16     64s] # Design Name: PE_top
[03/23 23:43:16     64s] # Design Mode: 130nm
[03/23 23:43:16     64s] # Analysis Mode: MMMC Non-OCV 
[03/23 23:43:16     64s] # Parasitics Mode: No SPEF/RCDB 
[03/23 23:43:16     64s] # Signoff Settings: SI Off 
[03/23 23:43:16     64s] #################################################################################
[03/23 23:43:16     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 2776.7M, InitMEM = 2776.7M)
[03/23 23:43:16     64s] Calculate delays in Single mode...
[03/23 23:43:16     64s] Start delay calculation (fullDC) (6 T). (MEM=2776.71)
[03/23 23:43:16     65s] End AAE Lib Interpolated Model. (MEM=2788.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 23:43:16     65s] Total number of fetched objects 2663
[03/23 23:43:16     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 23:43:16     65s] End delay calculation. (MEM=3022.34 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 23:43:16     65s] End delay calculation (fullDC). (MEM=3022.34 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 23:43:16     65s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3022.3M) ***
[03/23 23:43:17     65s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:06 mem=3022.3M)
[03/23 23:43:17     65s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:43:17     65s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:43:17     65s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3022.34 MB )
[03/23 23:43:17     65s] (I)      ================== Layers ==================
[03/23 23:43:17     65s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:17     65s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 23:43:17     65s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:17     65s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 23:43:17     65s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 23:43:17     65s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 23:43:17     65s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 23:43:17     65s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 23:43:17     65s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 23:43:17     65s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 23:43:17     65s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 23:43:17     65s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 23:43:17     65s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 23:43:17     65s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 23:43:17     65s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 23:43:17     65s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 23:43:17     65s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 23:43:17     65s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 23:43:17     65s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 23:43:17     65s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:17     65s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 23:43:17     65s] (I)      +-----+----+------+-------+--------+-------+
[03/23 23:43:17     65s] (I)      Started Import and model ( Curr Mem: 3022.34 MB )
[03/23 23:43:17     65s] (I)      Default pattern map key = PE_top_default.
[03/23 23:43:17     65s] (I)      == Non-default Options ==
[03/23 23:43:17     65s] (I)      Build term to term wires                           : false
[03/23 23:43:17     65s] (I)      Maximum routing layer                              : 4
[03/23 23:43:17     65s] (I)      Number of threads                                  : 6
[03/23 23:43:17     65s] (I)      Method to set GCell size                           : row
[03/23 23:43:17     65s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[03/23 23:43:17     65s] (I)      Use row-based GCell size
[03/23 23:43:17     65s] (I)      Use row-based GCell align
[03/23 23:43:17     65s] (I)      layer 0 area = 89000
[03/23 23:43:17     65s] (I)      layer 1 area = 120000
[03/23 23:43:17     65s] (I)      layer 2 area = 120000
[03/23 23:43:17     65s] (I)      layer 3 area = 120000
[03/23 23:43:17     65s] (I)      GCell unit size   : 3600
[03/23 23:43:17     65s] (I)      GCell multiplier  : 1
[03/23 23:43:17     65s] (I)      GCell row height  : 3600
[03/23 23:43:17     65s] (I)      Actual row height : 3600
[03/23 23:43:17     65s] (I)      GCell align ref   : 7000 7000
[03/23 23:43:17     65s] [NR-eGR] Track table information for default rule: 
[03/23 23:43:17     65s] [NR-eGR] M1 has single uniform track structure
[03/23 23:43:17     65s] [NR-eGR] M2 has single uniform track structure
[03/23 23:43:17     65s] [NR-eGR] M3 has single uniform track structure
[03/23 23:43:17     65s] [NR-eGR] M4 has single uniform track structure
[03/23 23:43:17     65s] [NR-eGR] M5 has single uniform track structure
[03/23 23:43:17     65s] [NR-eGR] M6 has single uniform track structure
[03/23 23:43:17     65s] [NR-eGR] MQ has single uniform track structure
[03/23 23:43:17     65s] [NR-eGR] LM has single uniform track structure
[03/23 23:43:17     65s] (I)      ============== Default via ===============
[03/23 23:43:17     65s] (I)      +---+------------------+-----------------+
[03/23 23:43:17     65s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 23:43:17     65s] (I)      +---+------------------+-----------------+
[03/23 23:43:17     65s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 23:43:17     65s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 23:43:17     65s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 23:43:17     65s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 23:43:17     65s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 23:43:17     65s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 23:43:17     65s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 23:43:17     65s] (I)      +---+------------------+-----------------+
[03/23 23:43:17     65s] [NR-eGR] Read 0 PG shapes
[03/23 23:43:17     65s] [NR-eGR] Read 0 clock shapes
[03/23 23:43:17     65s] [NR-eGR] Read 0 other shapes
[03/23 23:43:17     65s] [NR-eGR] #Routing Blockages  : 0
[03/23 23:43:17     65s] [NR-eGR] #Instance Blockages : 0
[03/23 23:43:17     65s] [NR-eGR] #PG Blockages       : 0
[03/23 23:43:17     65s] [NR-eGR] #Halo Blockages     : 0
[03/23 23:43:17     65s] [NR-eGR] #Boundary Blockages : 0
[03/23 23:43:17     65s] [NR-eGR] #Clock Blockages    : 0
[03/23 23:43:17     65s] [NR-eGR] #Other Blockages    : 0
[03/23 23:43:17     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 23:43:17     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 23:43:17     65s] [NR-eGR] Read 2663 nets ( ignored 0 )
[03/23 23:43:17     65s] (I)      early_global_route_priority property id does not exist.
[03/23 23:43:17     65s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[03/23 23:43:17     65s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[03/23 23:43:17     65s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/23 23:43:17     65s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[03/23 23:43:17     65s] (I)      Number of ignored nets                =      0
[03/23 23:43:17     65s] (I)      Number of connected nets              =      0
[03/23 23:43:17     65s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 23:43:17     65s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 23:43:17     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 23:43:17     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 23:43:17     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 23:43:17     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 23:43:17     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 23:43:17     65s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 23:43:17     65s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 23:43:17     65s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 23:43:17     65s] (I)      Ndr track 0 does not exist
[03/23 23:43:17     65s] (I)      ---------------------Grid Graph Info--------------------
[03/23 23:43:17     65s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/23 23:43:17     65s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/23 23:43:17     65s] (I)      Site width          :   400  (dbu)
[03/23 23:43:17     65s] (I)      Row height          :  3600  (dbu)
[03/23 23:43:17     65s] (I)      GCell row height    :  3600  (dbu)
[03/23 23:43:17     65s] (I)      GCell width         :  3600  (dbu)
[03/23 23:43:17     65s] (I)      GCell height        :  3600  (dbu)
[03/23 23:43:17     65s] (I)      Grid                :    97    97     4
[03/23 23:43:17     65s] (I)      Layer numbers       :     1     2     3     4
[03/23 23:43:17     65s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 23:43:17     65s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 23:43:17     65s] (I)      Default wire width  :   160   200   200   200
[03/23 23:43:17     65s] (I)      Default wire space  :   160   200   200   200
[03/23 23:43:17     65s] (I)      Default wire pitch  :   320   400   400   400
[03/23 23:43:17     65s] (I)      Default pitch size  :   320   400   400   400
[03/23 23:43:17     65s] (I)      First track coord   :   400   400   400   400
[03/23 23:43:17     65s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 23:43:17     65s] (I)      Total num of tracks :   874   874   874   874
[03/23 23:43:17     65s] (I)      Num of masks        :     1     1     1     1
[03/23 23:43:17     65s] (I)      Num of trim masks   :     0     0     0     0
[03/23 23:43:17     65s] (I)      --------------------------------------------------------
[03/23 23:43:17     65s] 
[03/23 23:43:17     65s] [NR-eGR] ============ Routing rule table ============
[03/23 23:43:17     65s] [NR-eGR] Rule id: 0  Nets: 2663
[03/23 23:43:17     65s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 23:43:17     65s] (I)                    Layer    2    3    4 
[03/23 23:43:17     65s] (I)                    Pitch  400  400  400 
[03/23 23:43:17     65s] (I)             #Used tracks    1    1    1 
[03/23 23:43:17     65s] (I)       #Fully used tracks    1    1    1 
[03/23 23:43:17     65s] [NR-eGR] ========================================
[03/23 23:43:17     65s] [NR-eGR] 
[03/23 23:43:17     65s] (I)      =============== Blocked Tracks ===============
[03/23 23:43:17     65s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:17     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 23:43:17     65s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:17     65s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 23:43:17     65s] (I)      |     2 |       0 |        0 |         0.00% |
[03/23 23:43:17     65s] (I)      |     3 |       0 |        0 |         0.00% |
[03/23 23:43:17     65s] (I)      |     4 |       0 |        0 |         0.00% |
[03/23 23:43:17     65s] (I)      +-------+---------+----------+---------------+
[03/23 23:43:17     65s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3022.34 MB )
[03/23 23:43:17     65s] (I)      Reset routing kernel
[03/23 23:43:17     65s] (I)      Started Global Routing ( Curr Mem: 3022.34 MB )
[03/23 23:43:17     65s] (I)      totalPins=9466  totalGlobalPin=8977 (94.83%)
[03/23 23:43:17     65s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:43:17     65s] [NR-eGR] Layer group 1: route 2663 net(s) in layer range [2, 4]
[03/23 23:43:17     65s] (I)      
[03/23 23:43:17     65s] (I)      ============  Phase 1a Route ============
[03/23 23:43:17     65s] (I)      Usage: 16297 = (7895 H, 8402 V) = (9.31% H, 4.96% V) = (2.842e+04um H, 3.025e+04um V)
[03/23 23:43:17     65s] (I)      
[03/23 23:43:17     65s] (I)      ============  Phase 1b Route ============
[03/23 23:43:17     65s] (I)      Usage: 16297 = (7895 H, 8402 V) = (9.31% H, 4.96% V) = (2.842e+04um H, 3.025e+04um V)
[03/23 23:43:17     65s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.866920e+04um
[03/23 23:43:17     65s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/23 23:43:17     65s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 23:43:17     65s] (I)      
[03/23 23:43:17     65s] (I)      ============  Phase 1c Route ============
[03/23 23:43:17     65s] (I)      Usage: 16297 = (7895 H, 8402 V) = (9.31% H, 4.96% V) = (2.842e+04um H, 3.025e+04um V)
[03/23 23:43:17     65s] (I)      
[03/23 23:43:17     65s] (I)      ============  Phase 1d Route ============
[03/23 23:43:17     65s] (I)      Usage: 16297 = (7895 H, 8402 V) = (9.31% H, 4.96% V) = (2.842e+04um H, 3.025e+04um V)
[03/23 23:43:17     65s] (I)      
[03/23 23:43:17     65s] (I)      ============  Phase 1e Route ============
[03/23 23:43:17     65s] (I)      Usage: 16297 = (7895 H, 8402 V) = (9.31% H, 4.96% V) = (2.842e+04um H, 3.025e+04um V)
[03/23 23:43:17     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.866920e+04um
[03/23 23:43:17     65s] (I)      
[03/23 23:43:17     65s] (I)      ============  Phase 1l Route ============
[03/23 23:43:17     65s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 23:43:17     65s] (I)      Layer  2:      83904     10933         0           0       83808    ( 0.00%) 
[03/23 23:43:17     65s] (I)      Layer  3:      83904      7972         0           0       83808    ( 0.00%) 
[03/23 23:43:17     65s] (I)      Layer  4:      83904      1147         0           0       83808    ( 0.00%) 
[03/23 23:43:17     65s] (I)      Total:        251712     20052         0           0      251424    ( 0.00%) 
[03/23 23:43:17     65s] (I)      
[03/23 23:43:17     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 23:43:17     65s] [NR-eGR]                        OverCon            
[03/23 23:43:17     65s] [NR-eGR]                         #Gcell     %Gcell
[03/23 23:43:17     65s] [NR-eGR]        Layer             (1-0)    OverCon
[03/23 23:43:17     65s] [NR-eGR] ----------------------------------------------
[03/23 23:43:17     65s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:17     65s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:17     65s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:17     65s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/23 23:43:17     65s] [NR-eGR] ----------------------------------------------
[03/23 23:43:17     65s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/23 23:43:17     65s] [NR-eGR] 
[03/23 23:43:17     65s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 3054.34 MB )
[03/23 23:43:17     65s] (I)      total 2D Cap : 254334 = (84778 H, 169556 V)
[03/23 23:43:17     65s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/23 23:43:17     65s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 3054.34 MB )
[03/23 23:43:17     65s] (I)      ==================================== Runtime Summary ====================================
[03/23 23:43:17     65s] (I)       Step                                        %      Start     Finish      Real       CPU 
[03/23 23:43:17     65s] (I)      -----------------------------------------------------------------------------------------
[03/23 23:43:17     65s] (I)       Early Global Route kernel             100.00%  19.30 sec  19.38 sec  0.07 sec  0.09 sec 
[03/23 23:43:17     65s] (I)       +-Import and model                     36.76%  19.31 sec  19.34 sec  0.03 sec  0.03 sec 
[03/23 23:43:17     65s] (I)       | +-Create place DB                    13.35%  19.31 sec  19.32 sec  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)       | | +-Import place data                13.09%  19.31 sec  19.32 sec  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)       | | | +-Read instances and placement    4.19%  19.31 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Read nets                       8.39%  19.32 sec  19.32 sec  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)       | +-Create route DB                    15.19%  19.32 sec  19.33 sec  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)       | | +-Import route data (6T)           14.35%  19.32 sec  19.33 sec  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.92%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | | +-Read routing blockages        0.01%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | | +-Read instance blockages       0.58%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | | +-Read PG blockages             0.12%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | | +-Read clock blockages          0.10%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | | +-Read other blockages          0.14%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | | +-Read halo blockages           0.04%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | | +-Read boundary cut boxes       0.00%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Read blackboxes                 0.07%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Read prerouted                  1.46%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Read unlegalized nets           0.36%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Read nets                       1.20%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Set up via pillars              0.06%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Initialize 3D grid graph        0.04%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Model blockage capacity         0.76%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | | +-Initialize 3D capacity        0.31%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | +-Read aux data                       0.01%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | +-Others data preparation             0.38%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | +-Create route kernel                 6.30%  19.33 sec  19.34 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       +-Global Routing                       48.93%  19.34 sec  19.38 sec  0.04 sec  0.06 sec 
[03/23 23:43:17     65s] (I)       | +-Initialization                      0.82%  19.34 sec  19.34 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | +-Net group 1                        43.21%  19.34 sec  19.37 sec  0.03 sec  0.05 sec 
[03/23 23:43:17     65s] (I)       | | +-Generate topology (6T)            3.46%  19.34 sec  19.34 sec  0.00 sec  0.01 sec 
[03/23 23:43:17     65s] (I)       | | +-Phase 1a                          9.67%  19.34 sec  19.35 sec  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)       | | | +-Pattern routing (6T)            7.93%  19.34 sec  19.35 sec  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)       | | | +-Add via demand to 2D            1.10%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | +-Phase 1b                          0.32%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | +-Phase 1c                          0.07%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | +-Phase 1d                          0.07%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | +-Phase 1e                          0.45%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | | +-Route legalization              0.01%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | | +-Phase 1l                         25.50%  19.35 sec  19.37 sec  0.02 sec  0.03 sec 
[03/23 23:43:17     65s] (I)       | | | +-Layer assignment (6T)          24.15%  19.35 sec  19.37 sec  0.02 sec  0.03 sec 
[03/23 23:43:17     65s] (I)       | +-Clean cong LA                       0.01%  19.37 sec  19.37 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       +-Export 3D cong map                    1.94%  19.38 sec  19.38 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)       | +-Export 2D cong map                  0.30%  19.38 sec  19.38 sec  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)      ==================== Summary by functions =====================
[03/23 23:43:17     65s] (I)       Lv  Step                                %      Real       CPU 
[03/23 23:43:17     65s] (I)      ---------------------------------------------------------------
[03/23 23:43:17     65s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.09 sec 
[03/23 23:43:17     65s] (I)        1  Global Routing                 48.93%  0.04 sec  0.06 sec 
[03/23 23:43:17     65s] (I)        1  Import and model               36.76%  0.03 sec  0.03 sec 
[03/23 23:43:17     65s] (I)        1  Export 3D cong map              1.94%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        2  Net group 1                    43.21%  0.03 sec  0.05 sec 
[03/23 23:43:17     65s] (I)        2  Create route DB                15.19%  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)        2  Create place DB                13.35%  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)        2  Create route kernel             6.30%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        2  Initialization                  0.82%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        2  Others data preparation         0.38%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        2  Export 2D cong map              0.30%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        3  Phase 1l                       25.50%  0.02 sec  0.03 sec 
[03/23 23:43:17     65s] (I)        3  Import route data (6T)         14.35%  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)        3  Import place data              13.09%  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)        3  Phase 1a                        9.67%  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)        3  Generate topology (6T)          3.46%  0.00 sec  0.01 sec 
[03/23 23:43:17     65s] (I)        3  Phase 1e                        0.45%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        3  Phase 1b                        0.32%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Layer assignment (6T)          24.15%  0.02 sec  0.03 sec 
[03/23 23:43:17     65s] (I)        4  Read nets                       9.59%  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)        4  Pattern routing (6T)            7.93%  0.01 sec  0.01 sec 
[03/23 23:43:17     65s] (I)        4  Read instances and placement    4.19%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Read blockages ( Layer 2-4 )    2.92%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Read prerouted                  1.46%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Add via demand to 2D            1.10%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Model blockage capacity         0.76%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Read unlegalized nets           0.36%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Read blackboxes                 0.07%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Set up via pillars              0.06%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        5  Read instance blockages         0.58%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        5  Initialize 3D capacity          0.31%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        5  Read other blockages            0.14%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        5  Read PG blockages               0.12%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        5  Read clock blockages            0.10%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        5  Read halo blockages             0.04%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[03/23 23:43:17     65s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 23:43:17     65s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 23:43:17     65s] OPERPROF: Starting HotSpotCal at level 1, MEM:3054.3M, EPOCH TIME: 1679629397.122067
[03/23 23:43:17     65s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:17     65s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 23:43:17     65s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:17     65s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 23:43:17     65s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:17     65s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 23:43:17     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 23:43:17     65s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.005, MEM:3054.3M, EPOCH TIME: 1679629397.127173
[03/23 23:43:17     65s] [hotspot] Hotspot report including placement blocked areas
[03/23 23:43:17     65s] OPERPROF: Starting HotSpotCal at level 1, MEM:3054.3M, EPOCH TIME: 1679629397.127516
[03/23 23:43:17     65s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:17     65s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 23:43:17     65s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:17     65s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 23:43:17     65s] [hotspot] +------------+---------------+---------------+
[03/23 23:43:17     65s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 23:43:17     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 23:43:17     65s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3054.3M, EPOCH TIME: 1679629397.131422
[03/23 23:43:17     65s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 23:43:17     65s] **optDesign ... cpu = 0:00:27, real = 0:00:17, mem = 2073.4M, totSessionCpu=0:01:06 **
[03/23 23:43:17     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2800.3M, EPOCH TIME: 1679629397.142656
[03/23 23:43:17     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:17     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:17     65s] 
[03/23 23:43:17     65s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:17     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:2800.3M, EPOCH TIME: 1679629397.165231
[03/23 23:43:17     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:17     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.055  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2799.8M, EPOCH TIME: 1679629399.484019
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:19     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:2801.3M, EPOCH TIME: 1679629399.502111
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] Density: 30.082%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2801.3M, EPOCH TIME: 1679629399.510290
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:19     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:2801.3M, EPOCH TIME: 1679629399.532386
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] **optDesign ... cpu = 0:00:28, real = 0:00:19, mem = 2072.8M, totSessionCpu=0:01:06 **
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] TimeStamp Deleting Cell Server Begin ...
[03/23 23:43:19     66s] Deleting Lib Analyzer.
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] TimeStamp Deleting Cell Server End ...
[03/23 23:43:19     66s] *** Finished optDesign ***
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:30.2 real=0:00:21.2)
[03/23 23:43:19     66s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/23 23:43:19     66s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.6 real=0:00:01.6)
[03/23 23:43:19     66s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.3 real=0:00:03.0)
[03/23 23:43:19     66s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:07.9 real=0:00:03.6)
[03/23 23:43:19     66s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.9 real=0:00:01.5)
[03/23 23:43:19     66s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.5)
[03/23 23:43:19     66s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 23:43:19     66s] clean pInstBBox. size 0
[03/23 23:43:19     66s] All LLGs are deleted
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2801.3M, EPOCH TIME: 1679629399.597797
[03/23 23:43:19     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2801.3M, EPOCH TIME: 1679629399.597910
[03/23 23:43:19     66s] Disable CTE adjustment.
[03/23 23:43:19     66s] Info: pop threads available for lower-level modules during optimization.
[03/23 23:43:19     66s] #optDebug: fT-D <X 1 0 0 0>
[03/23 23:43:19     66s] VSMManager cleared!
[03/23 23:43:19     66s] **place_opt_design ... cpu = 0:00:39, real = 0:00:26, mem = 2770.3M **
[03/23 23:43:19     66s] *** Finished GigaPlace ***
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] *** Summary of all messages that are not suppressed in this session:
[03/23 23:43:19     66s] Severity  ID               Count  Summary                                  
[03/23 23:43:19     66s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[03/23 23:43:19     66s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/23 23:43:19     66s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[03/23 23:43:19     66s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/23 23:43:19     66s] WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
[03/23 23:43:19     66s] *** Message Summary: 35 warning(s), 0 error(s)
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] *** place_opt_design #1 [finish] : cpu/real = 0:00:38.8/0:00:26.4 (1.5), totSession cpu/real = 0:01:06.3/0:01:55.4 (0.6), mem = 2770.3M
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] =============================================================================================
[03/23 23:43:19     66s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[03/23 23:43:19     66s] =============================================================================================
[03/23 23:43:19     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 23:43:19     66s] ---------------------------------------------------------------------------------------------
[03/23 23:43:19     66s] [ InitOpt                ]      1   0:00:01.6  (   5.9 % )     0:00:02.3 /  0:00:02.9    1.3
[03/23 23:43:19     66s] [ WnsOpt                 ]      1   0:00:01.3  (   4.7 % )     0:00:01.5 /  0:00:01.9    1.3
[03/23 23:43:19     66s] [ GlobalOpt              ]      1   0:00:01.6  (   6.1 % )     0:00:01.6 /  0:00:02.6    1.6
[03/23 23:43:19     66s] [ DrvOpt                 ]      3   0:00:01.9  (   7.1 % )     0:00:01.9 /  0:00:02.5    1.3
[03/23 23:43:19     66s] [ SimplifyNetlist        ]      1   0:00:01.1  (   4.3 % )     0:00:01.1 /  0:00:01.2    1.0
[03/23 23:43:19     66s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.7
[03/23 23:43:19     66s] [ AreaOpt                ]      2   0:00:02.7  (  10.2 % )     0:00:02.9 /  0:00:05.1    1.8
[03/23 23:43:19     66s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 23:43:19     66s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.6 % )     0:00:02.9 /  0:00:01.5    0.5
[03/23 23:43:19     66s] [ DrvReport              ]      2   0:00:02.1  (   8.0 % )     0:00:02.1 /  0:00:00.2    0.1
[03/23 23:43:19     66s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 23:43:19     66s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 23:43:19     66s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 23:43:19     66s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 23:43:19     66s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 23:43:19     66s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 23:43:19     66s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 23:43:19     66s] [ GlobalPlace            ]      1   0:00:06.7  (  25.5 % )     0:00:06.7 /  0:00:10.8    1.6
[03/23 23:43:19     66s] [ IncrReplace            ]      1   0:00:03.8  (  14.3 % )     0:00:04.2 /  0:00:08.8    2.1
[03/23 23:43:19     66s] [ RefinePlace            ]      3   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.7    1.3
[03/23 23:43:19     66s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 23:43:19     66s] [ ExtractRC              ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 23:43:19     66s] [ TimingUpdate           ]     32   0:00:00.5  (   2.0 % )     0:00:01.0 /  0:00:02.3    2.4
[03/23 23:43:19     66s] [ FullDelayCalc          ]      3   0:00:00.7  (   2.8 % )     0:00:00.7 /  0:00:01.9    2.6
[03/23 23:43:19     66s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 23:43:19     66s] [ GenerateReports        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 23:43:19     66s] [ MISC                   ]          0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 23:43:19     66s] ---------------------------------------------------------------------------------------------
[03/23 23:43:19     66s]  place_opt_design #1 TOTAL          0:00:26.4  ( 100.0 % )     0:00:26.4 /  0:00:38.8    1.5
[03/23 23:43:19     66s] ---------------------------------------------------------------------------------------------
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] <CMD> setDrawView place
[03/23 23:43:19     66s] <CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/placement_check.txt
[03/23 23:43:19     66s] OPERPROF: Starting checkPlace at level 1, MEM:2770.3M, EPOCH TIME: 1679629399.622956
[03/23 23:43:19     66s] Processing tracks to init pin-track alignment.
[03/23 23:43:19     66s] z: 2, totalTracks: 1
[03/23 23:43:19     66s] z: 4, totalTracks: 1
[03/23 23:43:19     66s] z: 6, totalTracks: 1
[03/23 23:43:19     66s] z: 8, totalTracks: 1
[03/23 23:43:19     66s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 23:43:19     66s] All LLGs are deleted
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2770.3M, EPOCH TIME: 1679629399.625675
[03/23 23:43:19     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2770.3M, EPOCH TIME: 1679629399.625886
[03/23 23:43:19     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2770.3M, EPOCH TIME: 1679629399.626008
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2834.3M, EPOCH TIME: 1679629399.631097
[03/23 23:43:19     66s] Max number of tech site patterns supported in site array is 256.
[03/23 23:43:19     66s] Core basic site is IBM13SITE
[03/23 23:43:19     66s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2834.3M, EPOCH TIME: 1679629399.645258
[03/23 23:43:19     66s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 23:43:19     66s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 23:43:19     66s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:2866.3M, EPOCH TIME: 1679629399.650495
[03/23 23:43:19     66s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/23 23:43:19     66s] SiteArray: use 479,232 bytes
[03/23 23:43:19     66s] SiteArray: current memory after site array memory allocation 2866.3M
[03/23 23:43:19     66s] SiteArray: FP blocked sites are writable
[03/23 23:43:19     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 23:43:19     66s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2834.3M, EPOCH TIME: 1679629399.656364
[03/23 23:43:19     66s] Process 0 wires and vias for routing blockage analysis
[03/23 23:43:19     66s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.005, REAL:0.005, MEM:2866.3M, EPOCH TIME: 1679629399.661283
[03/23 23:43:19     66s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/23 23:43:19     66s] Atter site array init, number of instance map data is 0.
[03/23 23:43:19     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.031, REAL:0.032, MEM:2866.3M, EPOCH TIME: 1679629399.662625
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 23:43:19     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.038, MEM:2770.3M, EPOCH TIME: 1679629399.664146
[03/23 23:43:19     66s] Begin checking placement ... (start mem=2770.3M, init mem=2770.3M)
[03/23 23:43:19     66s] Begin checking exclusive groups violation ...
[03/23 23:43:19     66s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 23:43:19     66s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] Running CheckPlace using 6 threads!...
[03/23 23:43:19     66s] 
[03/23 23:43:19     66s] ...checkPlace MT is done!
[03/23 23:43:19     66s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2770.3M, EPOCH TIME: 1679629399.686162
[03/23 23:43:19     66s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2770.3M, EPOCH TIME: 1679629399.688119
[03/23 23:43:19     66s] *info: Placed = 2596          
[03/23 23:43:19     66s] *info: Unplaced = 0           
[03/23 23:43:19     66s] Placement Density:30.08%(33840/112493)
[03/23 23:43:19     66s] Placement Density (including fixed std cells):30.08%(33840/112493)
[03/23 23:43:19     66s] All LLGs are deleted
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2596).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2770.3M, EPOCH TIME: 1679629399.691004
[03/23 23:43:19     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2770.3M, EPOCH TIME: 1679629399.691290
[03/23 23:43:19     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 23:43:19     66s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2770.3M)
[03/23 23:43:19     66s] OPERPROF: Finished checkPlace at level 1, CPU:0.085, REAL:0.069, MEM:2770.3M, EPOCH TIME: 1679629399.692411
[03/23 23:43:19     66s] invalid command name "myConnectStdCellsToPower"
[03/23 23:43:30     67s] <CMD> zoomBox -221.10200 -128.51300 416.98400 442.71000
[03/23 23:43:31     67s] <CMD> zoomBox -334.28800 -189.06900 548.87600 601.55100
[03/23 23:43:32     67s] <CMD> zoomBox -258.02500 -137.31300 492.66400 534.71400
[03/23 23:43:32     67s] <CMD> zoomBox -193.34800 -100.89500 444.73800 470.32800
[03/23 23:43:33     68s] <CMD> zoomBox -56.70000 -28.27200 335.16500 322.53100
[03/23 23:43:34     68s] <CMD> zoomBox -95.07900 -48.66900 365.94000 364.04100
[03/23 23:43:39     68s] <CMD> clearGlobalNets
[03/23 23:43:39     68s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 23:43:39     68s] 2596 new gnd-pin connections were made to global net 'VSS'.
[03/23 23:43:39     68s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 23:43:39     68s] 2596 new pwr-pin connections were made to global net 'VDD'.
[03/23 23:43:39     68s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 23:43:39     68s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 23:43:39     68s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M2 right M2} -rectangle 1
[03/23 23:43:39     68s] 
[03/23 23:43:39     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2780.4M)
[03/23 23:43:39     68s] Ring generation is complete.
[03/23 23:43:39     68s] vias are now being generated.
[03/23 23:43:39     68s] addRing created 8 wires.
[03/23 23:43:39     68s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 23:43:39     68s] +--------+----------------+----------------+
[03/23 23:43:39     68s] |  Layer |     Created    |     Deleted    |
[03/23 23:43:39     68s] +--------+----------------+----------------+
[03/23 23:43:39     68s] |   M2   |        4       |       NA       |
[03/23 23:43:39     68s] |   V2   |        8       |        0       |
[03/23 23:43:39     68s] |   M3   |        4       |       NA       |
[03/23 23:43:39     68s] +--------+----------------+----------------+
[03/23 23:43:39     68s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M4 right M4} -rectangle 1
[03/23 23:43:39     68s] 
[03/23 23:43:39     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2780.4M)
[03/23 23:43:39     68s] Ring generation is complete.
[03/23 23:43:39     68s] vias are now being generated.
[03/23 23:43:39     68s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (6.00, 345.40).
[03/23 23:43:39     68s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (344.00, 4.00) (346.00, 345.40).
[03/23 23:43:39     68s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (3.00, 348.40).
[03/23 23:43:39     68s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (347.00, 1.00) (349.00, 348.40).
[03/23 23:43:39     68s] addRing created 4 wires.
[03/23 23:43:39     68s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 23:43:39     68s] +--------+----------------+----------------+
[03/23 23:43:39     68s] |  Layer |     Created    |     Deleted    |
[03/23 23:43:39     68s] +--------+----------------+----------------+
[03/23 23:43:39     68s] |   V3   |        8       |        0       |
[03/23 23:43:39     68s] |   M4   |        4       |       NA       |
[03/23 23:43:39     68s] +--------+----------------+----------------+
[03/23 23:43:39     68s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 23:43:39     68s] #% Begin save design ... (date=03/23 23:43:39, mem=2036.8M)
[03/23 23:43:39     68s] % Begin Save ccopt configuration ... (date=03/23 23:43:39, mem=2036.8M)
[03/23 23:43:39     68s] % End Save ccopt configuration ... (date=03/23 23:43:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2036.8M, current mem=2036.8M)
[03/23 23:43:39     68s] % Begin Save netlist data ... (date=03/23 23:43:39, mem=2036.8M)
[03/23 23:43:39     68s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:43:39     68s] % End Save netlist data ... (date=03/23 23:43:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2038.1M, current mem=2038.1M)
[03/23 23:43:39     68s] Saving symbol-table file in separate thread ...
[03/23 23:43:39     68s] Saving congestion map file in separate thread ...
[03/23 23:43:39     68s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:43:39     69s] % Begin Save AAE data ... (date=03/23 23:43:39, mem=2038.1M)
[03/23 23:43:39     69s] Saving AAE Data ...
[03/23 23:43:39     69s] % End Save AAE data ... (date=03/23 23:43:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2038.1M, current mem=2038.1M)
[03/23 23:43:39     69s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:43:39     69s] Saving mode setting ...
[03/23 23:43:39     69s] Saving global file ...
[03/23 23:43:40     69s] Saving Drc markers ...
[03/23 23:43:40     69s] ... No Drc file written since there is no markers found.
[03/23 23:43:40     69s] % Begin Save routing data ... (date=03/23 23:43:40, mem=2038.6M)
[03/23 23:43:40     69s] Saving route file ...
[03/23 23:43:40     69s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2774.0M) ***
[03/23 23:43:40     69s] % End Save routing data ... (date=03/23 23:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2038.6M, current mem=2038.6M)
[03/23 23:43:40     69s] Saving special route data file in separate thread ...
[03/23 23:43:40     69s] Saving PG file in separate thread ...
[03/23 23:43:40     69s] Saving placement file in separate thread ...
[03/23 23:43:40     69s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:43:40     69s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:43:40     69s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:43:40     69s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2788.0M) ***
[03/23 23:43:40     69s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:43:40 2023)
[03/23 23:43:40     69s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2788.0M) ***
[03/23 23:43:40     69s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:43:40     69s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:43:41     69s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 23:43:41     69s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2788.0M) ***
[03/23 23:43:41     69s] Saving rc congestion map db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 23:43:41     69s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:43:41     69s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 23:43:41     69s] Checksum of RCGrid density data::96
[03/23 23:43:41     69s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:43:41     69s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:43:41     69s] % Begin Save power constraints data ... (date=03/23 23:43:41, mem=2039.1M)
[03/23 23:43:41     69s] % End Save power constraints data ... (date=03/23 23:43:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2039.1M, current mem=2039.1M)
[03/23 23:43:41     69s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 23:43:42     69s] #% End save design ... (date=03/23 23:43:41, total cpu=0:00:00.7, real=0:00:03.0, peak res=2039.5M, current mem=2039.5M)
[03/23 23:43:42     69s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:43:42     69s] 
[03/23 23:43:42     69s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 23:43:42     69s] #% Begin sroute (date=03/23 23:43:42, mem=2039.5M)
[03/23 23:43:42     69s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 23:43:42     69s] *** Begin SPECIAL ROUTE on Thu Mar 23 23:43:42 2023 ***
[03/23 23:43:42     69s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 23:43:42     69s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.00Ghz)
[03/23 23:43:42     69s] 
[03/23 23:43:42     69s] Begin option processing ...
[03/23 23:43:42     69s] srouteConnectPowerBump set to false
[03/23 23:43:42     69s] routeSelectNet set to "VSS VDD"
[03/23 23:43:42     69s] routeSpecial set to true
[03/23 23:43:42     69s] srouteBottomLayerLimit set to 1
[03/23 23:43:42     69s] srouteConnectBlockPin set to false
[03/23 23:43:42     69s] srouteConnectConverterPin set to false
[03/23 23:43:42     69s] srouteConnectPadPin set to false
[03/23 23:43:42     69s] srouteConnectStripe set to false
[03/23 23:43:42     69s] srouteCrossoverViaTopLayer set to 1
[03/23 23:43:42     69s] srouteFollowCorePinEnd set to 3
[03/23 23:43:42     69s] srouteFollowPadPin set to false
[03/23 23:43:42     69s] sroutePadPinAllPorts set to true
[03/23 23:43:42     69s] sroutePreserveExistingRoutes set to true
[03/23 23:43:42     69s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 23:43:42     69s] srouteStraightConnections set to "straightWithChanges"
[03/23 23:43:42     69s] srouteTopLayerLimit set to 1
[03/23 23:43:42     69s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 72.00 megs.
[03/23 23:43:42     69s] 
[03/23 23:43:42     69s] Reading DB technology information...
[03/23 23:43:42     69s] Finished reading DB technology information.
[03/23 23:43:42     69s] Reading floorplan and netlist information...
[03/23 23:43:42     69s] Finished reading floorplan and netlist information.
[03/23 23:43:42     69s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 23:43:42     69s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 23:43:42     69s] Read in 535 macros, 84 used
[03/23 23:43:42     69s] Read in 2596 components
[03/23 23:43:42     69s]   2596 core components: 0 unplaced, 2596 placed, 0 fixed
[03/23 23:43:42     69s] Read in 68 physical pins
[03/23 23:43:42     69s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 23:43:42     69s] Read in 68 nets
[03/23 23:43:42     69s] Read in 2 special nets, 2 routed
[03/23 23:43:42     69s] Read in 5260 terminals
[03/23 23:43:42     69s] 2 nets selected.
[03/23 23:43:42     69s] 
[03/23 23:43:42     69s] Begin power routing ...
[03/23 23:43:42     69s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 23:43:42     69s] CPU time for VDD FollowPin 0 seconds
[03/23 23:43:42     69s] CPU time for VSS FollowPin 0 seconds
[03/23 23:43:42     69s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 345.400) on layer M2 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 23:43:42     69s]   Number of Core ports routed: 0  open: 188
[03/23 23:43:42     69s]   Number of Followpin connections: 94
[03/23 23:43:42     69s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 74.00 megs.
[03/23 23:43:42     69s] 
[03/23 23:43:42     69s] 
[03/23 23:43:42     69s] 
[03/23 23:43:42     69s]  Begin updating DB with routing results ...
[03/23 23:43:42     69s]  Updating DB with 68 io pins ...
[03/23 23:43:42     69s]  Updating DB with 0 via definition ...
[03/23 23:43:42     69s] sroute created 94 wires.
[03/23 23:43:42     69s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 23:43:42     69s] +--------+----------------+----------------+
[03/23 23:43:42     69s] |  Layer |     Created    |     Deleted    |
[03/23 23:43:42     69s] +--------+----------------+----------------+
[03/23 23:43:42     69s] |   M1   |       94       |       NA       |
[03/23 23:43:42     69s] +--------+----------------+----------------+
[03/23 23:43:42     69s] #% End sroute (date=03/23 23:43:42, total cpu=0:00:00.3, real=0:00:00.0, peak res=2051.4M, current mem=2051.4M)
[03/23 23:43:42     69s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 23:43:42     69s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 23:43:42     69s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 2 -spacing 2 -set_to_set_distance 30 -start 22 -stop 328
[03/23 23:43:42     69s] #% Begin addStripe (date=03/23 23:43:42, mem=2051.4M)
[03/23 23:43:42     69s] 
[03/23 23:43:42     69s] Initialize fgc environment(mem: 2787.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'PLACEDFE_OFC42_reset' instance was increased to (88.199997 61.000000) (90.199997 64.879997) because the VDD pin (88.290001 62.910000) (88.570000 64.879997) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'PLACEDFE_OFC41_reset' instance was increased to (9.800000 61.000000) (11.400000 64.879997) because the VDD pin (9.980000 62.910000) (10.260000 64.879997) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/PLACEDFE_OFC52_reset' instance was increased to (187.800003 233.800003) (191.000000 237.679993) because the VDD pin (190.380005 235.710007) (190.660004 237.679993) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/PLACEDFE_OFC48_reset' instance was increased to (191.800003 140.199997) (196.199997 144.080002) because the VDD pin (195.809998 142.130005) (195.970001 144.080002) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/PLACEDFE_OFC44_reset' instance was increased to (151.399994 133.000000) (155.000000 136.880005) because the VDD pin (154.509995 134.919998) (154.729996 136.880005) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/PLACEDFE_OFC43_reset' instance was increased to (18.600000 64.599998) (19.799999 68.480003) because the VSS pin (18.600000 67.919998) (19.250000 68.480003) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U6' instance was increased to (99.400002 133.000000) (101.400002 136.880005) because the VDD pin (100.360001 136.320007) (101.400002 136.880005) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U7' instance was increased to (83.800003 133.000000) (85.800003 136.880005) because the VDD pin (84.760002 136.320007) (85.800003 136.880005) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U8' instance was increased to (86.599998 133.000000) (88.599998 136.880005) because the VDD pin (87.559998 136.320007) (88.599998 136.880005) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U9' instance was increased to (69.000000 291.399994) (71.000000 295.279999) because the VDD pin (69.000000 294.720001) (70.040001 295.279999) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U10' instance was increased to (76.599998 291.399994) (78.599998 295.279999) because the VDD pin (76.599998 294.720001) (77.639999 295.279999) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U11' instance was increased to (79.400002 291.399994) (81.400002 295.279999) because the VDD pin (79.400002 294.720001) (80.440002 295.279999) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U12' instance was increased to (65.000000 298.600006) (67.000000 302.480011) because the VDD pin (65.000000 301.920013) (66.040001 302.480011) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U13' instance was increased to (74.199997 298.600006) (76.199997 302.480011) because the VDD pin (74.199997 301.920013) (75.239998 302.480011) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/U14' instance was increased to (82.199997 298.600006) (84.199997 302.480011) because the VDD pin (83.160004 301.920013) (84.199997 302.480011) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/genblk1_0__buffer_mult0/U4' instance was increased to (7.400000 53.799999) (9.400000 57.680000) because the VDD pin (8.360000 57.119999) (9.400000 57.680000) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/genblk1_0__buffer_mult0/U5' instance was increased to (7.400000 57.400002) (9.400000 61.279999) because the VSS pin (8.200000 60.660000) (9.280000 61.279999) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/genblk1_0__buffer_mult0/U6' instance was increased to (18.200001 68.199997) (20.200001 72.080002) because the VDD pin (19.160000 71.519997) (20.200001 72.080002) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/genblk1_0__buffer_mult0/U7' instance was increased to (18.200001 71.800003) (20.200001 75.680000) because the VSS pin (19.000000 75.059998) (20.080000 75.680000) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (IMPPP-133):	The block boundary of the 'buff_mult_arr0/genblk1_0__buffer_mult0/U8' instance was increased to (18.200001 82.599998) (20.200001 86.480003) because the VDD pin (19.160000 85.919998) (20.200001 86.480003) on layer M1 was outside the original block boundary.
[03/23 23:43:42     69s] Type 'man IMPPP-133' for more detail.
[03/23 23:43:42     69s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[03/23 23:43:42     69s] To increase the message display limit, refer to the product command reference manual.
[03/23 23:43:42     69s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Starting stripe generation ...
[03/23 23:43:42     69s] Non-Default Mode Option Settings :
[03/23 23:43:42     69s]   NONE
[03/23 23:43:42     69s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 23:43:42     69s] Type 'man IMPPP-4055' for more detail.
[03/23 23:43:42     69s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2787.3M)
[03/23 23:43:42     69s] Stripe generation is complete.
[03/23 23:43:42     69s] vias are now being generated.
[03/23 23:43:42     69s] addStripe created 22 wires.
[03/23 23:43:42     69s] ViaGen created 3146 vias, deleted 0 via to avoid violation.
[03/23 23:43:42     69s] +--------+----------------+----------------+
[03/23 23:43:42     69s] |  Layer |     Created    |     Deleted    |
[03/23 23:43:42     69s] +--------+----------------+----------------+
[03/23 23:43:42     69s] |   V1   |      1034      |        0       |
[03/23 23:43:42     69s] |   V2   |      1034      |        0       |
[03/23 23:43:42     69s] |   V3   |      1078      |        0       |
[03/23 23:43:42     69s] |   M4   |       22       |       NA       |
[03/23 23:43:42     69s] +--------+----------------+----------------+
[03/23 23:43:42     69s] #% End addStripe (date=03/23 23:43:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2052.9M, current mem=2052.9M)
[03/23 23:43:42     69s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 23:43:42     70s] #% Begin save design ... (date=03/23 23:43:42, mem=2052.9M)
[03/23 23:43:42     70s] % Begin Save ccopt configuration ... (date=03/23 23:43:42, mem=2052.9M)
[03/23 23:43:42     70s] % End Save ccopt configuration ... (date=03/23 23:43:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2052.9M, current mem=2052.9M)
[03/23 23:43:42     70s] % Begin Save netlist data ... (date=03/23 23:43:42, mem=2052.9M)
[03/23 23:43:42     70s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:43:42     70s] % End Save netlist data ... (date=03/23 23:43:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.0M, current mem=2053.0M)
[03/23 23:43:42     70s] Saving symbol-table file in separate thread ...
[03/23 23:43:42     70s] Saving congestion map file in separate thread ...
[03/23 23:43:42     70s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:43:42     70s] % Begin Save AAE data ... (date=03/23 23:43:42, mem=2053.0M)
[03/23 23:43:42     70s] Saving AAE Data ...
[03/23 23:43:42     70s] % End Save AAE data ... (date=03/23 23:43:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.0M, current mem=2053.0M)
[03/23 23:43:43     70s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:43:43     70s] Saving mode setting ...
[03/23 23:43:43     70s] Saving global file ...
[03/23 23:43:43     70s] Saving Drc markers ...
[03/23 23:43:43     70s] ... 188 markers are saved ...
[03/23 23:43:43     70s] ... 0 geometry drc markers are saved ...
[03/23 23:43:43     70s] ... 0 antenna drc markers are saved ...
[03/23 23:43:43     70s] % Begin Save routing data ... (date=03/23 23:43:43, mem=2053.3M)
[03/23 23:43:43     70s] Saving route file ...
[03/23 23:43:43     70s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2788.9M) ***
[03/23 23:43:43     70s] % End Save routing data ... (date=03/23 23:43:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.3M, current mem=2053.3M)
[03/23 23:43:43     70s] Saving special route data file in separate thread ...
[03/23 23:43:43     70s] Saving PG file in separate thread ...
[03/23 23:43:43     70s] Saving placement file in separate thread ...
[03/23 23:43:43     70s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:43:43     70s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:43:43     70s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:43:43     70s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:43:43 2023)
[03/23 23:43:43     70s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2818.9M) ***
[03/23 23:43:44     70s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2818.9M) ***
[03/23 23:43:44     70s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:43:44     70s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:43:44     70s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 23:43:44     70s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2810.9M) ***
[03/23 23:43:44     70s] Saving rc congestion map db/PE_top_power_grid.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 23:43:44     70s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:43:44     70s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 23:43:44     70s] Checksum of RCGrid density data::96
[03/23 23:43:44     70s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:43:44     70s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:43:44     70s] % Begin Save power constraints data ... (date=03/23 23:43:44, mem=2053.4M)
[03/23 23:43:45     70s] % End Save power constraints data ... (date=03/23 23:43:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=2053.4M, current mem=2053.4M)
[03/23 23:43:45     70s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 23:43:45     70s] #% End save design ... (date=03/23 23:43:45, total cpu=0:00:00.6, real=0:00:03.0, peak res=2053.7M, current mem=2053.7M)
[03/23 23:43:45     70s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:43:45     70s] 
[03/23 23:43:51     71s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Mar 23 23:43:51 2023
  Total CPU time:     0:01:20
  Total real time:    0:02:34
  Peak memory (main): 2057.97MB

[03/23 23:43:51     71s] 
[03/23 23:43:51     71s] *** Memory Usage v#1 (Current mem = 2789.988M, initial mem = 397.922M) ***
[03/23 23:43:51     71s] 
[03/23 23:43:51     71s] *** Summary of all messages that are not suppressed in this session:
[03/23 23:43:51     71s] Severity  ID               Count  Summary                                  
[03/23 23:43:51     71s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 23:43:51     71s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 23:43:51     71s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/23 23:43:51     71s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 23:43:51     71s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/23 23:43:51     71s] WARNING   IMPPP-532            4  ViaGen Warning: The top layer and bottom...
[03/23 23:43:51     71s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 23:43:51     71s] WARNING   IMPPP-133         1526  The block boundary of the '%s' instance ...
[03/23 23:43:51     71s] WARNING   IMPPP-4055           1  The run time of addStripe will degrade w...
[03/23 23:43:51     71s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/23 23:43:51     71s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[03/23 23:43:51     71s] WARNING   IMPSR-4053           1  Option %s is obsolete and has been repla...
[03/23 23:43:51     71s] WARNING   IMPSR-486            1  Ring/Stripe at (%.3f, %.3f) (%.3f, %.3f)...
[03/23 23:43:51     71s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[03/23 23:43:51     71s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/23 23:43:51     71s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[03/23 23:43:51     71s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/23 23:43:51     71s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/23 23:43:51     71s] WARNING   IMPTR-9998           1  The setTrialRouteMode command is obsolet...
[03/23 23:43:51     71s] WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
[03/23 23:43:51     71s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 23:43:51     71s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 23:43:51     71s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 23:43:51     71s] *** Message Summary: 2654 warning(s), 0 error(s)
[03/23 23:43:51     71s] 
[03/23 23:43:51     71s] --- Ending "Innovus" (totcpu=0:01:11, real=0:02:32, mem=2790.0M) ---
