// Seed: 2807709406
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  parameter id_3 = 1 | -1;
  wire id_4;
  logic [7:0] id_5;
  wire id_6;
  wire id_7;
  always @({-1 / id_2{-1}} or -1) id_5[1'b0 : 1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
