#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 13 17:00:42 2022
# Process ID: 16640
# Current directory: U:/Xilinx/Projects/Zybo_EV_Platform
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12720 U:\Xilinx\Projects\Zybo_EV_Platform\block_compile.xpr
# Log file: U:/Xilinx/Projects/Zybo_EV_Platform/vivado.log
# Journal file: U:/Xilinx/Projects/Zybo_EV_Platform\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/managed_ip_project'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Xilinx/Projects/Digilent/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Xilinx/Projects/Zybo_EV_Platform_19/block_compile.srcs/sources_1/bd/design_1/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ipshared'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'U:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 974.215 ; gain = 301.535
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_1/src/ila_timing_workaround.xdc
import_files -fileset constrs_1 U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_1/src/ila_timing_workaround.xdc
reset_run synth_1
launch_runs synth_1
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'design_1_axi_interconnect_0_0' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'design_1_ps7_0_axi_periph_0' found in library 'xil_defaultlib'
[Thu Jan 13 17:07:26 2022] Launched synth_1...
Run output will be captured here: U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.runs/synth_1/runme.log
launch_runs impl_1
[Thu Jan 13 17:10:26 2022] Launched impl_1...
Run output will be captured here: U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'U:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_v_vid_in_axi4s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_v_axi4s_vid_out_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ipshared/f822/src/mmcme2_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmcme2_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tstrb_design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tid_design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdest_design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlast_design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdata_design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tuser_design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tstrb_design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tstrb_design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tkeep_design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tid_design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tid_design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdest_design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdest_design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tlast_design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlast_design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/top_design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axis_subset_converter_0_1/sim/design_1_axis_subset_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_subset_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_vdma_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_ps7_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_dvi2rgb_1_1/src/ila_refclk/sim/ila_refclk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_refclk
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.ip_user_files/bd/design_1/ip/design_1_dvi2rgb_1_1/src/ila_pixclk/sim/ila_pixclk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_pixclk
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncBase
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd:74]
INFO: [VRFC 10-240] VHDL file U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.srcs/sources_1/bd/design_1/ipshared/80ae/src/SyncBase.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1161.473 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'U:/Xilinx/Projects/Zybo_EV_Platform/block_compile.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1161.473 ; gain = 12.176
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 18:53:39 2022...
