<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>System Control Register Address</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">System Control Register Address<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html">System Control Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Here is the register address.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga04124548670aa00dd6c9ba87e267330f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga04124548670aa00dd6c9ba87e267330f">FLASHCFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x000)</td></tr>
<tr class="memdesc:ga04124548670aa00dd6c9ba87e267330f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Accelerator Configuration Register Controls flash access timing.  <a href="#ga04124548670aa00dd6c9ba87e267330f">More...</a><br/></td></tr>
<tr class="separator:ga04124548670aa00dd6c9ba87e267330f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb7274e66236ffb2b516e3849c1d968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1eb7274e66236ffb2b516e3849c1d968">PLL0CON</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x080)</td></tr>
<tr class="memdesc:ga1eb7274e66236ffb2b516e3849c1d968"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Control.  <a href="#ga1eb7274e66236ffb2b516e3849c1d968">More...</a><br/></td></tr>
<tr class="separator:ga1eb7274e66236ffb2b516e3849c1d968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d412b520702ab516ad82820d43d6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga47d412b520702ab516ad82820d43d6ec">PLL0CFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x084)</td></tr>
<tr class="memdesc:ga47d412b520702ab516ad82820d43d6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Configuration.  <a href="#ga47d412b520702ab516ad82820d43d6ec">More...</a><br/></td></tr>
<tr class="separator:ga47d412b520702ab516ad82820d43d6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4483dee1e91228aa42e5c792d1dd719a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga4483dee1e91228aa42e5c792d1dd719a">PLL0STAT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x088)</td></tr>
<tr class="memdesc:ga4483dee1e91228aa42e5c792d1dd719a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Status.  <a href="#ga4483dee1e91228aa42e5c792d1dd719a">More...</a><br/></td></tr>
<tr class="separator:ga4483dee1e91228aa42e5c792d1dd719a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85380973b4893079c1e9cb005dec2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaf85380973b4893079c1e9cb005dec2ca">PLL0FEED</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x08C)</td></tr>
<tr class="memdesc:gaf85380973b4893079c1e9cb005dec2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL0 Feed.  <a href="#gaf85380973b4893079c1e9cb005dec2ca">More...</a><br/></td></tr>
<tr class="separator:gaf85380973b4893079c1e9cb005dec2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde1520c46a3270d97bc9e447a09a547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacde1520c46a3270d97bc9e447a09a547">PLL1CON</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A0)</td></tr>
<tr class="memdesc:gacde1520c46a3270d97bc9e447a09a547"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Control.  <a href="#gacde1520c46a3270d97bc9e447a09a547">More...</a><br/></td></tr>
<tr class="separator:gacde1520c46a3270d97bc9e447a09a547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14eeb1429056416320e62d6f923cee2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga14eeb1429056416320e62d6f923cee2a">PLL1CFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A4)</td></tr>
<tr class="memdesc:ga14eeb1429056416320e62d6f923cee2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Configuration.  <a href="#ga14eeb1429056416320e62d6f923cee2a">More...</a><br/></td></tr>
<tr class="separator:ga14eeb1429056416320e62d6f923cee2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e58bd1107643b2d703bd7f629da442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga78e58bd1107643b2d703bd7f629da442">PLL1STAT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A8)</td></tr>
<tr class="memdesc:ga78e58bd1107643b2d703bd7f629da442"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Status.  <a href="#ga78e58bd1107643b2d703bd7f629da442">More...</a><br/></td></tr>
<tr class="separator:ga78e58bd1107643b2d703bd7f629da442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d1355380063fb86591ced9c1986c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga83d1355380063fb86591ced9c1986c1e">PLL1FEED</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0AC)</td></tr>
<tr class="memdesc:ga83d1355380063fb86591ced9c1986c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL1 Feed.  <a href="#ga83d1355380063fb86591ced9c1986c1e">More...</a><br/></td></tr>
<tr class="separator:ga83d1355380063fb86591ced9c1986c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1322d5f790b9bea8376c697a5c9ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabb1322d5f790b9bea8376c697a5c9ef0">PCON</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0C0)</td></tr>
<tr class="memdesc:gabb1322d5f790b9bea8376c697a5c9ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="#gabb1322d5f790b9bea8376c697a5c9ef0">More...</a><br/></td></tr>
<tr class="separator:gabb1322d5f790b9bea8376c697a5c9ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7c245b2477a5abdec386b73bda1d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaca7c245b2477a5abdec386b73bda1d15">PCONP</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0C4)</td></tr>
<tr class="memdesc:gaca7c245b2477a5abdec386b73bda1d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control for Peripherals.  <a href="#gaca7c245b2477a5abdec386b73bda1d15">More...</a><br/></td></tr>
<tr class="separator:gaca7c245b2477a5abdec386b73bda1d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d49b33c9cb1593e2cba949742c58106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga3d49b33c9cb1593e2cba949742c58106">EMCCLKSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x100)</td></tr>
<tr class="memdesc:ga3d49b33c9cb1593e2cba949742c58106"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Memory Controller Clock Selection.  <a href="#ga3d49b33c9cb1593e2cba949742c58106">More...</a><br/></td></tr>
<tr class="separator:ga3d49b33c9cb1593e2cba949742c58106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8a2a7239bf63337907dc502353af1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaee8a2a7239bf63337907dc502353af1e">CCLKCFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x104)</td></tr>
<tr class="memdesc:gaee8a2a7239bf63337907dc502353af1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Clock Selection.  <a href="#gaee8a2a7239bf63337907dc502353af1e">More...</a><br/></td></tr>
<tr class="separator:gaee8a2a7239bf63337907dc502353af1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cbbab080940de18cfb9fb8309ba224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga10cbbab080940de18cfb9fb8309ba224">CCLKSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x104)</td></tr>
<tr class="memdesc:ga10cbbab080940de18cfb9fb8309ba224"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Clock Selection.  <a href="#ga10cbbab080940de18cfb9fb8309ba224">More...</a><br/></td></tr>
<tr class="separator:ga10cbbab080940de18cfb9fb8309ba224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4499c94daa261f5eed0a6e056961c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8c4499c94daa261f5eed0a6e056961c2">USBCLKCFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x108)</td></tr>
<tr class="memdesc:ga8c4499c94daa261f5eed0a6e056961c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Clock Configure register.  <a href="#ga8c4499c94daa261f5eed0a6e056961c2">More...</a><br/></td></tr>
<tr class="separator:ga8c4499c94daa261f5eed0a6e056961c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18eab6dd489f80a89116833d4414dc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga18eab6dd489f80a89116833d4414dc48">CLKSRCSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x10C)</td></tr>
<tr class="memdesc:ga18eab6dd489f80a89116833d4414dc48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Source Select Register.  <a href="#ga18eab6dd489f80a89116833d4414dc48">More...</a><br/></td></tr>
<tr class="separator:ga18eab6dd489f80a89116833d4414dc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf752d9ad67e59bc76620dc5ee43e69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacf752d9ad67e59bc76620dc5ee43e69f">CANSLEEPCLR</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x110)</td></tr>
<tr class="separator:gacf752d9ad67e59bc76620dc5ee43e69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68eb6d448ce9b57c7115c3ef9bbae58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga68eb6d448ce9b57c7115c3ef9bbae58e">CANWAKEFLAGS</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x114)</td></tr>
<tr class="memdesc:ga68eb6d448ce9b57c7115c3ef9bbae58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows reading the wake-up state of the CAN channels.  <a href="#ga68eb6d448ce9b57c7115c3ef9bbae58e">More...</a><br/></td></tr>
<tr class="separator:ga68eb6d448ce9b57c7115c3ef9bbae58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc44522d2f5b706b3af5b839c0ba3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x140)</td></tr>
<tr class="memdesc:ga8cc44522d2f5b706b3af5b839c0ba3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt Flag Register.  <a href="#ga8cc44522d2f5b706b3af5b839c0ba3ff">More...</a><br/></td></tr>
<tr class="separator:ga8cc44522d2f5b706b3af5b839c0ba3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7d1399a94b686e878b95b16b46ff4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x148)</td></tr>
<tr class="memdesc:ga6b7d1399a94b686e878b95b16b46ff4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt Mode.  <a href="#ga6b7d1399a94b686e878b95b16b46ff4a">More...</a><br/></td></tr>
<tr class="separator:ga6b7d1399a94b686e878b95b16b46ff4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d407f43c17d5499f0d9ccd9acbf256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x14C)</td></tr>
<tr class="memdesc:gac9d407f43c17d5499f0d9ccd9acbf256"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt Polarity Register.  <a href="#gac9d407f43c17d5499f0d9ccd9acbf256">More...</a><br/></td></tr>
<tr class="separator:gac9d407f43c17d5499f0d9ccd9acbf256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9297baf6eb58a7422ef42c5a837056b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae9297baf6eb58a7422ef42c5a837056b">RSID</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x180)</td></tr>
<tr class="memdesc:gae9297baf6eb58a7422ef42c5a837056b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Source Ident ification Register.  <a href="#gae9297baf6eb58a7422ef42c5a837056b">More...</a><br/></td></tr>
<tr class="separator:gae9297baf6eb58a7422ef42c5a837056b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaec954ea0ded8a784555c0d7e3ac00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaec954ea0ded8a784555c0d7e3ac00c">MATRIXARB</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x188)</td></tr>
<tr class="memdesc:gacaec954ea0ded8a784555c0d7e3ac00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Matrix arbitration.  <a href="#gacaec954ea0ded8a784555c0d7e3ac00c">More...</a><br/></td></tr>
<tr class="separator:gacaec954ea0ded8a784555c0d7e3ac00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d06a9e6a8f5abc296f987d4552894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57d06a9e6a8f5abc296f987d4552894c">SCS</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A0)</td></tr>
<tr class="memdesc:ga57d06a9e6a8f5abc296f987d4552894c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control and Status.  <a href="#ga57d06a9e6a8f5abc296f987d4552894c">More...</a><br/></td></tr>
<tr class="separator:ga57d06a9e6a8f5abc296f987d4552894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee64da7c6934b98b5c565791a275128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gadee64da7c6934b98b5c565791a275128">PCLKSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A8)</td></tr>
<tr class="memdesc:gadee64da7c6934b98b5c565791a275128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Selection. For LPC 17_7x_8x.  <a href="#gadee64da7c6934b98b5c565791a275128">More...</a><br/></td></tr>
<tr class="separator:gadee64da7c6934b98b5c565791a275128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49def446e302ba44f9fa2af86e7e00f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A8)</td></tr>
<tr class="memdesc:ga49def446e302ba44f9fa2af86e7e00f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Selection 0. For LPC 17_nx (n = 5/6/7/8)  <a href="#ga49def446e302ba44f9fa2af86e7e00f5">More...</a><br/></td></tr>
<tr class="separator:ga49def446e302ba44f9fa2af86e7e00f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99d1dda9b3051054ac019a697495268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gae99d1dda9b3051054ac019a697495268">PCLKSEL1</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1AC)</td></tr>
<tr class="memdesc:gae99d1dda9b3051054ac019a697495268"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock Selection 1. For LPC 17_5x_6x.  <a href="#gae99d1dda9b3051054ac019a697495268">More...</a><br/></td></tr>
<tr class="separator:gae99d1dda9b3051054ac019a697495268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d319a17b591a15bfd59e66c3293a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gaa1d319a17b591a15bfd59e66c3293a9d">PBOOST</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B0)</td></tr>
<tr class="memdesc:gaa1d319a17b591a15bfd59e66c3293a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power boost.  <a href="#gaa1d319a17b591a15bfd59e66c3293a9d">More...</a><br/></td></tr>
<tr class="separator:gaa1d319a17b591a15bfd59e66c3293a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd84b47a614300e909e03a035c63514e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gabd84b47a614300e909e03a035c63514e">SPIFICLKSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B4)</td></tr>
<tr class="memdesc:gabd84b47a614300e909e03a035c63514e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIFI Clock Selection.  <a href="#gabd84b47a614300e909e03a035c63514e">More...</a><br/></td></tr>
<tr class="separator:gabd84b47a614300e909e03a035c63514e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e41a247c4ed572909b57b9f810027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga801e41a247c4ed572909b57b9f810027">LCD_CFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B8)</td></tr>
<tr class="memdesc:ga801e41a247c4ed572909b57b9f810027"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Clock configuration.  <a href="#ga801e41a247c4ed572909b57b9f810027">More...</a><br/></td></tr>
<tr class="separator:ga801e41a247c4ed572909b57b9f810027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c89e8788e25935d4da6f1356591328f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga1c89e8788e25935d4da6f1356591328f">USBINTST</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C0)</td></tr>
<tr class="memdesc:ga1c89e8788e25935d4da6f1356591328f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Interrupt Status.  <a href="#ga1c89e8788e25935d4da6f1356591328f">More...</a><br/></td></tr>
<tr class="separator:ga1c89e8788e25935d4da6f1356591328f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026df42ac9515b2f8271e562a4d4f3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga026df42ac9515b2f8271e562a4d4f3ba">DMAREQSEL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C4)</td></tr>
<tr class="separator:ga026df42ac9515b2f8271e562a4d4f3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaed43cb267deb1b24f6aa91ad537a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gacaed43cb267deb1b24f6aa91ad537a86">CLKOUTCFG</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C8)</td></tr>
<tr class="memdesc:gacaed43cb267deb1b24f6aa91ad537a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Output Configuration.  <a href="#gacaed43cb267deb1b24f6aa91ad537a86">More...</a><br/></td></tr>
<tr class="separator:gacaed43cb267deb1b24f6aa91ad537a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72712d0416dd63a5d367e17e8873de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#gab72712d0416dd63a5d367e17e8873de5">RSTCON0</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1CC)</td></tr>
<tr class="memdesc:gab72712d0416dd63a5d367e17e8873de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Individual peripheral reset control bits.  <a href="#gab72712d0416dd63a5d367e17e8873de5">More...</a><br/></td></tr>
<tr class="separator:gab72712d0416dd63a5d367e17e8873de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076f2ce1f9027cb54521e538d81ef1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga076f2ce1f9027cb54521e538d81ef1f8">RSTCON1</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1D0)</td></tr>
<tr class="memdesc:ga076f2ce1f9027cb54521e538d81ef1f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Individual peripheral reset control bits.  <a href="#ga076f2ce1f9027cb54521e538d81ef1f8">More...</a><br/></td></tr>
<tr class="separator:ga076f2ce1f9027cb54521e538d81ef1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3fdf86d6d7cb49179075e365d52377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga9e3fdf86d6d7cb49179075e365d52377">EMCDLYCTL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1DC)</td></tr>
<tr class="memdesc:ga9e3fdf86d6d7cb49179075e365d52377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values for the four programmable delays associated with SDRAM operation.  <a href="#ga9e3fdf86d6d7cb49179075e365d52377">More...</a><br/></td></tr>
<tr class="separator:ga9e3fdf86d6d7cb49179075e365d52377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57170ba0d28cd9b7bb8644fc004ff884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register___address.html#ga57170ba0d28cd9b7bb8644fc004ff884">EMCCAL</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1E0)</td></tr>
<tr class="separator:ga57170ba0d28cd9b7bb8644fc004ff884"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Here is the register address. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gacf752d9ad67e59bc76620dc5ee43e69f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANSLEEPCLR&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x110)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Allows clearing the current CAN channel sleep state as well as reading that state. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00161">161</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68eb6d448ce9b57c7115c3ef9bbae58e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANWAKEFLAGS&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x114)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Allows reading the wake-up state of the CAN channels. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00164">164</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee8a2a7239bf63337907dc502353af1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCLKCFG&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x104)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU Clock Selection. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00139">139</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10cbbab080940de18cfb9fb8309ba224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCLKSEL&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x104)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU Clock Selection. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00142">142</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaed43cb267deb1b24f6aa91ad537a86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKOUTCFG&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Output Configuration. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00210">210</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18eab6dd489f80a89116833d4414dc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKSRCSEL&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x10C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Source Select Register. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00157">157</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga026df42ac9515b2f8271e562a4d4f3ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Selects between alternative requests on DMA channels 0 through 7 and 10 through 15 </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00207">207</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57170ba0d28cd9b7bb8644fc004ff884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCCAL&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1E0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Controls the calibration counter for programmable delays and returns the result value. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00223">223</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d49b33c9cb1593e2cba949742c58106"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCCLKSEL&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Memory Controller Clock Selection. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00136">136</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e3fdf86d6d7cb49179075e365d52377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCDLYCTL&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1DC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Values for the four programmable delays associated with SDRAM operation. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00219">219</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cc44522d2f5b706b3af5b839c0ba3ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTINT&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x140)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Interrupt Flag Register. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00167">167</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b7d1399a94b686e878b95b16b46ff4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTMODE&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x148)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Interrupt Mode. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00170">170</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9d407f43c17d5499f0d9ccd9acbf256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTPOLAR&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x14C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Interrupt Polarity Register. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00173">173</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04124548670aa00dd6c9ba87e267330f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASHCFG&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash Accelerator Configuration Register Controls flash access timing. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00103">103</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga801e41a247c4ed572909b57b9f810027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_CFG&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Clock configuration. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00200">200</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaec954ea0ded8a784555c0d7e3ac00c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIXARB&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x188)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Matrix arbitration. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00179">179</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1d319a17b591a15bfd59e66c3293a9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PBOOST&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power boost. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00194">194</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadee64da7c6934b98b5c565791a275128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock Selection. For LPC 17_7x_8x. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00185">185</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49def446e302ba44f9fa2af86e7e00f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock Selection 0. For LPC 17_nx (n = 5/6/7/8) </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00188">188</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae99d1dda9b3051054ac019a697495268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1AC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock Selection 1. For LPC 17_5x_6x. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00191">191</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb1322d5f790b9bea8376c697a5c9ef0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCON&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0C0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Control. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00130">130</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca7c245b2477a5abdec386b73bda1d15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Control for Peripherals. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00133">133</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47d412b520702ab516ad82820d43d6ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL0CFG&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x084)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL0 Configuration. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00109">109</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1eb7274e66236ffb2b516e3849c1d968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL0CON&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL0 Control. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00106">106</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf85380973b4893079c1e9cb005dec2ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL0FEED&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x08C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL0 Feed. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00115">115</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4483dee1e91228aa42e5c792d1dd719a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL0STAT&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x088)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL0 Status. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00112">112</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga14eeb1429056416320e62d6f923cee2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL1CFG&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL1 Configuration. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00121">121</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacde1520c46a3270d97bc9e447a09a547"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL1CON&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL1 Control. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00118">118</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83d1355380063fb86591ced9c1986c1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL1FEED&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0AC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL1 Feed. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00127">127</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78e58bd1107643b2d703bd7f629da442"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL1STAT&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x0A8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL1 Status. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00124">124</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9297baf6eb58a7422ef42c5a837056b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSID&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x180)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Source Ident ification Register. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00176">176</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab72712d0416dd63a5d367e17e8873de5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1CC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Individual peripheral reset control bits. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00213">213</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga076f2ce1f9027cb54521e538d81ef1f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON1&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1D0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Individual peripheral reset control bits. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00216">216</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57d06a9e6a8f5abc296f987d4552894c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Control and Status. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00182">182</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd84b47a614300e909e03a035c63514e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIFICLKSEL&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1B4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPIFI Clock Selection. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00197">197</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c4499c94daa261f5eed0a6e056961c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCLKCFG&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x108)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Clock Configure register. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00147">147</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c89e8788e25935d4da6f1356591328f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBINTST&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + (unsigned long)0x1C0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Interrupt Status. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l00203">203</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
