// Seed: 372999795
module module_0 (
    output uwire id_0
);
  assign id_0 = 1 & 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd56,
    parameter id_14 = 32'd79
) (
    input tri _id_0,
    input supply0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    output wor id_10,
    output tri id_11,
    output tri1 id_12,
    input supply0 id_13,
    input tri1 _id_14,
    input tri1 id_15
);
  assign id_4 = -1;
  wire [id_14 : {  id_0  ,  1  ,  -1  }  +  -1] id_17;
  module_0 modCall_1 (id_8);
  assign id_6  = -1;
  assign id_12 = id_17;
  assign id_4  = id_0;
endmodule
