

================================================================
== Vivado HLS Report for 'canny_edge_rectangle'
================================================================
* Date:           Fri May 26 21:01:41 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|    10.648|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2103846|  2103846|  2103842|  2103842| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+---------+---------+---------+---------+---------+
        |                             |                          |      Latency      |      Interval     | Pipeline|
        |           Instance          |          Module          |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------------+--------------------------+---------+---------+---------+---------+---------+
        |Sobel_1920u_1080u_U0         |Sobel_1920u_1080u_s       |  2103841|  2103841|  2103841|  2103841|   none  |
        |GaussianBlur_U0              |GaussianBlur              |  2079001|  2079001|  2079001|  2079001|   none  |
        |NonMaxSuppression_U0         |NonMaxSuppression         |  2077921|  2077921|  2077921|  2077921|   none  |
        |HystThresholdComp_U0         |HystThresholdComp         |  2077921|  2077921|  2077921|  2077921|   none  |
        |AXIS2GrayArray_U0            |AXIS2GrayArray            |  2077921|  2077921|  2077921|  2077921|   none  |
        |ZeroPadding_U0               |ZeroPadding               |  2076841|  2076841|  2076841|  2076841|   none  |
        |GrayArray2AXIS_U0            |GrayArray2AXIS            |  2077921|  2077921|  2077921|  2077921|   none  |
        |HystThreshold_U0             |HystThreshold             |  2077921|  2077921|  2077921|  2077921|   none  |
        |canny_edge_rectangle_2_U0    |canny_edge_rectangle_2    |        0|        0|        0|        0|   none  |
        |canny_edge_rectangle_1_2_U0  |canny_edge_rectangle_1_2  |        0|        0|        0|        0|   none  |
        |Block_proc_U0                |Block_proc                |        0|        0|        0|        0|   none  |
        +-----------------------------+--------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     36|    -|
|FIFO             |        0|      -|      72|    278|    -|
|Instance         |       15|      5|    4195|   5661|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       15|      5|    4273|   6011|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      2|       4|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |                Instance               |                Module               | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |AXIS2GrayArray_U0                      |AXIS2GrayArray                       |        0|      3|   143|   207|    0|
    |Block_proc_U0                          |Block_proc                           |        0|      0|    18|    47|    0|
    |GaussianBlur_U0                        |GaussianBlur                         |        5|      0|   382|   685|    0|
    |GrayArray2AXIS_U0                      |GrayArray2AXIS                       |        0|      0|   103|   260|    0|
    |HystThreshold_U0                       |HystThreshold                        |        0|      0|    62|   211|    0|
    |HystThresholdComp_U0                   |HystThresholdComp                    |        3|      0|   108|   301|    0|
    |NonMaxSuppression_U0                   |NonMaxSuppression                    |        4|      0|   140|   440|    0|
    |Sobel_1920u_1080u_U0                   |Sobel_1920u_1080u_s                  |        3|      2|  3125|  3111|    0|
    |ZeroPadding_U0                         |ZeroPadding                          |        0|      0|    44|   215|    0|
    |canny_edge_rectangle_1_2_U0            |canny_edge_rectangle_1_2             |        0|      0|     3|    38|    0|
    |canny_edge_rectangle_2_U0              |canny_edge_rectangle_2               |        0|      0|     3|    74|    0|
    |canny_edge_rectangle_AXILiteS_s_axi_U  |canny_edge_rectangle_AXILiteS_s_axi  |        0|      0|    64|    72|    0|
    +---------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |Total                                  |                                     |       15|      5|  4195|  5661|    0|
    +---------------------------------------+-------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+-----+------+-----+---------+
    |bh_c1_U        |        0|  6|   0|    -|     7|    8|       56|
    |bh_c2_U        |        0|  5|   0|    -|     2|    8|       16|
    |bh_c_U         |        0|  5|   0|    -|     2|    8|       16|
    |bl_c2_U        |        0|  6|   0|    -|     7|    8|       56|
    |bl_c3_U        |        0|  5|   0|    -|     2|    8|       16|
    |bl_c_U         |        0|  5|   0|    -|     2|    8|       16|
    |fifo1_U        |        0|  5|   0|    -|     1|    8|        8|
    |fifo2_U        |        0|  5|   0|    -|     1|    8|        8|
    |fifo3_grad_U   |        0|  5|   0|    -|     1|    2|        2|
    |fifo3_value_U  |        0|  5|   0|    -|     1|    8|        8|
    |fifo4_U        |        0|  5|   0|    -|     1|    8|        8|
    |fifo5_U        |        0|  5|   0|    -|     1|    8|        8|
    |fifo6_U        |        0|  5|   0|    -|     1|    8|        8|
    |fifo7_U        |        0|  5|   0|    -|     1|    8|        8|
    +---------------+---------+---+----+-----+------+-----+---------+
    |Total          |        0| 72|   0|    0|    30|  106|      234|
    +---------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIS2GrayArray_U0_ap_ready_count              |     +    |      0|  0|  10|           2|           1|
    |canny_edge_rectangle_1_2_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIS2GrayArray_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                 |    and   |      0|  0|   2|           1|           1|
    |canny_edge_rectangle_1_2_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |canny_edge_rectangle_2_U0_start_full_n        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIS2GrayArray_U0_ap_ready            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_canny_edge_rectangle_1_2_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                         |          |      0|  0|  36|          12|          10|
    +----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |AXIS2GrayArray_U0_ap_ready_count                  |   9|          2|    2|          4|
    |ap_sync_reg_AXIS2GrayArray_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_canny_edge_rectangle_1_2_U0_ap_ready  |   9|          2|    1|          2|
    |canny_edge_rectangle_1_2_U0_ap_ready_count        |   9|          2|    2|          4|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  36|          8|    6|         12|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |AXIS2GrayArray_U0_ap_ready_count                  |  2|   0|    2|          0|
    |ap_sync_reg_AXIS2GrayArray_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_canny_edge_rectangle_1_2_U0_ap_ready  |  1|   0|    1|          0|
    |canny_edge_rectangle_1_2_U0_ap_ready_count        |  2|   0|    2|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  6|   0|    6|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | canny_edge_rectangle | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | canny_edge_rectangle | return value |
|interrupt               | out |    1| ap_ctrl_hs | canny_edge_rectangle | return value |
|axis_in_TDATA           |  in |   24|    axis    |    axis_in_data_V    |    pointer   |
|axis_in_TVALID          |  in |    1|    axis    |    axis_in_data_V    |    pointer   |
|axis_in_TREADY          | out |    1|    axis    |    axis_in_data_V    |    pointer   |
|axis_in_TLAST           |  in |    1|    axis    |    axis_in_last_V    |    pointer   |
|axis_out_TDATA          | out |   24|    axis    |    axis_out_data_V   |    pointer   |
|axis_out_TLAST          | out |    1|    axis    |    axis_out_last_V   |    pointer   |
|axis_out_TVALID         | out |    1|    axis    |    axis_out_last_V   |    pointer   |
|axis_out_TREADY         |  in |    1|    axis    |    axis_out_last_V   |    pointer   |
|bh                      |  in |    8|   ap_none  |          bh          |    scalar    |
|bl                      |  in |    8|   ap_none  |          bl          |    scalar    |
+------------------------+-----+-----+------------+----------------------+--------------+

