// Seed: 893782816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][1] id_5 (
      .id_0(1),
      .id_1(1'h0),
      .id_2(1),
      .id_3(id_4),
      .id_4(id_4),
      .id_5(id_4),
      .id_6(id_4),
      .id_7(1),
      .id_8(id_2),
      .id_9(1 !== 1)
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  tri0 id_2;
  always_latch id_1 = id_2;
  logic [7:0] id_3;
  assign id_1 = 1;
  assign id_2 = id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
  wire id_4;
  assign id_4 = id_3[1];
endmodule
