# compile vhdl design source files
vhdl xil_defaultlib  "../../../week16_20180226_project1_horowitzalg.srcs/sources_1/new/horowitz.vhd"

# Do not sort compile order
nosort
