Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o T:/Lab3_3380/lab3_Register/register_TB_isim_beh.exe -prj T:/Lab3_3380/lab3_Register/register_TB_beh.prj work.register_TB 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "T:/Lab3_3380/lab3_Register/register.vhd" into library work
Parsing VHDL file "T:/Lab3_3380/lab3_Register/register_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity regfile [\regfile(16,4)\]
Compiling architecture behavior of entity register_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable T:/Lab3_3380/lab3_Register/register_TB_isim_beh.exe
Fuse Memory Usage: 33092 KB
Fuse CPU Usage: 451 ms
