$date
	Thu Sep  6 16:21:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module transmission_tb $end
$scope module transmission_tb $end
$var wire 1 ! a $end
$var wire 1 " en $end
$var wire 1 # result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z#
0"
0!
$end
#10
1!
#20
0#
1"
0!
#30
1#
1!
