// Seed: 2112448120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1, id_1 = id_4;
  parameter id_5 = -1;
  wire id_6;
  assign id_1 = id_1;
  pullup (-1, 1);
  wire id_7;
  assign id_5 = id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_9 = -1'h0;
  bit  id_10;
  and primCall (
      id_5,
      id_17,
      id_13,
      id_1,
      id_10,
      id_12,
      id_2,
      id_4,
      id_8,
      id_14,
      id_7,
      id_16,
      id_15,
      id_6,
      id_9,
      id_11
  );
  integer id_11 (id_8);
  initial begin : LABEL_0
    assume #1  (-1) id_7 <= id_2[-1];
    id_6 = id_2[1'h0+:(-1'd0)];
    #1
    @(posedge id_6[1] or posedge id_5) begin : LABEL_0
      begin : LABEL_0
        return id_1;
      end
    end
    id_10 <= 1'h0;
    id_7  <= -1'b0 != id_4;
  end
  wire id_12 = id_8;
  wire id_13;
  wire id_14, id_15;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_14,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_18, id_19, id_20, id_21, id_22;
  assign id_9 = 1;
  wire id_23;
endmodule
