Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 012f207678c944329de029d3a18aaf41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux_4_in_TB_behav xil_defaultlib.mux_4_in_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'mult_bin_gen' remains a black box since it has no binding entity [C:/Users/manci/Desktop/Documentos Lucas/Academico/Materias Actuales y seminarios/Digital I/TP FINAL LUCAS/Voltimetro_Digital_Lucas_v1/Voltimetro_Digital_Lucas_v1.srcs/sources_1/new/mux_4_in.vhd:65]
WARNING: [VRFC 10-4940] 'mult_bin_gen' remains a black box since it has no binding entity [C:/Users/manci/Desktop/Documentos Lucas/Academico/Materias Actuales y seminarios/Digital I/TP FINAL LUCAS/Voltimetro_Digital_Lucas_v1/Voltimetro_Digital_Lucas_v1.srcs/sources_1/new/mux_4_in.vhd:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture mux_4_in_arq of entity xil_defaultlib.mux_4_in [\mux_4_in(n=2)\]
Compiling architecture mux_4_in_tb_arq of entity xil_defaultlib.mux_4_in_tb
Built simulation snapshot mux_4_in_TB_behav
