// Seed: 43111992
module module_0 ();
  final #1 $display(1, -1, -1'b0);
  uwire id_1;
  assign id_2 = id_1 - 1'b0 == id_1;
  assign id_1 = 1;
  wire id_3;
  assign id_2 = id_1;
  wire id_4;
  wire id_5, id_6;
  wire id_7;
  wire id_8;
  assign id_1 = id_1;
  wire id_9;
  wand id_10, id_11 = 1;
  wire id_12, id_13;
  wire id_14;
  assign id_11 = id_10;
  wire id_15;
  wire id_16;
  wire id_17, id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    begin : LABEL_0
      if (-1) id_26 <= {id_2{id_25}};
      else id_14 = -1;
      begin : LABEL_0
        @(posedge id_8) id_6 = id_15;
        @(id_16 or posedge (id_19)) if (-1 + id_24) id_6 <= id_3[1];
      end
    end
    id_23 <= 1;
    id_15 <= id_26 == id_16;
    return id_18[-1 : 1];
    if (id_26) begin : LABEL_0
      id_26 <= id_25;
    end
    id_27 <= 1'b0;
  end
  wire id_29;
  module_0 modCall_1 ();
  assign id_15 = 1;
  assign id_20 = 1;
  assign id_20 = 1 == !id_1;
  assign id_14 = -1;
endmodule
