<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "64";
         type = "String";
      }
   }
   element clk_core
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_peri
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element mmcdma.conduit_end
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
   }
   element sysid.control_slave
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element onchip_flash_0.csr
   {
      datum baseAddress
      {
         value = "61440";
         type = "String";
      }
   }
   element onchip_flash_0.data
   {
      datum baseAddress
      {
         value = "252706816";
         type = "String";
      }
   }
   element nios2_gen2_f.debug_mem_slave
   {
      datum baseAddress
      {
         value = "268371968";
         type = "String";
      }
   }
   element gpio
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element ipl_memory
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element led
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element mmcdma
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element modular_adc_0
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element nios2_gen2_f
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element onchip_flash_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element peripheral_bridge
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element pixelsimd
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element peripheral_bridge.s0
   {
      datum baseAddress
      {
         value = "268435456";
         type = "String";
      }
   }
   element systimer.s1
   {
      datum baseAddress
      {
         value = "32";
         type = "String";
      }
   }
   element gpio.s1
   {
      datum baseAddress
      {
         value = "256";
         type = "String";
      }
   }
   element ipl_memory.s1
   {
      datum baseAddress
      {
         value = "251658240";
         type = "String";
      }
   }
   element led.s1
   {
      datum baseAddress
      {
         value = "96";
         type = "String";
      }
   }
   element mmcdma.s1
   {
      datum baseAddress
      {
         value = "1024";
         type = "String";
      }
   }
   element vga.s1
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element modular_adc_0.sample_store_csr
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element sdram
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element modular_adc_0.sequencer_csr
   {
      datum baseAddress
      {
         value = "2560";
         type = "String";
      }
   }
   element sysid
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element systimer
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element vga
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M08SAE144C8GES" />
 <parameter name="deviceFamily" value="MAX 10 FPGA" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="niostest_top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk100" internal="clk_core.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_core.clk_in_reset" type="reset" dir="end" />
 <interface
   name="led"
   internal="led.external_connection"
   type="conduit"
   dir="end" />
 <interface name="gpio" internal="gpio.external_connection" />
 <interface name="clk40" internal="clk_peri.clk_in" type="clock" dir="end" />
 <interface name="sdr" internal="sdram.wire" type="conduit" dir="end" />
 <interface
   name="adc_pll_locked"
   internal="modular_adc_0.adc_pll_locked"
   type="conduit"
   dir="end" />
 <interface name="mmc" internal="mmcdma.conduit_end" type="conduit" dir="end" />
 <interface name="vga" internal="vga.ext" type="conduit" dir="end" />
 <module kind="clock_source" version="14.0" enabled="1" name="clk_core">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_nios2_gen2"
   version="14.0"
   enabled="1"
   name="nios2_gen2_f">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="ipl_memory.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="stratix_dspblock_shift_mul" value="true" />
  <parameter name="shifterType" value="fast_le_shift" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="8192" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="dcache_size" value="8192" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="instAddrWidth" value="28" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='sdram.s1' start='0x0' end='0x2000000' /><slave name='ipl_memory.s1' start='0xF000000' end='0xF002000' /><slave name='onchip_flash_0.data' start='0xF100000' end='0xF108000' /><slave name='nios2_gen2_f.debug_mem_slave' start='0xFFF0800' end='0xFFF1000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='sdram.s1' start='0x0' end='0x2000000' /><slave name='ipl_memory.s1' start='0xF000000' end='0xF002000' /><slave name='onchip_flash_0.data' start='0xF100000' end='0xF108000' /><slave name='nios2_gen2_f.debug_mem_slave' start='0xFFF0800' end='0xFFF1000' /><slave name='sysid.control_slave' start='0x10000000' end='0x10000008' /><slave name='systimer.s1' start='0x10000020' end='0x10000040' /><slave name='jtag_uart.avalon_jtag_slave' start='0x10000040' end='0x10000048' /><slave name='led.s1' start='0x10000060' end='0x10000070' /><slave name='mmcdma.s1' start='0x10000400' end='0x10000800' /><slave name='modular_adc_0.sample_store_csr' start='0x10000800' end='0x10000A00' /><slave name='modular_adc_0.sequencer_csr' start='0x10000A00' end='0x10000A08' /><slave name='vga.s1' start='0x10001000' end='0x10001010' /><slave name='onchip_flash_0.csr' start='0x1000F000' end='0x1000F008' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="deviceFamilyName" value="MAX 10 FPGA" />
  <parameter name="internalIrqMaskSystemInfo" value="787" />
  <parameter name="customInstSlavesSystemInfo"><![CDATA[<info><slave name="pixelsimd" baseAddress="0" addressSpan="8" clockCycleType="VARIABLE" /></info>]]></parameter>
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 0 HAS_DEVICE_MIGRATION_SUPPORT 0 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 0 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 0 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 0 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 0 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="14.0"
   enabled="1"
   name="ipl_memory">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="autoInitializationFileName">$${FILENAME}_ipl_memory</parameter>
  <parameter name="deviceFamily" value="MAX 10 FPGA" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 0 HAS_DEVICE_MIGRATION_SUPPORT 0 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 0 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 0 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 0 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_POWER_SIGNAL_ACTIVITIES 0 USES_PVAFAM2 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_onchip_flash"
   version="14.0.2"
   enabled="1"
   name="onchip_flash_0">
  <parameter name="ACCESS_MODE" value="Read and write" />
  <parameter name="READ_BURST_MODE" value="Incrementing" />
  <parameter name="CLOCK_FREQUENCY" value="116.0" />
  <parameter name="BOOL_DUAL_BOOT" value="false" />
  <parameter name="initFlashContent" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="initializationFileName">altera_onchip_flash.hex</parameter>
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_flash_0</parameter>
  <parameter name="DEVICE_FAMILY" value="MAX 10 FPGA" />
  <parameter name="PART_NAME" value="10M08SAE144C8GES" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="14.0"
   enabled="1"
   name="sysid">
  <parameter name="id" value="538186003" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="40000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10 FPGA" />
 </module>
 <module kind="altera_avalon_timer" version="14.0" enabled="1" name="systimer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="40000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="14.0"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_avalon_pio" version="14.0" enabled="1" name="led">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="40000000" />
 </module>
 <module kind="altera_avalon_pio" version="14.0" enabled="0" name="gpio">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="28" />
  <parameter name="clockRate" value="40000000" />
 </module>
 <module kind="clock_source" version="14.0" enabled="1" name="clk_peri">
  <parameter name="clockFrequency" value="40000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="14.0"
   enabled="1"
   name="peripheral_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="16" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="16" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="1" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="40000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10 FPGA" />
 </module>
 <module
   kind="altera_avalon_new_sdram_controller"
   version="14.0"
   enabled="1"
   name="sdram">
  <parameter name="TAC" value="6.5" />
  <parameter name="TRCD" value="21.0" />
  <parameter name="TRFC" value="63.0" />
  <parameter name="TRP" value="21.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="2" />
  <parameter name="columnWidth" value="9" />
  <parameter name="dataWidth" value="16" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="initRefreshCommands" value="8" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="refreshPeriod" value="7.8125" />
  <parameter name="rowWidth" value="13" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="componentName" value="$${FILENAME}_sdram" />
 </module>
 <module
   kind="altera_modular_adc"
   version="14.0"
   enabled="1"
   name="modular_adc_0">
  <parameter name="CORE_VAR" value="0" />
  <parameter name="ENABLE_DEBUG" value="0" />
  <parameter name="FAMILY" value="MAX 10 FPGA" />
  <parameter name="DEVICE_PART" value="10M08SAE144C8GES" />
  <parameter name="ip_is_for_which_adc" value="1" />
  <parameter name="clkdiv" value="4" />
  <parameter name="tsclkdiv" value="1" />
  <parameter name="tsclksel" value="1" />
  <parameter name="refsel" value="1" />
  <parameter name="external_vref" value="2.5" />
  <parameter name="int_vref_vr" value="3.3" />
  <parameter name="use_tsd" value="true" />
  <parameter name="en_tsd_max" value="false" />
  <parameter name="tsd_max" value="125" />
  <parameter name="en_tsd_min" value="false" />
  <parameter name="tsd_min" value="0" />
  <parameter name="use_ch0" value="false" />
  <parameter name="en_thmax_ch0" value="false" />
  <parameter name="thmax_ch0" value="0.0" />
  <parameter name="en_thmin_ch0" value="false" />
  <parameter name="thmin_ch0" value="0.0" />
  <parameter name="use_ch1" value="true" />
  <parameter name="en_thmax_ch1" value="false" />
  <parameter name="thmax_ch1" value="0.0" />
  <parameter name="en_thmin_ch1" value="false" />
  <parameter name="thmin_ch1" value="0.0" />
  <parameter name="use_ch2" value="true" />
  <parameter name="en_thmax_ch2" value="false" />
  <parameter name="thmax_ch2" value="0.0" />
  <parameter name="en_thmin_ch2" value="false" />
  <parameter name="thmin_ch2" value="0.0" />
  <parameter name="use_ch3" value="true" />
  <parameter name="en_thmax_ch3" value="false" />
  <parameter name="thmax_ch3" value="0.0" />
  <parameter name="en_thmin_ch3" value="false" />
  <parameter name="thmin_ch3" value="0.0" />
  <parameter name="use_ch4" value="true" />
  <parameter name="en_thmax_ch4" value="false" />
  <parameter name="thmax_ch4" value="0.0" />
  <parameter name="en_thmin_ch4" value="false" />
  <parameter name="thmin_ch4" value="0.0" />
  <parameter name="use_ch5" value="true" />
  <parameter name="en_thmax_ch5" value="false" />
  <parameter name="thmax_ch5" value="0.0" />
  <parameter name="en_thmin_ch5" value="false" />
  <parameter name="thmin_ch5" value="0.0" />
  <parameter name="use_ch6" value="true" />
  <parameter name="en_thmax_ch6" value="false" />
  <parameter name="thmax_ch6" value="0.0" />
  <parameter name="en_thmin_ch6" value="false" />
  <parameter name="thmin_ch6" value="0.0" />
  <parameter name="use_ch7" value="false" />
  <parameter name="en_thmax_ch7" value="false" />
  <parameter name="thmax_ch7" value="0.0" />
  <parameter name="en_thmin_ch7" value="false" />
  <parameter name="thmin_ch7" value="0.0" />
  <parameter name="use_ch8" value="false" />
  <parameter name="prescaler_ch8" value="false" />
  <parameter name="en_thmax_ch8" value="false" />
  <parameter name="thmax_ch8" value="0.0" />
  <parameter name="en_thmin_ch8" value="false" />
  <parameter name="thmin_ch8" value="0.0" />
  <parameter name="use_ch9" value="false" />
  <parameter name="en_thmax_ch9" value="false" />
  <parameter name="thmax_ch9" value="0.0" />
  <parameter name="en_thmin_ch9" value="false" />
  <parameter name="thmin_ch9" value="0.0" />
  <parameter name="use_ch10" value="false" />
  <parameter name="en_thmax_ch10" value="false" />
  <parameter name="thmax_ch10" value="0.0" />
  <parameter name="en_thmin_ch10" value="false" />
  <parameter name="thmin_ch10" value="0.0" />
  <parameter name="use_ch11" value="false" />
  <parameter name="en_thmax_ch11" value="false" />
  <parameter name="thmax_ch11" value="0.0" />
  <parameter name="en_thmin_ch11" value="false" />
  <parameter name="thmin_ch11" value="0.0" />
  <parameter name="use_ch12" value="false" />
  <parameter name="en_thmax_ch12" value="false" />
  <parameter name="thmax_ch12" value="0.0" />
  <parameter name="en_thmin_ch12" value="false" />
  <parameter name="thmin_ch12" value="0.0" />
  <parameter name="use_ch13" value="false" />
  <parameter name="en_thmax_ch13" value="false" />
  <parameter name="thmax_ch13" value="0.0" />
  <parameter name="en_thmin_ch13" value="false" />
  <parameter name="thmin_ch13" value="0.0" />
  <parameter name="use_ch14" value="false" />
  <parameter name="en_thmax_ch14" value="false" />
  <parameter name="thmax_ch14" value="0.0" />
  <parameter name="en_thmin_ch14" value="false" />
  <parameter name="thmin_ch14" value="0.0" />
  <parameter name="use_ch15" value="false" />
  <parameter name="en_thmax_ch15" value="false" />
  <parameter name="thmax_ch15" value="0.0" />
  <parameter name="en_thmin_ch15" value="false" />
  <parameter name="thmin_ch15" value="0.0" />
  <parameter name="use_ch16" value="false" />
  <parameter name="prescaler_ch16" value="false" />
  <parameter name="en_thmax_ch16" value="false" />
  <parameter name="thmax_ch16" value="0.0" />
  <parameter name="en_thmin_ch16" value="false" />
  <parameter name="thmin_ch16" value="0.0" />
  <parameter name="seq_order_length" value="7" />
  <parameter name="seq_order_slot_1" value="1" />
  <parameter name="seq_order_slot_2" value="2" />
  <parameter name="seq_order_slot_3" value="3" />
  <parameter name="seq_order_slot_4" value="4" />
  <parameter name="seq_order_slot_5" value="5" />
  <parameter name="seq_order_slot_6" value="6" />
  <parameter name="seq_order_slot_7" value="17" />
  <parameter name="seq_order_slot_8" value="30" />
  <parameter name="seq_order_slot_9" value="30" />
  <parameter name="seq_order_slot_10" value="30" />
  <parameter name="seq_order_slot_11" value="30" />
  <parameter name="seq_order_slot_12" value="30" />
  <parameter name="seq_order_slot_13" value="30" />
  <parameter name="seq_order_slot_14" value="30" />
  <parameter name="seq_order_slot_15" value="30" />
  <parameter name="seq_order_slot_16" value="30" />
  <parameter name="seq_order_slot_17" value="30" />
  <parameter name="seq_order_slot_18" value="30" />
  <parameter name="seq_order_slot_19" value="30" />
  <parameter name="seq_order_slot_20" value="30" />
  <parameter name="seq_order_slot_21" value="30" />
  <parameter name="seq_order_slot_22" value="30" />
  <parameter name="seq_order_slot_23" value="30" />
  <parameter name="seq_order_slot_24" value="30" />
  <parameter name="seq_order_slot_25" value="30" />
  <parameter name="seq_order_slot_26" value="30" />
  <parameter name="seq_order_slot_27" value="30" />
  <parameter name="seq_order_slot_28" value="30" />
  <parameter name="seq_order_slot_29" value="30" />
  <parameter name="seq_order_slot_30" value="30" />
  <parameter name="seq_order_slot_31" value="30" />
  <parameter name="seq_order_slot_32" value="30" />
  <parameter name="seq_order_slot_33" value="30" />
  <parameter name="seq_order_slot_34" value="30" />
  <parameter name="seq_order_slot_35" value="30" />
  <parameter name="seq_order_slot_36" value="30" />
  <parameter name="seq_order_slot_37" value="30" />
  <parameter name="seq_order_slot_38" value="30" />
  <parameter name="seq_order_slot_39" value="30" />
  <parameter name="seq_order_slot_40" value="30" />
  <parameter name="seq_order_slot_41" value="30" />
  <parameter name="seq_order_slot_42" value="30" />
  <parameter name="seq_order_slot_43" value="30" />
  <parameter name="seq_order_slot_44" value="30" />
  <parameter name="seq_order_slot_45" value="30" />
  <parameter name="seq_order_slot_46" value="30" />
  <parameter name="seq_order_slot_47" value="30" />
  <parameter name="seq_order_slot_48" value="30" />
  <parameter name="seq_order_slot_49" value="30" />
  <parameter name="seq_order_slot_50" value="30" />
  <parameter name="seq_order_slot_51" value="30" />
  <parameter name="seq_order_slot_52" value="30" />
  <parameter name="seq_order_slot_53" value="30" />
  <parameter name="seq_order_slot_54" value="30" />
  <parameter name="seq_order_slot_55" value="30" />
  <parameter name="seq_order_slot_56" value="30" />
  <parameter name="seq_order_slot_57" value="30" />
  <parameter name="seq_order_slot_58" value="30" />
  <parameter name="seq_order_slot_59" value="30" />
  <parameter name="seq_order_slot_60" value="30" />
  <parameter name="seq_order_slot_61" value="30" />
  <parameter name="seq_order_slot_62" value="30" />
  <parameter name="seq_order_slot_63" value="30" />
  <parameter name="seq_order_slot_64" value="30" />
 </module>
 <module kind="pixelsimd" version="1.0" enabled="1" name="pixelsimd" />
 <module kind="mmcdma" version="1.0" enabled="1" name="mmcdma">
  <parameter name="SYSTEMCLOCKINFO" value="40000000" />
 </module>
 <module kind="vga_component" version="1.1" enabled="1" name="vga">
  <parameter name="LINEOFFSETBYTES" value="2048" />
  <parameter name="H_TOTAL" value="794" />
  <parameter name="H_SYNC" value="96" />
  <parameter name="H_BACKP" value="48" />
  <parameter name="H_ACTIVE" value="640" />
  <parameter name="V_TOTAL" value="525" />
  <parameter name="V_SYNC" value="2" />
  <parameter name="V_BACKP" value="33" />
  <parameter name="V_ACTIVE" value="480" />
  <parameter name="AUTO_S_CLK_CLOCK_RATE" value="40000000" />
  <parameter name="AUTO_M_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.instruction_master"
   end="nios2_gen2_f.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0fff0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.data_master"
   end="nios2_gen2_f.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0fff0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="clk_core.clk"
   end="nios2_gen2_f.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_core.clk_reset"
   end="nios2_gen2_f.reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_core.clk"
   end="ipl_memory.clk1" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_core.clk_reset"
   end="ipl_memory.reset1" />
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.data_master"
   end="ipl_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0f000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.instruction_master"
   end="ipl_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0f000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="nios2_gen2_f.debug_reset_request"
   end="nios2_gen2_f.reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_core.clk"
   end="onchip_flash_0.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_core.clk_reset"
   end="onchip_flash_0.nreset" />
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.data_master"
   end="onchip_flash_0.data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0f100000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.instruction_master"
   end="onchip_flash_0.data">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0f100000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="nios2_gen2_f.irq"
   end="systimer.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="nios2_gen2_f.irq"
   end="jtag_uart.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="nios2_gen2_f.debug_reset_request"
   end="onchip_flash_0.nreset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_core.clk_reset"
   end="clk_peri.clk_in_reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_peri.clk"
   end="peripheral_bridge.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="peripheral_bridge.reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.data_master"
   end="peripheral_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="sysid.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="systimer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="led.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="gpio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="14.0" start="clk_peri.clk" end="sysid.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="sysid.reset" />
 <connection kind="clock" version="14.0" start="clk_peri.clk" end="systimer.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="systimer.reset" />
 <connection kind="clock" version="14.0" start="clk_peri.clk" end="jtag_uart.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="jtag_uart.reset" />
 <connection kind="clock" version="14.0" start="clk_peri.clk" end="led.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="led.reset" />
 <connection kind="clock" version="14.0" start="clk_peri.clk" end="gpio.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="gpio.reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="onchip_flash_0.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xf000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="14.0" start="clk_core.clk" end="sdram.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_core.clk_reset"
   end="sdram.reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.data_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="nios2_gen2_f.instruction_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="nios2_gen2_f.debug_reset_request"
   end="sdram.reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_peri.clk"
   end="modular_adc_0.clock" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="modular_adc_0.reset_sink" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_peri.clk"
   end="modular_adc_0.adc_pll_clock" />
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="modular_adc_0.sequencer_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0a00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="modular_adc_0.sample_store_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="nios2_gen2_f.irq"
   end="modular_adc_0.sample_store_irq">
  <parameter name="irqNumber" value="8" />
 </connection>
 <connection
   kind="nios_custom_instruction"
   version="14.0"
   start="nios2_gen2_f.custom_instruction_master"
   end="pixelsimd.nios_custom_instruction_slave_0">
  <parameter name="CIName" value="pixelsimd" />
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="clk_peri.clk"
   end="mmcdma.clock_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="mmcdma.clock_reset_reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="mmcdma.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="nios2_gen2_f.irq"
   end="mmcdma.interrupt_sender">
  <parameter name="irqNumber" value="9" />
 </connection>
 <connection kind="avalon" version="14.0" start="vga.m1" end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="peripheral_bridge.m0"
   end="vga.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="nios2_gen2_f.irq"
   end="vga.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection kind="clock" version="14.0" start="clk_peri.clk" end="vga.s_clk" />
 <connection kind="clock" version="14.0" start="clk_core.clk" end="vga.m_clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_peri.clk_reset"
   end="vga.g_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
</system>
