{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE2_115_SOPC.qsys DE2_115_SOPC.BAK.qsys " "Backing up file \"DE2_115_SOPC.qsys\" to \"DE2_115_SOPC.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1676136884207 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE2_115_SOPC/synthesis/DE2_115_SOPC.v DE2_115_SOPC.BAK.v " "Backing up file \"DE2_115_SOPC/synthesis/DE2_115_SOPC.v\" to \"DE2_115_SOPC.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1676136884207 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys DE2_115_SOPC.qsys " "Started upgrading IP component Qsys with file \"DE2_115_SOPC.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1676136884207 ""}
{ "Info" "" "" "2023.02.11.18:34:49 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2023.02.11.18:34:49 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1676136889947 ""}
{ "Info" "" "" "2023.02.11.18:34:49 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.02.11.18:34:49 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1676136889962 ""}
{ "Info" "DE2_115_SOPC_generation.rpt" "" "2023.02.11.18:34:55 Info: Saving generation log to C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Saving generation log to C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC" 0 0 "Shell" 0 -1 1676136895310 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1676136895310 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: qsys-generate C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2023.02.11.18:34:55 Info: qsys-generate C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1676136895310 ""}
{ "Info" "DE2_115_SOPC.qsys" "" "2023.02.11.18:34:55 Info: Loading Lab7" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Loading Lab7" 0 0 "Shell" 0 -1 1676136895341 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Reading input file" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Reading input file" 0 0 "Shell" 0 -1 1676136895485 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1676136895485 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Parameterizing module clk_50" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1676136895485 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Adding cpu \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1676136895485 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Parameterizing module cpu" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1676136895485 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1676136895485 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1676136895493 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1676136895493 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Parameterizing module onchip_memory2" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Parameterizing module onchip_memory2" 0 0 "Shell" 0 -1 1676136895493 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1676136895493 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Parameterizing module pio_led" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1676136895493 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Building connections" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Building connections" 0 0 "Shell" 0 -1 1676136895493 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Parameterizing connections" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1676136895493 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Validating" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Validating" 0 0 "Shell" 0 -1 1676136895493 ""}
{ "Info" "" "" "2023.02.11.18:34:55 Info: Done reading input file" {  } {  } 0 0 "2023.02.11.18:34:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1676136895735 ""}
{ "Info" "" "" "2023.02.11.18:34:56 Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.02.11.18:34:56 Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1676136896182 ""}
{ "Info" "" "" "2023.02.11.18:34:56 Info: DE2_115_SOPC: Generating DE2_115_SOPC \"DE2_115_SOPC\" for SIM_VERILOG" {  } {  } 0 0 "2023.02.11.18:34:56 Info: DE2_115_SOPC: Generating DE2_115_SOPC \"DE2_115_SOPC\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1676136896347 ""}
{ "Info" "" "" "2023.02.11.18:34:59 Info: cpu: \"DE2_115_SOPC\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2023.02.11.18:34:59 Info: cpu: \"DE2_115_SOPC\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1676136899215 ""}
{ "Info" "" "" "2023.02.11.18:34:59 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'" {  } {  } 0 0 "2023.02.11.18:34:59 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'" 0 0 "Shell" 0 -1 1676136899225 ""}
{ "Info" "  ]" "" "2023.02.11.18:34:59 Info: jtag_uart:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0002_jtag_uart_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0002_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0002_jtag_uart_gen" {  } {  } 0 0 "2023.02.11.18:34:59 Info: jtag_uart:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0002_jtag_uart_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0002_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0002_jtag_uart_gen" 0 0 "Shell" 0 -1 1676136899225 ""}
{ "Info" "" "" "2023.02.11.18:34:59 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'" {  } {  } 0 0 "2023.02.11.18:34:59 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'" 0 0 "Shell" 0 -1 1676136899885 ""}
{ "Info" "" "" "2023.02.11.18:34:59 Info: jtag_uart: \"DE2_115_SOPC\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.02.11.18:34:59 Info: jtag_uart: \"DE2_115_SOPC\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1676136899885 ""}
{ "Info" "" "" "2023.02.11.18:34:59 Info: onchip_memory2: Starting RTL generation for module 'DE2_115_SOPC_onchip_memory2'" {  } {  } 0 0 "2023.02.11.18:34:59 Info: onchip_memory2: Starting RTL generation for module 'DE2_115_SOPC_onchip_memory2'" 0 0 "Shell" 0 -1 1676136899900 ""}
{ "Info" "  ]" "" "2023.02.11.18:34:59 Info: onchip_memory2:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_SOPC_onchip_memory2 --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0003_onchip_memory2_gen//DE2_115_SOPC_onchip_memory2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0003_onchip_memory2_gen" {  } {  } 0 0 "2023.02.11.18:34:59 Info: onchip_memory2:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_SOPC_onchip_memory2 --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0003_onchip_memory2_gen//DE2_115_SOPC_onchip_memory2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0003_onchip_memory2_gen" 0 0 "Shell" 0 -1 1676136899900 ""}
{ "Info" "" "" "2023.02.11.18:35:00 Info: onchip_memory2: Done RTL generation for module 'DE2_115_SOPC_onchip_memory2'" {  } {  } 0 0 "2023.02.11.18:35:00 Info: onchip_memory2: Done RTL generation for module 'DE2_115_SOPC_onchip_memory2'" 0 0 "Shell" 0 -1 1676136900521 ""}
{ "Info" "" "" "2023.02.11.18:35:00 Info: onchip_memory2: \"DE2_115_SOPC\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 0 "2023.02.11.18:35:00 Info: onchip_memory2: \"DE2_115_SOPC\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" 0 0 "Shell" 0 -1 1676136900525 ""}
{ "Info" "" "" "2023.02.11.18:35:00 Info: pio_led: Starting RTL generation for module 'DE2_115_SOPC_pio_led'" {  } {  } 0 0 "2023.02.11.18:35:00 Info: pio_led: Starting RTL generation for module 'DE2_115_SOPC_pio_led'" 0 0 "Shell" 0 -1 1676136900535 ""}
{ "Info" "  ]" "" "2023.02.11.18:35:00 Info: pio_led:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_pio_led --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0004_pio_led_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0004_pio_led_gen//DE2_115_SOPC_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0004_pio_led_gen" {  } {  } 0 0 "2023.02.11.18:35:00 Info: pio_led:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_pio_led --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0004_pio_led_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0004_pio_led_gen//DE2_115_SOPC_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0004_pio_led_gen" 0 0 "Shell" 0 -1 1676136900535 ""}
{ "Info" "" "" "2023.02.11.18:35:00 Info: pio_led: Done RTL generation for module 'DE2_115_SOPC_pio_led'" {  } {  } 0 0 "2023.02.11.18:35:00 Info: pio_led: Done RTL generation for module 'DE2_115_SOPC_pio_led'" 0 0 "Shell" 0 -1 1676136900698 ""}
{ "Info" "" "" "2023.02.11.18:35:00 Info: pio_led: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2023.02.11.18:35:00 Info: pio_led: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1676136900713 ""}
{ "Info" "" "" "2023.02.11.18:35:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.02.11.18:35:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1676136902074 ""}
{ "Info" "" "" "2023.02.11.18:35:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.02.11.18:35:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1676136902252 ""}
{ "Info" "" "" "2023.02.11.18:35:02 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.02.11.18:35:02 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1676136902422 ""}
{ "Info" "" "" "2023.02.11.18:35:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.02.11.18:35:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1676136902599 ""}
{ "Info" "" "" "2023.02.11.18:35:03 Info: mm_interconnect_0: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.02.11.18:35:03 Info: mm_interconnect_0: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1676136903438 ""}
{ "Info" "" "" "2023.02.11.18:35:03 Info: irq_mapper: \"DE2_115_SOPC\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.02.11.18:35:03 Info: irq_mapper: \"DE2_115_SOPC\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1676136903438 ""}
{ "Info" "" "" "2023.02.11.18:35:03 Info: rst_controller: \"DE2_115_SOPC\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.02.11.18:35:03 Info: rst_controller: \"DE2_115_SOPC\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1676136903448 ""}
{ "Info" "" "" "2023.02.11.18:35:03 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'" {  } {  } 0 0 "2023.02.11.18:35:03 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'" 0 0 "Shell" 0 -1 1676136903458 ""}
{ "Info" "  ]" "" "2023.02.11.18:35:03 Info: cpu:   Generation command is \[exec C:/Programs/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Programs/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0007_cpu_gen/ --quartus_bindir=C:/Programs/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0007_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0007_cpu_gen" {  } {  } 0 0 "2023.02.11.18:35:03 Info: cpu:   Generation command is \[exec C:/Programs/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Programs/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0007_cpu_gen/ --quartus_bindir=C:/Programs/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0007_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0007_cpu_gen" 0 0 "Shell" 0 -1 1676136903458 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:04 (*) Starting Nios II generation" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:04 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1676136920766 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:04 (*)   Checking for plaintext license." {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:04 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1676136920766 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:04 (*)   Plaintext license not found." {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:04 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1676136920766 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:04 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:04 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1676136920766 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)   Encrypted license found.  SOF will not be time-limited." 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)   Creating all objects for CPU" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)     Testbench" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)     Testbench" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)     Instruction decoding" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)       Instruction fields" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)       Instruction fields" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)       Instruction decodes" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)       Instruction controls" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)       Instruction controls" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)     Pipeline frontend" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)     Pipeline backend" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:05 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "DE2_115_SOPC_cpu_cpu_nios2_waves.do'" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:07 (*)   Creating 'C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0007_cpu_gen/" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:07 (*)   Creating 'C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0007_cpu_gen/" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:07 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:07 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:08 (*)   Creating encrypted RTL" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:08 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:08 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:08 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:20 (*) Done Nios II generation" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: # 2023.02.11 18:35:20 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'" 0 0 "Shell" 0 -1 1676136920768 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1676136920786 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1676136920796 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1676136920796 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1676136920796 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1676136920796 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1676136920796 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1676136920812 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1676136920827 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1676136920827 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1676136920843 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1676136920846 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.02.11.18:35:20 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2023.02.11.18:35:20 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1676136920846 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1676136920846 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1676136920861 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1676136920861 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1676136920877 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.02.11.18:35:20 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2023.02.11.18:35:20 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1676136920877 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1676136920877 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1676136920896 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1676136920896 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.02.11.18:35:20 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2023.02.11.18:35:20 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1676136920896 ""}
{ "Info" "" "" "2023.02.11.18:35:20 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2023.02.11.18:35:20 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1676136920912 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.02.11.18:35:20 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2023.02.11.18:35:20 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1676136920912 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.02.11.18:35:21 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1676136921208 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.02.11.18:35:21 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1676136921219 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: DE2_115_SOPC: Done \"DE2_115_SOPC\" with 29 modules, 61 files" {  } {  } 0 0 "2023.02.11.18:35:21 Info: DE2_115_SOPC: Done \"DE2_115_SOPC\" with 29 modules, 61 files" 0 0 "Shell" 0 -1 1676136921219 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.02.11.18:35:21 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1676136921236 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1676136921236 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.02.11.18:35:21 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1676136921236 ""}
{ "Info" " --use-relative-paths=true" "" "2023.02.11.18:35:21 Info: sim-script-gen --spd=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC\\DE2_115_SOPC.spd --output-directory=C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" {  } {  } 0 0 "2023.02.11.18:35:21 Info: sim-script-gen --spd=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC\\DE2_115_SOPC.spd --output-directory=C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1676136921236 ""}
{ "Info" " --use-relative-paths=true" "" "2023.02.11.18:35:21 Info: Doing: ip-make-simscript --spd=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC\\DE2_115_SOPC.spd --output-directory=C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Doing: ip-make-simscript --spd=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC\\DE2_115_SOPC.spd --output-directory=C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1676136921236 ""}
{ "Info" " directory:" "" "2023.02.11.18:35:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1676136921872 ""}
{ "Info" "msim_setup.tcl" "" "2023.02.11.18:35:21 Info:     mentor" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     mentor" 0 0 "Shell" 0 -1 1676136921872 ""}
{ "Info" " directory:" "" "2023.02.11.18:35:21 Info: Generating the following file(s) for VCS simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Generating the following file(s) for VCS simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1676136921872 ""}
{ "Info" "vcs_setup.sh" "" "2023.02.11.18:35:21 Info:     synopsys/vcs" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1676136921872 ""}
{ "Info" " directory:" "" "2023.02.11.18:35:21 Info: Generating the following file(s) for VCSMX simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Generating the following file(s) for VCSMX simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1676136921872 ""}
{ "Info" "synopsys_sim.setup" "" "2023.02.11.18:35:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1676136921872 ""}
{ "Info" "vcsmx_setup.sh" "" "2023.02.11.18:35:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1676136921872 ""}
{ "Info" " directory:" "" "2023.02.11.18:35:21 Info: Generating the following file(s) for NCSIM simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Generating the following file(s) for NCSIM simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1676136921888 ""}
{ "Info" "cds.lib" "" "2023.02.11.18:35:21 Info:     cadence" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     cadence" 0 0 "Shell" 0 -1 1676136921888 ""}
{ "Info" "hdl.var" "" "2023.02.11.18:35:21 Info:     cadence" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     cadence" 0 0 "Shell" 0 -1 1676136921888 ""}
{ "Info" "ncsim_setup.sh" "" "2023.02.11.18:35:21 Info:     cadence" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     cadence" 0 0 "Shell" 0 -1 1676136921888 ""}
{ "Info" " directory" "" "2023.02.11.18:35:21 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1676136921888 ""}
{ "Info" " directory:" "" "2023.02.11.18:35:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1676136921888 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.02.11.18:35:21 Info:     aldec" {  } {  } 0 0 "2023.02.11.18:35:21 Info:     aldec" 0 0 "Shell" 0 -1 1676136921903 ""}
{ "Info" "." "" "2023.02.11.18:35:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" {  } {  } 0 0 "2023.02.11.18:35:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1676136921903 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.02.11.18:35:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1676136921903 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.02.11.18:35:21 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1676136921903 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1676136921903 ""}
{ "Info" "" "" "2023.02.11.18:35:21 Info: qsys-generate C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC.qsys --block-symbol-file --output-directory=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2023.02.11.18:35:21 Info: qsys-generate C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC.qsys --block-symbol-file --output-directory=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1676136921903 ""}
{ "Info" "DE2_115_SOPC.qsys" "" "2023.02.11.18:35:21 Info: Loading Lab7" {  } {  } 0 0 "2023.02.11.18:35:21 Info: Loading Lab7" 0 0 "Shell" 0 -1 1676136921903 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Reading input file" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Reading input file" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Parameterizing module clk_50" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Adding cpu \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Parameterizing module cpu" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Parameterizing module onchip_memory2" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Parameterizing module onchip_memory2" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Parameterizing module pio_led" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Building connections" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Building connections" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Parameterizing connections" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Validating" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Validating" 0 0 "Shell" 0 -1 1676136922035 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: Done reading input file" {  } {  } 0 0 "2023.02.11.18:35:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1676136922220 ""}
{ "Info" "" "" "2023.02.11.18:35:22 Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.02.11.18:35:22 Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1676136922617 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.02.11.18:35:23 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1676136923368 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Finished: Create block symbol file (.bsf)\n2023.02.11.18:35:23 Info:" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Finished: Create block symbol file (.bsf)\n2023.02.11.18:35:23 Info:" 0 0 "Shell" 0 -1 1676136923368 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1676136923368 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: qsys-generate C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2023.02.11.18:35:23 Info: qsys-generate C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=C:\\Users\\pgk\\TFE4208\\LabV18\\Lab7\\DE2_115_SOPC\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1676136923368 ""}
{ "Info" "DE2_115_SOPC.qsys" "" "2023.02.11.18:35:23 Info: Loading Lab7" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Loading Lab7" 0 0 "Shell" 0 -1 1676136923368 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Reading input file" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Reading input file" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Adding clk_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Parameterizing module clk_50" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Adding cpu \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Parameterizing module cpu" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Parameterizing module onchip_memory2" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Parameterizing module onchip_memory2" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Parameterizing module pio_led" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Building connections" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Building connections" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Parameterizing connections" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Validating" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Validating" 0 0 "Shell" 0 -1 1676136923492 ""}
{ "Info" "" "" "2023.02.11.18:35:23 Info: Done reading input file" {  } {  } 0 0 "2023.02.11.18:35:23 Info: Done reading input file" 0 0 "Shell" 0 -1 1676136923692 ""}
{ "Info" "" "" "2023.02.11.18:35:24 Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.02.11.18:35:24 Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1676136924061 ""}
{ "Info" "" "" "2023.02.11.18:35:24 Info: DE2_115_SOPC: Generating DE2_115_SOPC \"DE2_115_SOPC\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.02.11.18:35:24 Info: DE2_115_SOPC: Generating DE2_115_SOPC \"DE2_115_SOPC\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1676136924141 ""}
{ "Info" "" "" "2023.02.11.18:35:26 Info: cpu: \"DE2_115_SOPC\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2023.02.11.18:35:26 Info: cpu: \"DE2_115_SOPC\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1676136926145 ""}
{ "Info" "" "" "2023.02.11.18:35:26 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'" {  } {  } 0 0 "2023.02.11.18:35:26 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'" 0 0 "Shell" 0 -1 1676136926145 ""}
{ "Info" "DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2023.02.11.18:35:26 Info: jtag_uart:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0028_jtag_uart_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0028_jtag_uart_gen/" {  } {  } 0 0 "2023.02.11.18:35:26 Info: jtag_uart:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0028_jtag_uart_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0028_jtag_uart_gen/" 0 0 "Shell" 0 -1 1676136926145 ""}
{ "Info" "" "" "2023.02.11.18:35:26 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'" {  } {  } 0 0 "2023.02.11.18:35:26 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'" 0 0 "Shell" 0 -1 1676136926378 ""}
{ "Info" "" "" "2023.02.11.18:35:26 Info: jtag_uart: \"DE2_115_SOPC\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.02.11.18:35:26 Info: jtag_uart: \"DE2_115_SOPC\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1676136926381 ""}
{ "Info" "" "" "2023.02.11.18:35:26 Info: onchip_memory2: Starting RTL generation for module 'DE2_115_SOPC_onchip_memory2'" {  } {  } 0 0 "2023.02.11.18:35:26 Info: onchip_memory2: Starting RTL generation for module 'DE2_115_SOPC_onchip_memory2'" 0 0 "Shell" 0 -1 1676136926383 ""}
{ "Info" "DE2_115_SOPC_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]" "" "2023.02.11.18:35:26 Info: onchip_memory2:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_SOPC_onchip_memory2 --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0029_onchip_memory2_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0029_onchip_memory2_gen/" {  } {  } 0 0 "2023.02.11.18:35:26 Info: onchip_memory2:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_SOPC_onchip_memory2 --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0029_onchip_memory2_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0029_onchip_memory2_gen/" 0 0 "Shell" 0 -1 1676136926383 ""}
{ "Info" "" "" "2023.02.11.18:35:27 Info: onchip_memory2: Done RTL generation for module 'DE2_115_SOPC_onchip_memory2'" {  } {  } 0 0 "2023.02.11.18:35:27 Info: onchip_memory2: Done RTL generation for module 'DE2_115_SOPC_onchip_memory2'" 0 0 "Shell" 0 -1 1676136927001 ""}
{ "Info" "" "" "2023.02.11.18:35:27 Info: onchip_memory2: \"DE2_115_SOPC\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 0 "2023.02.11.18:35:27 Info: onchip_memory2: \"DE2_115_SOPC\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" 0 0 "Shell" 0 -1 1676136927006 ""}
{ "Info" "" "" "2023.02.11.18:35:27 Info: pio_led: Starting RTL generation for module 'DE2_115_SOPC_pio_led'" {  } {  } 0 0 "2023.02.11.18:35:27 Info: pio_led: Starting RTL generation for module 'DE2_115_SOPC_pio_led'" 0 0 "Shell" 0 -1 1676136927016 ""}
{ "Info" "DE2_115_SOPC_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2023.02.11.18:35:27 Info: pio_led:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_pio_led --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0030_pio_led_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0030_pio_led_gen/" {  } {  } 0 0 "2023.02.11.18:35:27 Info: pio_led:   Generation command is \[exec C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_pio_led --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0030_pio_led_gen/ --quartus_dir=C:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0030_pio_led_gen/" 0 0 "Shell" 0 -1 1676136927016 ""}
{ "Info" "" "" "2023.02.11.18:35:27 Info: pio_led: Done RTL generation for module 'DE2_115_SOPC_pio_led'" {  } {  } 0 0 "2023.02.11.18:35:27 Info: pio_led: Done RTL generation for module 'DE2_115_SOPC_pio_led'" 0 0 "Shell" 0 -1 1676136927181 ""}
{ "Info" "" "" "2023.02.11.18:35:27 Info: pio_led: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2023.02.11.18:35:27 Info: pio_led: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1676136927197 ""}
{ "Info" "" "" "2023.02.11.18:35:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.02.11.18:35:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1676136928480 ""}
{ "Info" "" "" "2023.02.11.18:35:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.02.11.18:35:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1676136928639 ""}
{ "Info" "" "" "2023.02.11.18:35:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.02.11.18:35:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1676136928821 ""}
{ "Info" "" "" "2023.02.11.18:35:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.02.11.18:35:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1676136928985 ""}
{ "Info" "" "" "2023.02.11.18:35:29 Info: mm_interconnect_0: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.02.11.18:35:29 Info: mm_interconnect_0: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1676136929823 ""}
{ "Info" "" "" "2023.02.11.18:35:29 Info: irq_mapper: \"DE2_115_SOPC\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.02.11.18:35:29 Info: irq_mapper: \"DE2_115_SOPC\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1676136929825 ""}
{ "Info" "" "" "2023.02.11.18:35:29 Info: rst_controller: \"DE2_115_SOPC\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.02.11.18:35:29 Info: rst_controller: \"DE2_115_SOPC\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1676136929831 ""}
{ "Info" "" "" "2023.02.11.18:35:29 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'" {  } {  } 0 0 "2023.02.11.18:35:29 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'" 0 0 "Shell" 0 -1 1676136929835 ""}
{ "Info" "DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2023.02.11.18:35:29 Info: cpu:   Generation command is \[exec C:/Programs/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Programs/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0033_cpu_gen/ --quartus_bindir=C:/Programs/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0033_cpu_gen/" {  } {  } 0 0 "2023.02.11.18:35:29 Info: cpu:   Generation command is \[exec C:/Programs/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Programs/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0033_cpu_gen/ --quartus_bindir=C:/Programs/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/pgk/AppData/Local/Temp/alt9399_8002267177203055369.dir/0033_cpu_gen/" 0 0 "Shell" 0 -1 1676136929835 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:30 (*) Starting Nios II generation" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:30 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1676136934818 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:30 (*)   Checking for plaintext license." {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:30 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1676136934818 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:30 (*)   Plaintext license not found." {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:30 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1676136934818 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:30 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:30 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1676136934818 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)   Encrypted license found.  SOF will not be time-limited." 0 0 "Shell" 0 -1 1676136934818 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1676136934818 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)   Creating all objects for CPU" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1676136934818 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)     Testbench" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)     Testbench" 0 0 "Shell" 0 -1 1676136934818 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)     Instruction decoding" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)       Instruction fields" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)       Instruction fields" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)       Instruction decodes" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)       Instruction controls" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)       Instruction controls" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)     Pipeline frontend" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)     Pipeline backend" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:31 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:33 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:33 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:34 (*)   Creating encrypted RTL" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:34 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:34 (*) Done Nios II generation" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: # 2023.02.11 18:35:34 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'" 0 0 "Shell" 0 -1 1676136934820 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1676136934830 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1676136934840 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1676136934840 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1676136934840 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1676136934848 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1676136934848 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1676136934858 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1676136934860 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1676136934868 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1676136934881 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1676136934881 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.02.11.18:35:34 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2023.02.11.18:35:34 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1676136934881 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1676136934889 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1676136934889 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1676136934899 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1676136934899 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.02.11.18:35:34 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2023.02.11.18:35:34 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1676136934899 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1676136934914 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1676136934914 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1676136934914 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.02.11.18:35:34 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2023.02.11.18:35:34 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1676136934914 ""}
{ "Info" "" "" "2023.02.11.18:35:34 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2023.02.11.18:35:34 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1676136934930 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.02.11.18:35:34 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2023.02.11.18:35:34 Info: Reusing file C:/Users/pgk/TFE4208/LabV18/Lab7/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1676136934930 ""}
{ "Info" "" "" "2023.02.11.18:35:35 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.02.11.18:35:35 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1676136935214 ""}
{ "Info" "" "" "2023.02.11.18:35:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.02.11.18:35:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1676136935214 ""}
{ "Info" "" "" "2023.02.11.18:35:35 Info: DE2_115_SOPC: Done \"DE2_115_SOPC\" with 29 modules, 49 files" {  } {  } 0 0 "2023.02.11.18:35:35 Info: DE2_115_SOPC: Done \"DE2_115_SOPC\" with 29 modules, 49 files" 0 0 "Shell" 0 -1 1676136935214 ""}
{ "Info" "" "" "2023.02.11.18:35:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.02.11.18:35:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1676136935315 ""}
{ "Info" "" "" "2023.02.11.18:35:35 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.02.11.18:35:35 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1676136935315 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys DE2_115_SOPC.qsys " "Completed upgrading IP component Qsys with file \"DE2_115_SOPC.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1676136935477 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/programs/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/programs/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1676136935712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676136935712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 11 18:35:35 2023 " "Processing ended: Sat Feb 11 18:35:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676136935712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676136935712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676136935712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1676136935712 ""}
