# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all 
# Start time: 12:39:19 on Apr 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=12.
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_monitor_pkg(fast)
# Loading work.FIFO_sequencer_pkg(fast)
# Loading work.FIFO_reset_sequence_pkg(fast)
# Loading work.FIFO_sequences_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_agent_pkg(fast)
# Loading work.FIFO_scoreboard_pkg(fast)
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.FIFO_defines_svh_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva(fast)
# Loading work.golden_model(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: POPMAN  Hostname: ALIADEL  ProcessID: 1824
#           Attempting to use alternate WLF file "./wlftknkwsy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftknkwsy
# Add signals to the wave window
# add wave /tb_top/DUT/*
# 
# Code Coverage
# coverage save top.ucdb -onexit -du work.FIFO
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 55 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   FIFO_agent
#   FIFO_base_sequence
#   FIFO_config
#   FIFO_coverage
#   FIFO_driver
#   FIFO_env
#   FIFO_monitor
#   FIFO_normal_mode_sequence
#   FIFO_read_only_sequence
#   FIFO_reset_sequence
#   FIFO_scoreboard
#   FIFO_seq_item
#   FIFO_sequencer
#   FIFO_test
#   FIFO_write_only_sequence
#   FIFO_write_ph_read_pl_sequence
#   FIFO_write_pl_read_ph_sequence
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(53) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(55) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(57) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(82) @ 10: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_only_sequence [run_phase] FIFO constraint mode 'write_only_c' started
# ** Error: Failed to assert reset
#    Time: 15 ps Started: 5 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 195 ps Started: 185 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 235 ps Started: 225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 265 ps Started: 255 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 485 ps Started: 475 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 965 ps Started: 955 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 1785 ps Started: 1775 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 1895 ps Started: 1885 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 2915 ps Started: 2905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 3035 ps Started: 3025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 3345 ps Started: 3335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 3615 ps Started: 3605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 4065 ps Started: 4055 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 4125 ps Started: 4115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 4235 ps Started: 4225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 4715 ps Started: 4705 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 4815 ps Started: 4805 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 5885 ps Started: 5875 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 6015 ps Started: 6005 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 7025 ps Started: 7015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 7755 ps Started: 7745 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 7845 ps Started: 7835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 8125 ps Started: 8115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 8295 ps Started: 8285 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 9415 ps Started: 9405 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(61) @ 10010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_read_only_sequence [run_phase] FIFO constraint mode 'read_only_c' started
# ** Error: Failed to assert reset
#    Time: 10185 ps Started: 10175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 10355 ps Started: 10345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 10405 ps Started: 10395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 10435 ps Started: 10425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 10505 ps Started: 10495 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 11085 ps Started: 11075 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 11115 ps Started: 11105 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 11255 ps Started: 11245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 11415 ps Started: 11405 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 12095 ps Started: 12085 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 12455 ps Started: 12445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 12565 ps Started: 12555 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 12915 ps Started: 12905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 13025 ps Started: 13015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 13995 ps Started: 13985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 14135 ps Started: 14125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 14225 ps Started: 14215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 14345 ps Started: 14335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 14375 ps Started: 14365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 14555 ps Started: 14545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 14685 ps Started: 14675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 14755 ps Started: 14745 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 15185 ps Started: 15175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 15555 ps Started: 15545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 15985 ps Started: 15975 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 16245 ps Started: 16235 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 16795 ps Started: 16785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 17295 ps Started: 17285 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 17465 ps Started: 17455 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 17585 ps Started: 17575 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 17775 ps Started: 17765 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 18955 ps Started: 18945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 19395 ps Started: 19385 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 19665 ps Started: 19655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 19735 ps Started: 19725 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 19955 ps Started: 19945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(103) @ 20010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_ph_read_pl_sequence [run_phase] FIFO constraint mode 'write_ph_read_pl_c' started
# ** Error: Failed to assert reset
#    Time: 20445 ps Started: 20435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 20905 ps Started: 20895 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 20925 ps Started: 20915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 21345 ps Started: 21335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 21875 ps Started: 21865 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 21945 ps Started: 21935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 23145 ps Started: 23135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 23275 ps Started: 23265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 23455 ps Started: 23445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 24025 ps Started: 24015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 24255 ps Started: 24245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 25685 ps Started: 25675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 26595 ps Started: 26585 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 26745 ps Started: 26735 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 26865 ps Started: 26855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 26945 ps Started: 26935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 27475 ps Started: 27465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 29745 ps Started: 29735 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 29935 ps Started: 29925 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(124) @ 30010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_pl_read_ph_sequence [run_phase] FIFO constraint mode 'write_pl_read_ph_c' started
# ** Error: Failed to assert reset
#    Time: 30275 ps Started: 30265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 30535 ps Started: 30525 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 30695 ps Started: 30685 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 31025 ps Started: 31015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 31375 ps Started: 31365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 31945 ps Started: 31935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 32315 ps Started: 32305 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 32895 ps Started: 32885 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 32955 ps Started: 32945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 33145 ps Started: 33135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 33315 ps Started: 33305 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 34555 ps Started: 34545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 34665 ps Started: 34655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 35395 ps Started: 35385 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 36135 ps Started: 36125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 36235 ps Started: 36225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 36255 ps Started: 36245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 36675 ps Started: 36665 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 37215 ps Started: 37205 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 37955 ps Started: 37945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 38435 ps Started: 38425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 38625 ps Started: 38615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 39095 ps Started: 39085 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 39155 ps Started: 39145 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(39) @ 40010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_normal_mode_seq [run_phase] FIFO constraint mode 'normal_mode_c' started
# ** Error: Failed to assert reset
#    Time: 40295 ps Started: 40285 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 40435 ps Started: 40425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 40475 ps Started: 40465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 41205 ps Started: 41195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 41525 ps Started: 41515 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 41845 ps Started: 41835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 42335 ps Started: 42325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 42615 ps Started: 42605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 42705 ps Started: 42695 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 43455 ps Started: 43445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 43995 ps Started: 43985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 45245 ps Started: 45235 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 46205 ps Started: 46195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 46245 ps Started: 46235 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 46275 ps Started: 46265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 46435 ps Started: 46425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 47595 ps Started: 47585 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 47805 ps Started: 47795 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 48205 ps Started: 48195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 48335 ps Started: 48325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 48695 ps Started: 48685 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 49275 ps Started: 49265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 49305 ps Started: 49295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 49485 ps Started: 49475 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 49845 ps Started: 49835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 50365 ps Started: 50355 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 50685 ps Started: 50675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 51805 ps Started: 51795 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 51855 ps Started: 51845 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 52985 ps Started: 52975 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 53195 ps Started: 53185 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 53345 ps Started: 53335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 53435 ps Started: 53425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 53625 ps Started: 53615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 53805 ps Started: 53795 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 53925 ps Started: 53915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 54065 ps Started: 54055 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 54825 ps Started: 54815 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 55255 ps Started: 55245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 55615 ps Started: 55605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 55635 ps Started: 55625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 55695 ps Started: 55685 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 55905 ps Started: 55895 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 55925 ps Started: 55915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 56125 ps Started: 56115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 56145 ps Started: 56135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 57265 ps Started: 57255 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 57385 ps Started: 57375 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 58125 ps Started: 58115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 58205 ps Started: 58195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 58295 ps Started: 58285 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 58525 ps Started: 58515 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 59815 ps Started: 59805 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 60135 ps Started: 60125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 60175 ps Started: 60165 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 60615 ps Started: 60605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 60915 ps Started: 60905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 61055 ps Started: 61045 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 61495 ps Started: 61485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 61675 ps Started: 61665 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 62495 ps Started: 62485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 62635 ps Started: 62625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 62845 ps Started: 62835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 63335 ps Started: 63325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 63475 ps Started: 63465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 63625 ps Started: 63615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 64075 ps Started: 64065 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 64175 ps Started: 64165 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 64545 ps Started: 64535 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 64625 ps Started: 64615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 64865 ps Started: 64855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 64955 ps Started: 64945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 65215 ps Started: 65205 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 65345 ps Started: 65335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 66145 ps Started: 66135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 66275 ps Started: 66265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 66315 ps Started: 66305 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 66445 ps Started: 66435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 66815 ps Started: 66805 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 67355 ps Started: 67345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 67405 ps Started: 67395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 67715 ps Started: 67705 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 67965 ps Started: 67955 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 68185 ps Started: 68175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 68475 ps Started: 68465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 68855 ps Started: 68845 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 69285 ps Started: 69275 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 69375 ps Started: 69365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 70105 ps Started: 70095 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 70435 ps Started: 70425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 71125 ps Started: 71115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 71475 ps Started: 71465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 72065 ps Started: 72055 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 73945 ps Started: 73935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 74215 ps Started: 74205 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 75225 ps Started: 75215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 75355 ps Started: 75345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 75405 ps Started: 75395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 76525 ps Started: 76515 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 76795 ps Started: 76785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 77645 ps Started: 77635 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 77825 ps Started: 77815 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 78135 ps Started: 78125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 78165 ps Started: 78155 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 78195 ps Started: 78185 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 78785 ps Started: 78775 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 79555 ps Started: 79545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 79875 ps Started: 79865 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 79915 ps Started: 79905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 80455 ps Started: 80445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 80915 ps Started: 80905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 81795 ps Started: 81785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 81865 ps Started: 81855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 84345 ps Started: 84335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 85535 ps Started: 85525 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 85605 ps Started: 85595 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 85895 ps Started: 85885 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 86005 ps Started: 85995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 86235 ps Started: 86225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 88235 ps Started: 88225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 88395 ps Started: 88385 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 88505 ps Started: 88495 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 88525 ps Started: 88515 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 88675 ps Started: 88665 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 88795 ps Started: 88785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 88855 ps Started: 88845 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 88965 ps Started: 88955 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 89205 ps Started: 89195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 89385 ps Started: 89375 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 89915 ps Started: 89905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 90605 ps Started: 90595 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 90625 ps Started: 90615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 90665 ps Started: 90655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 90785 ps Started: 90775 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 91375 ps Started: 91365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 91755 ps Started: 91745 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 92225 ps Started: 92215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 92565 ps Started: 92555 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 92605 ps Started: 92595 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 92645 ps Started: 92635 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 92705 ps Started: 92695 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 92995 ps Started: 92985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 93035 ps Started: 93025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 93205 ps Started: 93195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 93735 ps Started: 93725 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 94035 ps Started: 94025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 94165 ps Started: 94155 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 94305 ps Started: 94295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 94425 ps Started: 94415 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 94515 ps Started: 94505 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 95145 ps Started: 95135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 95285 ps Started: 95275 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 95305 ps Started: 95295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 95745 ps Started: 95735 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 95825 ps Started: 95815 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 98195 ps Started: 98185 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 98665 ps Started: 98655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 98695 ps Started: 98685 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 99445 ps Started: 99435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 99495 ps Started: 99485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 99795 ps Started: 99785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 99895 ps Started: 99885 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 100305 ps Started: 100295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 100835 ps Started: 100825 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 101055 ps Started: 101045 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 101395 ps Started: 101385 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 101485 ps Started: 101475 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 101625 ps Started: 101615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 101685 ps Started: 101675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 101915 ps Started: 101905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 102225 ps Started: 102215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 102305 ps Started: 102295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 102445 ps Started: 102435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 102775 ps Started: 102765 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 103415 ps Started: 103405 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 103915 ps Started: 103905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 104625 ps Started: 104615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 105205 ps Started: 105195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 105335 ps Started: 105325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 106075 ps Started: 106065 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 106325 ps Started: 106315 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 106385 ps Started: 106375 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 106685 ps Started: 106675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 106715 ps Started: 106705 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 106855 ps Started: 106845 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 106915 ps Started: 106905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 106995 ps Started: 106985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 107055 ps Started: 107045 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 107145 ps Started: 107135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 107405 ps Started: 107395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 107615 ps Started: 107605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 108675 ps Started: 108665 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 108745 ps Started: 108735 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 109045 ps Started: 109035 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 109875 ps Started: 109865 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 110185 ps Started: 110175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 110305 ps Started: 110295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 110995 ps Started: 110985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 111365 ps Started: 111355 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 112185 ps Started: 112175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 112235 ps Started: 112225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 112475 ps Started: 112465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 112865 ps Started: 112855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 112915 ps Started: 112905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 113455 ps Started: 113445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 113555 ps Started: 113545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 113975 ps Started: 113965 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 114125 ps Started: 114115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 116235 ps Started: 116225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 116605 ps Started: 116595 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 116635 ps Started: 116625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 116905 ps Started: 116895 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 116925 ps Started: 116915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 117035 ps Started: 117025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 117205 ps Started: 117195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 117245 ps Started: 117235 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 118555 ps Started: 118545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 118705 ps Started: 118695 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 119005 ps Started: 118995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 119765 ps Started: 119755 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 119925 ps Started: 119915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 119945 ps Started: 119935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 120865 ps Started: 120855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 121145 ps Started: 121135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 121705 ps Started: 121695 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 121725 ps Started: 121715 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 121775 ps Started: 121765 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 122145 ps Started: 122135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 122355 ps Started: 122345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 122465 ps Started: 122455 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 122635 ps Started: 122625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 122795 ps Started: 122785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 122825 ps Started: 122815 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 122935 ps Started: 122925 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 123615 ps Started: 123605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 124045 ps Started: 124035 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 124155 ps Started: 124145 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 125495 ps Started: 125485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 125715 ps Started: 125705 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 125795 ps Started: 125785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 125845 ps Started: 125835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 126505 ps Started: 126495 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 127005 ps Started: 126995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 127645 ps Started: 127635 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 127685 ps Started: 127675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 128255 ps Started: 128245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 129015 ps Started: 129005 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 129075 ps Started: 129065 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 129805 ps Started: 129795 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 130255 ps Started: 130245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 131035 ps Started: 131025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 131325 ps Started: 131315 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 131375 ps Started: 131365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 131835 ps Started: 131825 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 133005 ps Started: 132995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 133475 ps Started: 133465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 133495 ps Started: 133485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 133545 ps Started: 133535 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 134175 ps Started: 134165 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 134305 ps Started: 134295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 135265 ps Started: 135255 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 135415 ps Started: 135405 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 135555 ps Started: 135545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 135665 ps Started: 135655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 135925 ps Started: 135915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 135995 ps Started: 135985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 136025 ps Started: 136015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 136555 ps Started: 136545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 136735 ps Started: 136725 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 136755 ps Started: 136745 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 136955 ps Started: 136945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 137045 ps Started: 137035 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 137315 ps Started: 137305 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 137335 ps Started: 137325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 137355 ps Started: 137345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 137405 ps Started: 137395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 137515 ps Started: 137505 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 138005 ps Started: 137995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 138075 ps Started: 138065 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 138115 ps Started: 138105 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 138355 ps Started: 138345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 138575 ps Started: 138565 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 139005 ps Started: 138995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 139225 ps Started: 139215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 139345 ps Started: 139335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 139475 ps Started: 139465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 139635 ps Started: 139625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# ** Error: Failed to assert reset
#    Time: 139665 ps Started: 139655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 41
# UVM_INFO top/test/test.sv(63) @ 140010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 140010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/FIFO_scoreboard.sv(48) @ 140010: uvm_test_top.env.fifo_sb [report_phase] At time 140010: Simulation Ends and Error count= 0, Correct count= 14001
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     9
# ** Note: $stop    : top/top.sv(74)
#    Time: 140010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 74
# Stopped at top/top.sv line 74
# Disable the transcript
# transcript off
# Saving coverage database on exit...
# End time: 12:39:35 on Apr 03,2025, Elapsed time: 0:00:16
# Errors: 392, Warnings: 14
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 12:39:35 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code and Assertions.txt 
# End time: 12:39:35 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:41:05 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# ** Note: (vlog-2286) objects/FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_sequences_pkg
# -- Importing package FIFO_seq_item_pkg
# Break key hit
# ** Fatal: (SIGINT) Compile interrupted.
# objects/FIFO_seq_item.sv(91): Verilog Compiler exiting
# End time: 12:41:06 on Apr 03,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 12
# ** Error: C:/questasim64_2021.1/win64/vlog failed.
# Error in macro ./scripts/run.tcl line 6
# C:/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog +incdir+./interface -f "scripts/list.list" -mfcu +cover -covercells"
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:41:12 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# ** Note: (vlog-2286) objects/FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_sequences_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Importing package FIFO_reset_sequence_pkg
# -- Importing package FIFO_scoreboard_pkg
# -- Importing package FIFO_sequencer_pkg
# -- Importing package FIFO_monitor_pkg
# -- Importing package FIFO_agent_pkg
# -- Importing package FIFO_coverage_pkg
# -- Importing package FIFO_test_pkg
# -- Compiling interface FIFO_if
# -- Compiling package shared_pkg
# -- Compiling module FIFO
# -- Compiling module golden_model
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_config_pkg
# -- Compiling package FIFO_seq_item_pkg
# -- Compiling package FIFO_sequences_pkg
# -- Compiling package FIFO_reset_sequence_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_monitor_pkg
# -- Compiling package FIFO_sequencer_pkg
# -- Compiling package FIFO_agent_pkg
# -- Compiling package FIFO_scoreboard_pkg
# -- Compiling package FIFO_coverage_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_env_pkg
# -- Compiling package FIFO_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:41:14 on Apr 03,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 24
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all 
# Start time: 12:41:14 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_monitor_pkg(fast)
# Loading work.FIFO_sequencer_pkg(fast)
# Loading work.FIFO_reset_sequence_pkg(fast)
# Loading work.FIFO_sequences_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_agent_pkg(fast)
# Loading work.FIFO_scoreboard_pkg(fast)
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.FIFO_defines_svh_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva(fast)
# Loading work.golden_model(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: POPMAN  Hostname: ALIADEL  ProcessID: 1824
#           Attempting to use alternate WLF file "./wlftr1sbjj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr1sbjj
# Add signals to the wave window
# add wave /tb_top/DUT/*
# 
# Code Coverage
# coverage save top.ucdb -onexit -du work.FIFO
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 55 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   FIFO_agent
#   FIFO_base_sequence
#   FIFO_config
#   FIFO_coverage
#   FIFO_driver
#   FIFO_env
#   FIFO_monitor
#   FIFO_normal_mode_sequence
#   FIFO_read_only_sequence
#   FIFO_reset_sequence
#   FIFO_scoreboard
#   FIFO_seq_item
#   FIFO_sequencer
#   FIFO_test
#   FIFO_write_only_sequence
#   FIFO_write_ph_read_pl_sequence
#   FIFO_write_pl_read_ph_sequence
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(53) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(55) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(57) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(82) @ 10: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_only_sequence [run_phase] FIFO constraint mode 'write_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(61) @ 10010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_read_only_sequence [run_phase] FIFO constraint mode 'read_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(103) @ 20010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_ph_read_pl_sequence [run_phase] FIFO constraint mode 'write_ph_read_pl_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(124) @ 30010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_pl_read_ph_sequence [run_phase] FIFO constraint mode 'write_pl_read_ph_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(39) @ 40010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_normal_mode_seq [run_phase] FIFO constraint mode 'normal_mode_c' started
# UVM_INFO top/test/test.sv(63) @ 140010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 140010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/FIFO_scoreboard.sv(48) @ 140010: uvm_test_top.env.fifo_sb [report_phase] At time 140010: Simulation Ends and Error count= 0, Correct count= 14001
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     9
# ** Note: $stop    : top/top.sv(74)
#    Time: 140010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 74
# Stopped at top/top.sv line 74
# Disable the transcript
# transcript off
# Saving coverage database on exit...
# End time: 12:41:28 on Apr 03,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 2
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 12:41:28 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code and Assertions.txt 
# End time: 12:41:28 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:41:51 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# ** Note: (vlog-2286) objects/FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_sequences_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Importing package FIFO_reset_sequence_pkg
# -- Importing package FIFO_scoreboard_pkg
# -- Importing package FIFO_sequencer_pkg
# -- Importing package FIFO_monitor_pkg
# -- Importing package FIFO_agent_pkg
# -- Importing package FIFO_coverage_pkg
# -- Importing package FIFO_test_pkg
# -- Compiling interface FIFO_if
# -- Compiling package shared_pkg
# -- Compiling module FIFO
# -- Compiling module golden_model
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_config_pkg
# -- Compiling package FIFO_seq_item_pkg
# -- Compiling package FIFO_sequences_pkg
# -- Compiling package FIFO_reset_sequence_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_monitor_pkg
# -- Compiling package FIFO_sequencer_pkg
# -- Compiling package FIFO_agent_pkg
# -- Compiling package FIFO_scoreboard_pkg
# -- Compiling package FIFO_coverage_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_env_pkg
# -- Compiling package FIFO_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:41:52 on Apr 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 24
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all 
# Start time: 12:41:53 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_monitor_pkg(fast)
# Loading work.FIFO_sequencer_pkg(fast)
# Loading work.FIFO_reset_sequence_pkg(fast)
# Loading work.FIFO_sequences_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_agent_pkg(fast)
# Loading work.FIFO_scoreboard_pkg(fast)
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.FIFO_defines_svh_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva(fast)
# Loading work.golden_model(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: POPMAN  Hostname: ALIADEL  ProcessID: 1824
#           Attempting to use alternate WLF file "./wlftcesrkq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcesrkq
# Add signals to the wave window
# add wave /tb_top/DUT/*
# 
# Code Coverage
# coverage save top.ucdb -onexit -du work.FIFO
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 55 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   FIFO_agent
#   FIFO_base_sequence
#   FIFO_config
#   FIFO_coverage
#   FIFO_driver
#   FIFO_env
#   FIFO_monitor
#   FIFO_normal_mode_sequence
#   FIFO_read_only_sequence
#   FIFO_reset_sequence
#   FIFO_scoreboard
#   FIFO_seq_item
#   FIFO_sequencer
#   FIFO_test
#   FIFO_write_only_sequence
#   FIFO_write_ph_read_pl_sequence
#   FIFO_write_pl_read_ph_sequence
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(53) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ** Error: correct to assert reset at time 5
#    Time: 5 ps Started: 5 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# UVM_INFO top/test/test.sv(55) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(57) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(82) @ 10: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_only_sequence [run_phase] FIFO constraint mode 'write_only_c' started
# ** Error: correct to assert reset at time 185
#    Time: 185 ps Started: 185 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 225
#    Time: 225 ps Started: 225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 255
#    Time: 255 ps Started: 255 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 475
#    Time: 475 ps Started: 475 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 955
#    Time: 955 ps Started: 955 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 1775
#    Time: 1775 ps Started: 1775 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 1885
#    Time: 1885 ps Started: 1885 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 2905
#    Time: 2905 ps Started: 2905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 3025
#    Time: 3025 ps Started: 3025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 3335
#    Time: 3335 ps Started: 3335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 3605
#    Time: 3605 ps Started: 3605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 4055
#    Time: 4055 ps Started: 4055 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 4115
#    Time: 4115 ps Started: 4115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 4225
#    Time: 4225 ps Started: 4225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 4705
#    Time: 4705 ps Started: 4705 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 4805
#    Time: 4805 ps Started: 4805 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 5875
#    Time: 5875 ps Started: 5875 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 6005
#    Time: 6005 ps Started: 6005 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 7015
#    Time: 7015 ps Started: 7015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 7745
#    Time: 7745 ps Started: 7745 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 7835
#    Time: 7835 ps Started: 7835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 8115
#    Time: 8115 ps Started: 8115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 8285
#    Time: 8285 ps Started: 8285 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 9405
#    Time: 9405 ps Started: 9405 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(61) @ 10010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_read_only_sequence [run_phase] FIFO constraint mode 'read_only_c' started
# ** Error: correct to assert reset at time 10175
#    Time: 10175 ps Started: 10175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 10345
#    Time: 10345 ps Started: 10345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 10395
#    Time: 10395 ps Started: 10395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 10425
#    Time: 10425 ps Started: 10425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 10495
#    Time: 10495 ps Started: 10495 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 11075
#    Time: 11075 ps Started: 11075 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 11105
#    Time: 11105 ps Started: 11105 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 11245
#    Time: 11245 ps Started: 11245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 11405
#    Time: 11405 ps Started: 11405 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 12085
#    Time: 12085 ps Started: 12085 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 12445
#    Time: 12445 ps Started: 12445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 12555
#    Time: 12555 ps Started: 12555 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 12905
#    Time: 12905 ps Started: 12905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 13005
#    Time: 13005 ps Started: 13005 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 13015
#    Time: 13015 ps Started: 13015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 13985
#    Time: 13985 ps Started: 13985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 14125
#    Time: 14125 ps Started: 14125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 14215
#    Time: 14215 ps Started: 14215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 14335
#    Time: 14335 ps Started: 14335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 14365
#    Time: 14365 ps Started: 14365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 14545
#    Time: 14545 ps Started: 14545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 14675
#    Time: 14675 ps Started: 14675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 14745
#    Time: 14745 ps Started: 14745 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 15175
#    Time: 15175 ps Started: 15175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 15545
#    Time: 15545 ps Started: 15545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 15975
#    Time: 15975 ps Started: 15975 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 16235
#    Time: 16235 ps Started: 16235 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 16785
#    Time: 16785 ps Started: 16785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 17285
#    Time: 17285 ps Started: 17285 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 17455
#    Time: 17455 ps Started: 17455 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 17575
#    Time: 17575 ps Started: 17575 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 17765
#    Time: 17765 ps Started: 17765 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 18945
#    Time: 18945 ps Started: 18945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 19385
#    Time: 19385 ps Started: 19385 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 19655
#    Time: 19655 ps Started: 19655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 19725
#    Time: 19725 ps Started: 19725 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 19945
#    Time: 19945 ps Started: 19945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(103) @ 20010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_ph_read_pl_sequence [run_phase] FIFO constraint mode 'write_ph_read_pl_c' started
# ** Error: correct to assert reset at time 20435
#    Time: 20435 ps Started: 20435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 20895
#    Time: 20895 ps Started: 20895 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 20915
#    Time: 20915 ps Started: 20915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 21335
#    Time: 21335 ps Started: 21335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 21865
#    Time: 21865 ps Started: 21865 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 21935
#    Time: 21935 ps Started: 21935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 23135
#    Time: 23135 ps Started: 23135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 23265
#    Time: 23265 ps Started: 23265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 23445
#    Time: 23445 ps Started: 23445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 24015
#    Time: 24015 ps Started: 24015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 24245
#    Time: 24245 ps Started: 24245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 25675
#    Time: 25675 ps Started: 25675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 26575
#    Time: 26575 ps Started: 26575 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 26585
#    Time: 26585 ps Started: 26585 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 26735
#    Time: 26735 ps Started: 26735 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 26855
#    Time: 26855 ps Started: 26855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 26935
#    Time: 26935 ps Started: 26935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 27465
#    Time: 27465 ps Started: 27465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 29735
#    Time: 29735 ps Started: 29735 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 29925
#    Time: 29925 ps Started: 29925 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(124) @ 30010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_pl_read_ph_sequence [run_phase] FIFO constraint mode 'write_pl_read_ph_c' started
# ** Error: correct to assert reset at time 30265
#    Time: 30265 ps Started: 30265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 30525
#    Time: 30525 ps Started: 30525 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 30685
#    Time: 30685 ps Started: 30685 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 31015
#    Time: 31015 ps Started: 31015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 31365
#    Time: 31365 ps Started: 31365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 31935
#    Time: 31935 ps Started: 31935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 32305
#    Time: 32305 ps Started: 32305 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 32885
#    Time: 32885 ps Started: 32885 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 32945
#    Time: 32945 ps Started: 32945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 33135
#    Time: 33135 ps Started: 33135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 33305
#    Time: 33305 ps Started: 33305 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 34545
#    Time: 34545 ps Started: 34545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 34655
#    Time: 34655 ps Started: 34655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 35385
#    Time: 35385 ps Started: 35385 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 36125
#    Time: 36125 ps Started: 36125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 36225
#    Time: 36225 ps Started: 36225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 36245
#    Time: 36245 ps Started: 36245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 36665
#    Time: 36665 ps Started: 36665 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 37205
#    Time: 37205 ps Started: 37205 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 37945
#    Time: 37945 ps Started: 37945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 38425
#    Time: 38425 ps Started: 38425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 38615
#    Time: 38615 ps Started: 38615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 39085
#    Time: 39085 ps Started: 39085 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 39145
#    Time: 39145 ps Started: 39145 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(39) @ 40010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_normal_mode_seq [run_phase] FIFO constraint mode 'normal_mode_c' started
# ** Error: correct to assert reset at time 40275
#    Time: 40275 ps Started: 40275 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 40285
#    Time: 40285 ps Started: 40285 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 40425
#    Time: 40425 ps Started: 40425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 40465
#    Time: 40465 ps Started: 40465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 41195
#    Time: 41195 ps Started: 41195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 41515
#    Time: 41515 ps Started: 41515 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 41835
#    Time: 41835 ps Started: 41835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 42325
#    Time: 42325 ps Started: 42325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 42605
#    Time: 42605 ps Started: 42605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 42695
#    Time: 42695 ps Started: 42695 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 43445
#    Time: 43445 ps Started: 43445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 43985
#    Time: 43985 ps Started: 43985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 45235
#    Time: 45235 ps Started: 45235 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 46195
#    Time: 46195 ps Started: 46195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 46235
#    Time: 46235 ps Started: 46235 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 46265
#    Time: 46265 ps Started: 46265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 46425
#    Time: 46425 ps Started: 46425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 47585
#    Time: 47585 ps Started: 47585 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 47795
#    Time: 47795 ps Started: 47795 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 48195
#    Time: 48195 ps Started: 48195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 48325
#    Time: 48325 ps Started: 48325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 48685
#    Time: 48685 ps Started: 48685 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 49265
#    Time: 49265 ps Started: 49265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 49295
#    Time: 49295 ps Started: 49295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 49475
#    Time: 49475 ps Started: 49475 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 49835
#    Time: 49835 ps Started: 49835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 50355
#    Time: 50355 ps Started: 50355 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 50675
#    Time: 50675 ps Started: 50675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 51795
#    Time: 51795 ps Started: 51795 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 51845
#    Time: 51845 ps Started: 51845 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 52975
#    Time: 52975 ps Started: 52975 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 53185
#    Time: 53185 ps Started: 53185 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 53335
#    Time: 53335 ps Started: 53335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 53425
#    Time: 53425 ps Started: 53425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 53615
#    Time: 53615 ps Started: 53615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 53795
#    Time: 53795 ps Started: 53795 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 53915
#    Time: 53915 ps Started: 53915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 54055
#    Time: 54055 ps Started: 54055 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 54815
#    Time: 54815 ps Started: 54815 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 55245
#    Time: 55245 ps Started: 55245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 55605
#    Time: 55605 ps Started: 55605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 55625
#    Time: 55625 ps Started: 55625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 55685
#    Time: 55685 ps Started: 55685 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 55895
#    Time: 55895 ps Started: 55895 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 55915
#    Time: 55915 ps Started: 55915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 56115
#    Time: 56115 ps Started: 56115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 56135
#    Time: 56135 ps Started: 56135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 57255
#    Time: 57255 ps Started: 57255 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 57375
#    Time: 57375 ps Started: 57375 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 58115
#    Time: 58115 ps Started: 58115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 58195
#    Time: 58195 ps Started: 58195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 58285
#    Time: 58285 ps Started: 58285 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 58515
#    Time: 58515 ps Started: 58515 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 59805
#    Time: 59805 ps Started: 59805 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 60125
#    Time: 60125 ps Started: 60125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 60165
#    Time: 60165 ps Started: 60165 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 60605
#    Time: 60605 ps Started: 60605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 60905
#    Time: 60905 ps Started: 60905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 61045
#    Time: 61045 ps Started: 61045 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 61485
#    Time: 61485 ps Started: 61485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 61665
#    Time: 61665 ps Started: 61665 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 62485
#    Time: 62485 ps Started: 62485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 62625
#    Time: 62625 ps Started: 62625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 62835
#    Time: 62835 ps Started: 62835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 63325
#    Time: 63325 ps Started: 63325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 63465
#    Time: 63465 ps Started: 63465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 63615
#    Time: 63615 ps Started: 63615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 64065
#    Time: 64065 ps Started: 64065 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 64165
#    Time: 64165 ps Started: 64165 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 64535
#    Time: 64535 ps Started: 64535 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 64615
#    Time: 64615 ps Started: 64615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 64855
#    Time: 64855 ps Started: 64855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 64945
#    Time: 64945 ps Started: 64945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 65205
#    Time: 65205 ps Started: 65205 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 65335
#    Time: 65335 ps Started: 65335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 66135
#    Time: 66135 ps Started: 66135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 66265
#    Time: 66265 ps Started: 66265 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 66305
#    Time: 66305 ps Started: 66305 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 66435
#    Time: 66435 ps Started: 66435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 66805
#    Time: 66805 ps Started: 66805 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 67345
#    Time: 67345 ps Started: 67345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 67395
#    Time: 67395 ps Started: 67395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 67705
#    Time: 67705 ps Started: 67705 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 67955
#    Time: 67955 ps Started: 67955 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 68175
#    Time: 68175 ps Started: 68175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 68465
#    Time: 68465 ps Started: 68465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 68845
#    Time: 68845 ps Started: 68845 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 69275
#    Time: 69275 ps Started: 69275 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 69365
#    Time: 69365 ps Started: 69365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 70095
#    Time: 70095 ps Started: 70095 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 70425
#    Time: 70425 ps Started: 70425 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 71115
#    Time: 71115 ps Started: 71115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 71465
#    Time: 71465 ps Started: 71465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 72055
#    Time: 72055 ps Started: 72055 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 73935
#    Time: 73935 ps Started: 73935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 74205
#    Time: 74205 ps Started: 74205 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 75205
#    Time: 75205 ps Started: 75205 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 75215
#    Time: 75215 ps Started: 75215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 75345
#    Time: 75345 ps Started: 75345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 75395
#    Time: 75395 ps Started: 75395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 76515
#    Time: 76515 ps Started: 76515 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 76775
#    Time: 76775 ps Started: 76775 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 76785
#    Time: 76785 ps Started: 76785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 77635
#    Time: 77635 ps Started: 77635 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 77815
#    Time: 77815 ps Started: 77815 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 78125
#    Time: 78125 ps Started: 78125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 78155
#    Time: 78155 ps Started: 78155 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 78185
#    Time: 78185 ps Started: 78185 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 78775
#    Time: 78775 ps Started: 78775 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 79545
#    Time: 79545 ps Started: 79545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 79865
#    Time: 79865 ps Started: 79865 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 79905
#    Time: 79905 ps Started: 79905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 80435
#    Time: 80435 ps Started: 80435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 80445
#    Time: 80445 ps Started: 80445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 80905
#    Time: 80905 ps Started: 80905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 81785
#    Time: 81785 ps Started: 81785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 81855
#    Time: 81855 ps Started: 81855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 84335
#    Time: 84335 ps Started: 84335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 85525
#    Time: 85525 ps Started: 85525 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 85595
#    Time: 85595 ps Started: 85595 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 85875
#    Time: 85875 ps Started: 85875 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 85885
#    Time: 85885 ps Started: 85885 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 85995
#    Time: 85995 ps Started: 85995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 86225
#    Time: 86225 ps Started: 86225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88225
#    Time: 88225 ps Started: 88225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88375
#    Time: 88375 ps Started: 88375 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88385
#    Time: 88385 ps Started: 88385 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88495
#    Time: 88495 ps Started: 88495 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88515
#    Time: 88515 ps Started: 88515 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88665
#    Time: 88665 ps Started: 88665 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88785
#    Time: 88785 ps Started: 88785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88845
#    Time: 88845 ps Started: 88845 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 88955
#    Time: 88955 ps Started: 88955 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 89195
#    Time: 89195 ps Started: 89195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 89375
#    Time: 89375 ps Started: 89375 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 89905
#    Time: 89905 ps Started: 89905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 90595
#    Time: 90595 ps Started: 90595 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 90615
#    Time: 90615 ps Started: 90615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 90655
#    Time: 90655 ps Started: 90655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 90775
#    Time: 90775 ps Started: 90775 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 91365
#    Time: 91365 ps Started: 91365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 91745
#    Time: 91745 ps Started: 91745 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 92215
#    Time: 92215 ps Started: 92215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 92555
#    Time: 92555 ps Started: 92555 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 92595
#    Time: 92595 ps Started: 92595 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 92635
#    Time: 92635 ps Started: 92635 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 92695
#    Time: 92695 ps Started: 92695 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 92985
#    Time: 92985 ps Started: 92985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 93025
#    Time: 93025 ps Started: 93025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 93195
#    Time: 93195 ps Started: 93195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 93725
#    Time: 93725 ps Started: 93725 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 94025
#    Time: 94025 ps Started: 94025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 94155
#    Time: 94155 ps Started: 94155 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 94295
#    Time: 94295 ps Started: 94295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 94415
#    Time: 94415 ps Started: 94415 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 94505
#    Time: 94505 ps Started: 94505 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 95125
#    Time: 95125 ps Started: 95125 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 95135
#    Time: 95135 ps Started: 95135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 95275
#    Time: 95275 ps Started: 95275 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 95295
#    Time: 95295 ps Started: 95295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 95735
#    Time: 95735 ps Started: 95735 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 95815
#    Time: 95815 ps Started: 95815 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 98185
#    Time: 98185 ps Started: 98185 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 98655
#    Time: 98655 ps Started: 98655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 98685
#    Time: 98685 ps Started: 98685 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 99435
#    Time: 99435 ps Started: 99435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 99485
#    Time: 99485 ps Started: 99485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 99785
#    Time: 99785 ps Started: 99785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 99885
#    Time: 99885 ps Started: 99885 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 100295
#    Time: 100295 ps Started: 100295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 100825
#    Time: 100825 ps Started: 100825 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 101045
#    Time: 101045 ps Started: 101045 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 101385
#    Time: 101385 ps Started: 101385 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 101475
#    Time: 101475 ps Started: 101475 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 101615
#    Time: 101615 ps Started: 101615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 101675
#    Time: 101675 ps Started: 101675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 101905
#    Time: 101905 ps Started: 101905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 102215
#    Time: 102215 ps Started: 102215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 102295
#    Time: 102295 ps Started: 102295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 102435
#    Time: 102435 ps Started: 102435 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 102765
#    Time: 102765 ps Started: 102765 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 103405
#    Time: 103405 ps Started: 103405 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 103905
#    Time: 103905 ps Started: 103905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 104615
#    Time: 104615 ps Started: 104615 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 105195
#    Time: 105195 ps Started: 105195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 105325
#    Time: 105325 ps Started: 105325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 106065
#    Time: 106065 ps Started: 106065 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 106315
#    Time: 106315 ps Started: 106315 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 106375
#    Time: 106375 ps Started: 106375 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 106675
#    Time: 106675 ps Started: 106675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 106705
#    Time: 106705 ps Started: 106705 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 106845
#    Time: 106845 ps Started: 106845 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 106905
#    Time: 106905 ps Started: 106905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 106985
#    Time: 106985 ps Started: 106985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 107045
#    Time: 107045 ps Started: 107045 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 107135
#    Time: 107135 ps Started: 107135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 107395
#    Time: 107395 ps Started: 107395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 107605
#    Time: 107605 ps Started: 107605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 108665
#    Time: 108665 ps Started: 108665 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 108735
#    Time: 108735 ps Started: 108735 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 109035
#    Time: 109035 ps Started: 109035 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 109865
#    Time: 109865 ps Started: 109865 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 110175
#    Time: 110175 ps Started: 110175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 110295
#    Time: 110295 ps Started: 110295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 110985
#    Time: 110985 ps Started: 110985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 111355
#    Time: 111355 ps Started: 111355 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 112175
#    Time: 112175 ps Started: 112175 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 112225
#    Time: 112225 ps Started: 112225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 112465
#    Time: 112465 ps Started: 112465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 112855
#    Time: 112855 ps Started: 112855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 112905
#    Time: 112905 ps Started: 112905 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 113445
#    Time: 113445 ps Started: 113445 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 113545
#    Time: 113545 ps Started: 113545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 113965
#    Time: 113965 ps Started: 113965 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 114115
#    Time: 114115 ps Started: 114115 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 116225
#    Time: 116225 ps Started: 116225 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 116595
#    Time: 116595 ps Started: 116595 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 116625
#    Time: 116625 ps Started: 116625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 116895
#    Time: 116895 ps Started: 116895 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 116915
#    Time: 116915 ps Started: 116915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 117025
#    Time: 117025 ps Started: 117025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 117195
#    Time: 117195 ps Started: 117195 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 117235
#    Time: 117235 ps Started: 117235 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 118545
#    Time: 118545 ps Started: 118545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 118695
#    Time: 118695 ps Started: 118695 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 118995
#    Time: 118995 ps Started: 118995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 119755
#    Time: 119755 ps Started: 119755 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 119915
#    Time: 119915 ps Started: 119915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 119935
#    Time: 119935 ps Started: 119935 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 120855
#    Time: 120855 ps Started: 120855 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 121135
#    Time: 121135 ps Started: 121135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 121695
#    Time: 121695 ps Started: 121695 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 121715
#    Time: 121715 ps Started: 121715 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 121765
#    Time: 121765 ps Started: 121765 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 122135
#    Time: 122135 ps Started: 122135 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 122345
#    Time: 122345 ps Started: 122345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 122455
#    Time: 122455 ps Started: 122455 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 122625
#    Time: 122625 ps Started: 122625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 122785
#    Time: 122785 ps Started: 122785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 122815
#    Time: 122815 ps Started: 122815 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 122925
#    Time: 122925 ps Started: 122925 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 123605
#    Time: 123605 ps Started: 123605 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 124035
#    Time: 124035 ps Started: 124035 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 124145
#    Time: 124145 ps Started: 124145 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 125485
#    Time: 125485 ps Started: 125485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 125705
#    Time: 125705 ps Started: 125705 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 125785
#    Time: 125785 ps Started: 125785 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 125835
#    Time: 125835 ps Started: 125835 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 126495
#    Time: 126495 ps Started: 126495 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 126995
#    Time: 126995 ps Started: 126995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 127635
#    Time: 127635 ps Started: 127635 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 127675
#    Time: 127675 ps Started: 127675 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 128245
#    Time: 128245 ps Started: 128245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 129005
#    Time: 129005 ps Started: 129005 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 129065
#    Time: 129065 ps Started: 129065 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 129795
#    Time: 129795 ps Started: 129795 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 130245
#    Time: 130245 ps Started: 130245 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 131025
#    Time: 131025 ps Started: 131025 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 131315
#    Time: 131315 ps Started: 131315 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 131365
#    Time: 131365 ps Started: 131365 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 131825
#    Time: 131825 ps Started: 131825 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 132995
#    Time: 132995 ps Started: 132995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 133465
#    Time: 133465 ps Started: 133465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 133485
#    Time: 133485 ps Started: 133485 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 133535
#    Time: 133535 ps Started: 133535 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 134165
#    Time: 134165 ps Started: 134165 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 134295
#    Time: 134295 ps Started: 134295 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 135255
#    Time: 135255 ps Started: 135255 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 135405
#    Time: 135405 ps Started: 135405 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 135545
#    Time: 135545 ps Started: 135545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 135655
#    Time: 135655 ps Started: 135655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 135915
#    Time: 135915 ps Started: 135915 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 135985
#    Time: 135985 ps Started: 135985 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 136015
#    Time: 136015 ps Started: 136015 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 136545
#    Time: 136545 ps Started: 136545 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 136725
#    Time: 136725 ps Started: 136725 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 136745
#    Time: 136745 ps Started: 136745 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 136945
#    Time: 136945 ps Started: 136945 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 137035
#    Time: 137035 ps Started: 137035 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 137305
#    Time: 137305 ps Started: 137305 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 137325
#    Time: 137325 ps Started: 137325 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 137345
#    Time: 137345 ps Started: 137345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 137395
#    Time: 137395 ps Started: 137395 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 137505
#    Time: 137505 ps Started: 137505 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 137995
#    Time: 137995 ps Started: 137995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 138065
#    Time: 138065 ps Started: 138065 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 138105
#    Time: 138105 ps Started: 138105 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 138345
#    Time: 138345 ps Started: 138345 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 138565
#    Time: 138565 ps Started: 138565 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 138995
#    Time: 138995 ps Started: 138995 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 139215
#    Time: 139215 ps Started: 139215 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 139335
#    Time: 139335 ps Started: 139335 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 139465
#    Time: 139465 ps Started: 139465 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 139625
#    Time: 139625 ps Started: 139625 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# ** Error: correct to assert reset at time 139655
#    Time: 139655 ps Started: 139655 ps  Scope: tb_top.DUT.FIFO_sva_inst.assert_reset File: design/FIFO_Assertions/FIFO_sva.sv Line: 42
# Signal values at failure:
# rst_n: 0
# data_out: 0000000000000000, wr_ack: 0, overflow: 0, full: 0, empty: 0
# almostfull: 0, almostempty: 0, underflow: 0
# UVM_INFO top/test/test.sv(63) @ 140010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 140010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/FIFO_scoreboard.sv(48) @ 140010: uvm_test_top.env.fifo_sb [report_phase] At time 140010: Simulation Ends and Error count= 0, Correct count= 14001
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     9
# ** Note: $stop    : top/top.sv(74)
#    Time: 140010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 74
# Stopped at top/top.sv line 74
# Disable the transcript
# transcript off
# Saving coverage database on exit...
# End time: 12:42:07 on Apr 03,2025, Elapsed time: 0:00:14
# Errors: 401, Warnings: 2
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 12:42:07 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code and Assertions.txt 
# End time: 12:42:07 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:42:24 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# ** Note: (vlog-2286) objects/FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_sequences_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Importing package FIFO_reset_sequence_pkg
# -- Importing package FIFO_scoreboard_pkg
# -- Importing package FIFO_sequencer_pkg
# -- Importing package FIFO_monitor_pkg
# -- Importing package FIFO_agent_pkg
# -- Importing package FIFO_coverage_pkg
# -- Importing package FIFO_test_pkg
# -- Compiling interface FIFO_if
# -- Compiling package shared_pkg
# -- Compiling module FIFO
# -- Compiling module golden_model
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_config_pkg
# -- Compiling package FIFO_seq_item_pkg
# -- Compiling package FIFO_sequences_pkg
# -- Compiling package FIFO_reset_sequence_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_monitor_pkg
# -- Compiling package FIFO_sequencer_pkg
# -- Compiling package FIFO_agent_pkg
# -- Compiling package FIFO_scoreboard_pkg
# -- Compiling package FIFO_coverage_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_env_pkg
# -- Compiling package FIFO_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:42:26 on Apr 03,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 24
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all 
# Start time: 12:42:26 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_monitor_pkg(fast)
# Loading work.FIFO_sequencer_pkg(fast)
# Loading work.FIFO_reset_sequence_pkg(fast)
# Loading work.FIFO_sequences_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_agent_pkg(fast)
# Loading work.FIFO_scoreboard_pkg(fast)
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.FIFO_defines_svh_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva(fast)
# Loading work.golden_model(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: POPMAN  Hostname: ALIADEL  ProcessID: 1824
#           Attempting to use alternate WLF file "./wlftx4sa9c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx4sa9c
# Add signals to the wave window
# add wave /tb_top/DUT/*
# 
# Code Coverage
# coverage save top.ucdb -onexit -du work.FIFO
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 55 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   FIFO_agent
#   FIFO_base_sequence
#   FIFO_config
#   FIFO_coverage
#   FIFO_driver
#   FIFO_env
#   FIFO_monitor
#   FIFO_normal_mode_sequence
#   FIFO_read_only_sequence
#   FIFO_reset_sequence
#   FIFO_scoreboard
#   FIFO_seq_item
#   FIFO_sequencer
#   FIFO_test
#   FIFO_write_only_sequence
#   FIFO_write_ph_read_pl_sequence
#   FIFO_write_pl_read_ph_sequence
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(53) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(55) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(57) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(82) @ 10: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_only_sequence [run_phase] FIFO constraint mode 'write_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(61) @ 10010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_read_only_sequence [run_phase] FIFO constraint mode 'read_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(103) @ 20010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_ph_read_pl_sequence [run_phase] FIFO constraint mode 'write_ph_read_pl_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(124) @ 30010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_pl_read_ph_sequence [run_phase] FIFO constraint mode 'write_pl_read_ph_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(39) @ 40010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_normal_mode_seq [run_phase] FIFO constraint mode 'normal_mode_c' started
# UVM_INFO top/test/test.sv(63) @ 140010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 140010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/FIFO_scoreboard.sv(48) @ 140010: uvm_test_top.env.fifo_sb [report_phase] At time 140010: Simulation Ends and Error count= 0, Correct count= 14001
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     9
# ** Note: $stop    : top/top.sv(74)
#    Time: 140010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 74
# Stopped at top/top.sv line 74
# Disable the transcript
# transcript off
# Saving coverage database on exit...
# End time: 12:42:40 on Apr 03,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 2
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 12:42:40 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code and Assertions.txt 
# End time: 12:42:40 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:44:29 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# ** Note: (vlog-2286) objects/FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_sequences_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Importing package FIFO_reset_sequence_pkg
# -- Importing package FIFO_scoreboard_pkg
# -- Importing package FIFO_sequencer_pkg
# -- Importing package FIFO_monitor_pkg
# -- Importing package FIFO_agent_pkg
# -- Importing package FIFO_coverage_pkg
# -- Importing package FIFO_test_pkg
# -- Compiling interface FIFO_if
# -- Compiling package shared_pkg
# -- Compiling module FIFO
# -- Compiling module golden_model
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_config_pkg
# -- Compiling package FIFO_seq_item_pkg
# -- Compiling package FIFO_sequences_pkg
# -- Compiling package FIFO_reset_sequence_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_monitor_pkg
# -- Compiling package FIFO_sequencer_pkg
# -- Compiling package FIFO_agent_pkg
# -- Compiling package FIFO_scoreboard_pkg
# -- Compiling package FIFO_coverage_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_env_pkg
# -- Compiling package FIFO_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:44:32 on Apr 03,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 24
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all 
# Start time: 12:44:32 on Apr 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_monitor_pkg(fast)
# Loading work.FIFO_sequencer_pkg(fast)
# Loading work.FIFO_reset_sequence_pkg(fast)
# Loading work.FIFO_sequences_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_agent_pkg(fast)
# Loading work.FIFO_scoreboard_pkg(fast)
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.FIFO_defines_svh_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva(fast)
# Loading work.golden_model(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: POPMAN  Hostname: ALIADEL  ProcessID: 1824
#           Attempting to use alternate WLF file "./wlft7ghry5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7ghry5
# Add signals to the wave window
# add wave /tb_top/DUT/*
# 
# Code Coverage
# coverage save top.ucdb -onexit -du work.FIFO
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 55 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   FIFO_agent
#   FIFO_base_sequence
#   FIFO_config
#   FIFO_coverage
#   FIFO_driver
#   FIFO_env
#   FIFO_monitor
#   FIFO_normal_mode_sequence
#   FIFO_read_only_sequence
#   FIFO_reset_sequence
#   FIFO_scoreboard
#   FIFO_seq_item
#   FIFO_sequencer
#   FIFO_test
#   FIFO_write_only_sequence
#   FIFO_write_ph_read_pl_sequence
#   FIFO_write_pl_read_ph_sequence
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(53) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(55) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(57) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(82) @ 10: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_only_sequence [run_phase] FIFO constraint mode 'write_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(61) @ 10010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_read_only_sequence [run_phase] FIFO constraint mode 'read_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(103) @ 20010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_ph_read_pl_sequence [run_phase] FIFO constraint mode 'write_ph_read_pl_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(124) @ 30010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_pl_read_ph_sequence [run_phase] FIFO constraint mode 'write_pl_read_ph_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(39) @ 40010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_normal_mode_seq [run_phase] FIFO constraint mode 'normal_mode_c' started
# UVM_INFO top/test/test.sv(63) @ 140010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 140010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/FIFO_scoreboard.sv(48) @ 140010: uvm_test_top.env.fifo_sb [report_phase] At time 140010: Simulation Ends and Error count= 0, Correct count= 14001
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     9
# ** Note: $stop    : top/top.sv(74)
#    Time: 140010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 74
# Stopped at top/top.sv line 74
# Disable the transcript
# transcript off
# Saving coverage database on exit...
# End time: 12:44:44 on Apr 03,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 2
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 12:44:44 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code and Assertions.txt 
# End time: 12:44:44 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:46:06 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# ** Note: (vlog-2286) objects/FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_sequences_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Importing package FIFO_reset_sequence_pkg
# -- Importing package FIFO_scoreboard_pkg
# -- Importing package FIFO_sequencer_pkg
# -- Importing package FIFO_monitor_pkg
# -- Importing package FIFO_agent_pkg
# -- Importing package FIFO_coverage_pkg
# -- Importing package FIFO_test_pkg
# -- Compiling interface FIFO_if
# -- Compiling package shared_pkg
# -- Compiling module FIFO
# -- Compiling module golden_model
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_config_pkg
# -- Compiling package FIFO_seq_item_pkg
# -- Compiling package FIFO_sequences_pkg
# -- Compiling package FIFO_reset_sequence_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_monitor_pkg
# -- Compiling package FIFO_sequencer_pkg
# -- Compiling package FIFO_agent_pkg
# -- Compiling package FIFO_scoreboard_pkg
# -- Compiling package FIFO_coverage_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_env_pkg
# -- Compiling package FIFO_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:46:08 on Apr 03,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 24
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all 
# Start time: 12:46:08 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=12.
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_monitor_pkg(fast)
# Loading work.FIFO_sequencer_pkg(fast)
# Loading work.FIFO_reset_sequence_pkg(fast)
# Loading work.FIFO_sequences_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_agent_pkg(fast)
# Loading work.FIFO_scoreboard_pkg(fast)
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.FIFO_defines_svh_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva(fast)
# Loading work.golden_model(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: POPMAN  Hostname: ALIADEL  ProcessID: 1824
#           Attempting to use alternate WLF file "./wlfta73qh3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta73qh3
# Add signals to the wave window
# add wave /tb_top/DUT/*
# 
# Code Coverage
# coverage save top.ucdb -onexit -du work.FIFO
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 55 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   FIFO_agent
#   FIFO_base_sequence
#   FIFO_config
#   FIFO_coverage
#   FIFO_driver
#   FIFO_env
#   FIFO_monitor
#   FIFO_normal_mode_sequence
#   FIFO_read_only_sequence
#   FIFO_reset_sequence
#   FIFO_scoreboard
#   FIFO_seq_item
#   FIFO_sequencer
#   FIFO_test
#   FIFO_write_only_sequence
#   FIFO_write_ph_read_pl_sequence
#   FIFO_write_pl_read_ph_sequence
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(53) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(55) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(57) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(82) @ 10: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_only_sequence [run_phase] FIFO constraint mode 'write_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(61) @ 10010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_read_only_sequence [run_phase] FIFO constraint mode 'read_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(103) @ 20010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_ph_read_pl_sequence [run_phase] FIFO constraint mode 'write_ph_read_pl_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(124) @ 30010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_pl_read_ph_sequence [run_phase] FIFO constraint mode 'write_pl_read_ph_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(39) @ 40010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_normal_mode_seq [run_phase] FIFO constraint mode 'normal_mode_c' started
# UVM_INFO top/test/test.sv(63) @ 140010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 140010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/FIFO_scoreboard.sv(48) @ 140010: uvm_test_top.env.fifo_sb [report_phase] At time 140010: Simulation Ends and Error count= 0, Correct count= 14001
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     9
# ** Note: $stop    : top/top.sv(74)
#    Time: 140010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 74
# Stopped at top/top.sv line 74
# Disable the transcript
# transcript off
# Saving coverage database on exit...
# End time: 12:46:23 on Apr 03,2025, Elapsed time: 0:00:15
# Errors: 0, Warnings: 14
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 12:46:23 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code and Assertions.txt 
# End time: 12:46:23 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:47:56 on Apr 03,2025
# vlog "+incdir+./interface" -f scripts/list.list -mfcu "+cover" -covercells 
# ** Note: (vlog-2286) objects/FIFO_config.sv(4): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_defines_svh_unit
# -- Importing package shared_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_env_pkg
# -- Importing package FIFO_driver_pkg
# -- Importing package FIFO_config_pkg
# -- Importing package FIFO_sequences_pkg
# -- Importing package FIFO_seq_item_pkg
# -- Importing package FIFO_reset_sequence_pkg
# -- Importing package FIFO_scoreboard_pkg
# -- Importing package FIFO_sequencer_pkg
# -- Importing package FIFO_monitor_pkg
# -- Importing package FIFO_agent_pkg
# -- Importing package FIFO_coverage_pkg
# -- Importing package FIFO_test_pkg
# -- Compiling interface FIFO_if
# -- Compiling package shared_pkg
# -- Compiling module FIFO
# -- Compiling module golden_model
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_config_pkg
# -- Compiling package FIFO_seq_item_pkg
# -- Compiling package FIFO_sequences_pkg
# -- Compiling package FIFO_reset_sequence_pkg
# -- Compiling package FIFO_driver_pkg
# -- Compiling package FIFO_monitor_pkg
# -- Compiling package FIFO_sequencer_pkg
# -- Compiling package FIFO_agent_pkg
# -- Compiling package FIFO_scoreboard_pkg
# -- Compiling package FIFO_coverage_pkg
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vlog-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# -- Compiling package FIFO_env_pkg
# -- Compiling package FIFO_test_pkg
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:47:58 on Apr 03,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 24
# transcript file scripts/uvm_transcript.log
# Start Simulation
# vsim -voptargs=+acc work.tb_top -cover -classdebug -uvmcontrol=all
# vsim -voptargs="+acc" work.tb_top -coverage -classdebug -uvmcontrol=all 
# Start time: 12:47:58 on Apr 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(91): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(107): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(116): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(125): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(135): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(140): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(146): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(152): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(157): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(166): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(173): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Warning: top/test/enviroment/coverage_collector/FIFO_coverage_collector.sv(181): (vopt-13203) option.cross_auto_bin_max = 0 setting is non-LRM compliant. No auto cross bins will be generated.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=12.
# Loading sv_std.std
# Loading work.FIFO_if(fast)
# Loading work.shared_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_seq_item_pkg(fast)
# Loading work.FIFO_monitor_pkg(fast)
# Loading work.FIFO_sequencer_pkg(fast)
# Loading work.FIFO_reset_sequence_pkg(fast)
# Loading work.FIFO_sequences_pkg(fast)
# Loading work.FIFO_config_pkg(fast)
# Loading work.FIFO_driver_pkg(fast)
# Loading work.FIFO_agent_pkg(fast)
# Loading work.FIFO_scoreboard_pkg(fast)
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.FIFO_env_pkg(fast)
# Loading work.FIFO_test_pkg(fast)
# Loading work.FIFO_defines_svh_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.FIFO_if(fast__2)
# Loading work.FIFO(fast)
# Loading work.FIFO_sva(fast)
# Loading work.golden_model(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: POPMAN  Hostname: ALIADEL  ProcessID: 1824
#           Attempting to use alternate WLF file "./wlftqbf58w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqbf58w
# Add signals to the wave window
# add wave /tb_top/DUT/*
# 
# Code Coverage
# coverage save top.ucdb -onexit -du work.FIFO
# 
# vcd file waves/waves.vcd
# vcd add -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 55 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   FIFO_agent
#   FIFO_base_sequence
#   FIFO_config
#   FIFO_coverage
#   FIFO_driver
#   FIFO_env
#   FIFO_monitor
#   FIFO_normal_mode_sequence
#   FIFO_read_only_sequence
#   FIFO_reset_sequence
#   FIFO_scoreboard
#   FIFO_seq_item
#   FIFO_sequencer
#   FIFO_test
#   FIFO_write_only_sequence
#   FIFO_write_ph_read_pl_sequence
#   FIFO_write_pl_read_ph_sequence
#   questa_uvm_recorder
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO top/test/test.sv(53) @ 0: uvm_test_top [run_phase] stimulus Generation started
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO top/test/test.sv(55) @ 10: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO top/test/test.sv(57) @ 10: uvm_test_top [run_phase] Stimulus Generation Started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(82) @ 10: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_only_sequence [run_phase] FIFO constraint mode 'write_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(61) @ 10010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_read_only_sequence [run_phase] FIFO constraint mode 'read_only_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(103) @ 20010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_ph_read_pl_sequence [run_phase] FIFO constraint mode 'write_ph_read_pl_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(124) @ 30010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_write_pl_read_ph_sequence [run_phase] FIFO constraint mode 'write_pl_read_ph_c' started
# UVM_INFO objects/FIFO_sequences/FIFO_base_sequences.sv(39) @ 40010: uvm_test_top.env.fifo_agent.fifo_seqr@@fifo_normal_mode_seq [run_phase] FIFO constraint mode 'normal_mode_c' started
# UVM_INFO top/test/test.sv(63) @ 140010: uvm_test_top [run_phase] Stimulus Generation Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 140010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO top/test/enviroment/scoreboard/FIFO_scoreboard.sv(48) @ 140010: uvm_test_top.env.fifo_sb [report_phase] At time 140010: Simulation Ends and Error count= 0, Correct count= 14001
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [report_phase]     1
# [run_phase]     9
# ** Note: $stop    : top/top.sv(74)
#    Time: 140010 ps  Iteration: 61  Instance: /tb_top
# Break in Module tb_top at top/top.sv line 74
# Stopped at top/top.sv line 74
# Disable the transcript
# transcript off
# Saving coverage database on exit...
# End time: 12:48:12 on Apr 03,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 14
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 12:48:12 on Apr 03,2025
# vcover report top.ucdb -details -annotate -all -output reports/Coverage Report - Code and Assertions.txt 
# End time: 12:48:12 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
