# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/ip/var_len_shift_ram/sim/var_len_shift_ram.vhd" \

# Do not sort compile order
nosort
