Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  2 18:01:20 2025
| Host         : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command      : report_design_analysis -file ./report/aes_main_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------+
|      Characteristics      |                            Path #1                            |
+---------------------------+---------------------------------------------------------------+
| Requirement               | 8.000                                                         |
| Path Delay                | 1.605                                                         |
| Logic Delay               | 1.039(65%)                                                    |
| Net Delay                 | 0.566(35%)                                                    |
| Clock Skew                | -0.037                                                        |
| Slack                     | 6.029                                                         |
| Clock Uncertainty         | 0.035                                                         |
| Clock Relationship        | Safely Timed                                                  |
| Clock Delay Group         | Same Clock                                                    |
| Logic Levels              | 2                                                             |
| Routes                    | NA                                                            |
| Logical Path              | RAMB36E2/CLKBWRCLK-(12)-LUT5-(1)-LUT6-(1)-RAMB36E2/DINADIN[0] |
| Start Point Clock         | ap_clk                                                        |
| End Point Clock           | ap_clk                                                        |
| DSP Block                 | None                                                          |
| RAM Registers             | DO_REG(0)-None                                                |
| IO Crossings              | 0                                                             |
| SLR Crossings             | 0                                                             |
| PBlocks                   | 0                                                             |
| High Fanout               | 12                                                            |
| Dont Touch                | 0                                                             |
| Mark Debug                | 0                                                             |
| Start Point Pin Primitive | RAMB36E2/CLKBWRCLK                                            |
| End Point Pin Primitive   | RAMB36E2/DINADIN[0]                                           |
| Start Point Pin           | ram_reg_bram_0/CLKBWRCLK                                      |
| End Point Pin             | ram_reg_bram_0/DINADIN[0]                                     |
+---------------------------+---------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+----+---+
| End Point Clock | Requirement |  0  |  1  |  2  |  3 |  4 | 5 |
+-----------------+-------------+-----+-----+-----+----+----+---+
| ap_clk          | 8.000ns     | 176 | 549 | 205 | 47 | 14 | 9 |
+-----------------+-------------+-----+-----+-----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


