--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml topLevel.twx topLevel.ncd -o topLevel.twr topLevel.pcf
-ucf implementation.ucf

Design file:              topLevel.ncd
Physical constraint file: topLevel.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
W<0>        |    0.628(R)|    1.026(R)|clk_BUFGP         |   0.000|
W<1>        |    0.099(R)|    1.279(R)|clk_BUFGP         |   0.000|
W<2>        |   -0.146(R)|    1.477(R)|clk_BUFGP         |   0.000|
W<3>        |    0.015(R)|    1.295(R)|clk_BUFGP         |   0.000|
w_adr<0>    |    2.991(R)|   -0.249(R)|clk_BUFGP         |   0.000|
w_adr<1>    |    2.306(R)|    0.142(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a           |   11.851(R)|clk_BUFGP         |   0.000|
b           |   11.611(R)|clk_BUFGP         |   0.000|
c           |   12.429(R)|clk_BUFGP         |   0.000|
d           |   12.153(R)|clk_BUFGP         |   0.000|
e           |   11.801(R)|clk_BUFGP         |   0.000|
f           |   11.473(R)|clk_BUFGP         |   0.000|
g           |   11.311(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.191|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
r_adre<0>      |a              |   10.199|
r_adre<0>      |b              |   10.273|
r_adre<0>      |c              |   10.944|
r_adre<0>      |d              |   10.708|
r_adre<0>      |e              |   10.325|
r_adre<0>      |f              |   10.020|
r_adre<0>      |g              |    9.866|
r_adre<1>      |a              |   10.613|
r_adre<1>      |b              |   10.473|
r_adre<1>      |c              |   11.427|
r_adre<1>      |d              |   11.191|
r_adre<1>      |e              |   10.808|
r_adre<1>      |f              |   10.503|
r_adre<1>      |g              |   10.349|
s_adr<0>       |a              |   10.254|
s_adr<0>       |b              |   10.014|
s_adr<0>       |c              |   10.832|
s_adr<0>       |d              |   10.565|
s_adr<0>       |e              |   10.204|
s_adr<0>       |f              |    9.877|
s_adr<0>       |g              |    9.723|
s_adr<1>       |a              |   10.118|
s_adr<1>       |b              |   10.035|
s_adr<1>       |c              |   10.932|
s_adr<1>       |d              |   10.696|
s_adr<1>       |e              |   10.313|
s_adr<1>       |f              |   10.008|
s_adr<1>       |g              |    9.854|
---------------+---------------+---------+


Analysis completed Wed Mar 29 01:01:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



