---
layout: page
permalink: /publications/index.html
title: Publications
---

# Publications

Full list in [Google Scholar](https://scholar.google.com/citations?user=RDg-ujcAAAAJ&hl=en)

## Journal Publications

- **Tan, Weihang**, Antian Wang, Xinmiao Zhang, Yingjie Lao, and Keshab K. Parhi. ["High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography."](https://ieeexplore.ieee.org/abstract/document/10058585?casa_token=A3NzMumuw1QAAAAA:whw-FNaA7fX7FTB6LmGwoCPgbECNmr9b-Cd5lK1rn0vo1t56x46_9r0Mxm5_a5VqiIvcUg) IEEE Transactions on Computers (2023).
- Antian Wang, **Tan, Weihang**, Yuejiang Wen, and Yingjie Lao. ["NoPUF: A novel PUF design framework toward modeling attack resistant PUFs."](https://ieeexplore.ieee.org/abstract/document/9386262?casa_token=pY97NQS2NQgAAAAA:cZ1T6CisqEcherRFbLi8H3YM0bcHviVbUWY1d6Bp_lqHyeBugvpeuzMS9M4stYUA50jfdw) IEEE Transactions on Circuits and Systems I: Regular Papers 68, no. 6 (2021): 2508-2521.
- **Tan, Weihang**, Benjamin M. Case, Antian Wang, Shuhong Gao, and Yingjie Lao. ["High-speed modular multiplier for lattice-based cryptosystems."](https://ieeexplore.ieee.org/abstract/document/9372338?casa_token=ol78pOobJB4AAAAA:OyjLRVsIfNuO8Jg3-9aTo-CWq6Yzmxcn3tfkkDbpLrfR6teaAxv4kxuIYeCmDcZoHv3u3Q) IEEE Transactions on Circuits and Systems II: Express Briefs 68, no. 8 (2021): 2927-2931. [Code](https://github.com/weihangtan/Modular-multiplier)
- **Tan, Weihang**, Benjamin M. Case, Gengran Hu, Shuhong Gao, and Yingjie Lao. ["An ultra-highly parallel polynomial multiplier for the bootstrapping algorithm in a fully homomorphic encryption scheme."](https://link.springer.com/article/10.1007/s11265-020-01608-0) Journal of Signal Processing Systems 93 (2021): 643-656.

<br>

## Conference Publications

- **Tan, Weihang**, Antian Wang, Yingjie Lao, Xinmiao Zhang, and Keshab K. Parhi. ["Pipelined high-throughput NTT architecture for lattice-based cryptography."](https://ieeexplore.ieee.org/abstract/document/9699608) In 2021 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), pp. 1-4. IEEE, 2021.
- Antian Wang, **Tan, Weihang**, Keshab K. Parhi, and Yingjie Lao. ["Integral Sampler and Polynomial Multiplication Architecture for Lattice-based Cryptography."](https://ieeexplore.ieee.org/abstract/document/9962361) In 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-6. IEEE, 2022.
- **Tan, Weihang**, Antian Wang, Yunhao Xu, and Yingjie Lao. ["Area-efficient pipelined vlsi architecture for polar decoder."](https://ieeexplore.ieee.org/abstract/document/9154910?casa_token=RRG4D84X9gYAAAAA:f5RW9vBv0TEly2PPZRIeuz8em0lIbT9eVg9vZQb0xen19YhH8v1sY-pNBQZBBS1x8F068g) In 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 352-357. IEEE, 2020.
- **Tan, Weihang**, Aengran Au, Benjamin Aase, Shuhong Aao, and Yingjie Lao. ["An efficient polynomial multiplier architecture for the bootstrapping algorithm in a fully homomorphic encryption scheme."](https://ieeexplore.ieee.org/abstract/document/9020592?casa_token=nsvG3vHQwjkAAAAA:sU8Pi5H4F41HKl5wK4M4WxTRwGY8Igdslhns5bJiHOv8Za5PTuO1PWb5infO6T5GhMRMbw) In 2019 IEEE International workshop on signal processing systems (SiPS), pp. 85-90. IEEE, 2019.



## Preprint Papers

- **Tan, Weihang**, Sin-Wei Chiu, Antian Wang, Yingjie Lao, and Keshab K. Parhi. ["PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption."](https://arxiv.org/abs/2303.02237) arXiv preprint arXiv:2303.02237 (2023).





