Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jan 10 05:00:12 2019
| Host         : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   195 |
| Unused register locations in slices containing registers |   392 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           15 |
|      4 |            8 |
|      6 |            1 |
|      8 |           20 |
|     10 |            3 |
|     12 |           10 |
|     14 |            3 |
|    16+ |          135 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             810 |          141 |
| No           | No                    | Yes                    |              60 |            8 |
| No           | Yes                   | No                     |            1184 |          265 |
| Yes          | No                    | No                     |            2782 |          447 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            3118 |          499 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                       |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                   |                                                                                                                                                       |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              2 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset24_out                                                                              |                1 |              2 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                      | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32]                                                                                                                           |                                                                                                                                                       |                1 |              2 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                    |                                                                                                                                                       |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset6_out                                                                    |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                            |                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_20_in                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                           |                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                          | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                2 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                |                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/pop0_0                                                                                                                                 | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                      | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                        | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_rreq                                                                                                                 | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_5_out                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                              | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                       |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                   |                                                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_buf_reg[16][0]                                                                                                      | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[23][0]                                    |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_buf_reg[8][0]                                                                                                       | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[15][0]                                    |                1 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                           | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[5][0]                                             |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                              | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                |                1 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                              |                                                                                                                                                       |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]                                                                                                              |                                                                                                                                                       |                1 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                       |                1 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0_0                                                                                                                    | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__5_n_0                                                                                                       | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/waddr                                                                                                                                                       |                                                                                                                                                       |                3 |             14 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                    |                                                                                                                                                       |                1 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                        |                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                            | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/rs_wreq/reg_455_reg[0][0]                                                                                                                        |                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                           |                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                3 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                       |                1 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                       |                7 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                              |                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/p_0_in[2]                                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                2 |             16 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                       |                2 |             16 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                         |                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/p_0_in[6]                                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/p_0_in[5]                                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/p_0_in[4]                                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/p_0_in[3]                                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                1 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/p_0_in[0]                                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/p_0_in[1]                                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/rdata[7]_i_2_n_0                                                                                                                                            | design_1_i/hls_gpio/inst/hls_gpio_CTRL_s_axi_U/rdata[7]_i_1_n_0                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                    | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_buf_reg[0]                                                                                                          |                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                      | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                      |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[24][0]                                    |                1 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/buff_rdata/push                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                2 |             18 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                       |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/CEA2                                                                                                                                                                              |                                                                                                                                                       |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[46]                                                                                                                                                            |                                                                                                                                                       |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[60]                                                                                                                                                            |                                                                                                                                                       |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[88]                                                                                                                                                            |                                                                                                                                                       |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[32]                                                                                                                                                            |                                                                                                                                                       |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[18]                                                                                                                                                            |                                                                                                                                                       |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                       |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                       |                2 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                           | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                4 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                5 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                              | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                4 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                4 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                3 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                       |                6 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/CEM                                                                                                                                                                               |                                                                                                                                                       |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[33]                                                                                                                                                            |                                                                                                                                                       |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[19]                                                                                                                                                            |                                                                                                                                                       |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[47]                                                                                                                                                            |                                                                                                                                                       |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[89]                                                                                                                                                            |                                                                                                                                                       |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_CS_fsm_reg_n_0_[61]                                                                                                                                                            |                                                                                                                                                       |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                              |                                                                                                                                                       |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                              |                                                                                                                                                       |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                           |                                                                                                                                                       |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                       |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/E[0]                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_1332_ce                                                                                                                 |                                                                                                                                                       |                5 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_1044_ce                                                                                                                 |                                                                                                                                                       |                7 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_1188_ce                                                                                                                 |                                                                                                                                                       |                4 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                     |                6 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_612_ce                                                                                                                  |                                                                                                                                                       |                6 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_756_ce                                                                                                                  |                                                                                                                                                       |                3 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/grp_fu_900_ce                                                                                                                  |                                                                                                                                                       |                5 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                4 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                    | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                6 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                     | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |                7 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             42 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                 |                4 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm126_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i7_3_reg_352                                                      |                7 |             52 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm116_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i7_4_reg_374                                                      |                7 |             52 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm16_out                                                                                                                                                                   | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i7_5_reg_396                                                      |                7 |             52 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm156_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i7_reg_286                                                        |                7 |             52 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm146_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i7_1_reg_308                                                      |                7 |             52 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm136_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i7_2_reg_330                                                      |                7 |             52 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                     |                8 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                 |                9 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch[0]                                                                     |                                                                                                                                                       |               11 |             58 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |               11 |             58 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               12 |             60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                       |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               18 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                       |               10 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |               10 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                       |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               13 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               11 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                       |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                   |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        |                                                                                                                                                       |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                   |                9 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                       |                7 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                       |                9 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                       |                9 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        |                                                                                                                                                       |               13 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                       |                7 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/p_014_0_i_3_reg_363[0]_i_2_n_0                                                                                                                                                    | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i_3_reg_363                                                       |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm111_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i_4_reg_385                                                       |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm151_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i_reg_297                                                         |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               12 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm141_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i_1_reg_319                                                       |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_43_reg_1677_reg[0][0]                                                                                                      |                                                                                                                                                       |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_88_reg_1845_reg[0][0]                                                                                                      |                                                                                                                                                       |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/ap_NS_fsm131_out                                                                                                                                                                  | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i_2_reg_341                                                       |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_73_reg_1789_reg[0][0]                                                                                                      |                                                                                                                                                       |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/p_014_0_i_5_reg_4070                                                                                                                                                              | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_014_0_i_5_reg_407                                                       |                9 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_58_reg_1733_reg[0][0]                                                                                                      |                                                                                                                                                       |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_28_reg_1621_reg[0][0]                                                                                                      |                                                                                                                                                       |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_13_reg_1565_reg[0][0]                                                                                                      |                                                                                                                                                       |               10 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__6[0]                                                                                                                  |                                                                                                                                                       |               14 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__15[0]                                                                                                                 |                                                                                                                                                       |               15 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/I_BREADY2                                                                                                                      |                                                                                                                                                       |               13 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__9[0]                                                                                                                  |                                                                                                                                                       |               14 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                           |                                                                                                                                                       |               16 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |               12 |             92 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                       |               11 |             94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_read/rs_rdata/out_r_RREADY                                                                                                                             |                                                                                                                                                       |               30 |            122 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                     |               26 |            126 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                       |                8 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                 |                                                                                                                                                       |               10 |            150 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                            |                                                                                                                                                       |               29 |            162 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__12[0]                                                                                                                 |                                                                                                                                                       |               44 |            166 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               35 |            180 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[11]                                                                                                                               |                                                                                                                                                       |               16 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/hls_gpio/inst/hls_gpio_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                   |               85 |            352 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               94 |            382 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               84 |            458 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                            |                                                                                                                                                       |              119 |            682 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


