//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Mar 15 09:52:22 2014 (1394848342)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_20
.address_size 64


.visible .entry _Z12squareKernelPii(
	.param .u64 _Z12squareKernelPii_param_0,
	.param .u32 _Z12squareKernelPii_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<7>;
	.reg .s64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z12squareKernelPii_param_0];
	ld.param.u32 	%r2, [_Z12squareKernelPii_param_1];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.lo.s32 	%r6, %r1, %r1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.u32 	[%rd4], %r6;

BB0_2:
	ret;
}


