$date
	Wed Nov 22 11:53:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfaddertb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module h1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 " cout $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#40
0$
1#
#60
1"
0!
1$
#80
