Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/VLSI/Assignment1/muxtest_isim_par.exe -prj D:/VLSI/Assignment1/muxtest_par.prj work.muxtest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/VLSI/Assignment1/netgen/par/mux2to1_timesim.v" into library work
Analyzing Verilog file "D:/VLSI/Assignment1/muxtest.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module X_LUT6(INIT=64'b1111101011111010...
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUF
Compiling module mux2to1
Compiling module muxtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable D:/VLSI/Assignment1/muxtest_isim_par.exe
Fuse Memory Usage: 29500 KB
Fuse CPU Usage: 328 ms
