Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Nov 29 17:28:24 2020
| Host         : bran-VM-ubuntu18 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.366        0.000                      0                 1914        0.087        0.000                      0                 1914        3.750        0.000                       0                   760  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.366        0.000                      0                 1914        0.087        0.000                      0                 1914        3.750        0.000                       0                   760  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 3.056ns (43.010%)  route 4.049ns (56.990%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.901 f  memory_reg_0/DOBDO[5]
                         net (fo=5, routed)           1.458     9.359    picorv32_core/mem_rdata[5]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.152     9.511 f  picorv32_core/mem_rdata_q[5]_i_1/O
                         net (fo=3, routed)           0.878    10.390    picorv32_core/mem_rdata_q[5]_i_1_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.326    10.716 r  picorv32_core/instr_retirq_i_2/O
                         net (fo=3, routed)           0.846    11.562    picorv32_core/instr_retirq_i_2_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.124    11.686 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.867    12.553    picorv32_core/decoded_rs1__0
    SLICE_X11Y44         FDRE                                         r  picorv32_core/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.693    15.115    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  picorv32_core/decoded_rs1_reg[2]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y44         FDRE (Setup_fdre_C_R)       -0.429    14.918    picorv32_core/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 3.056ns (43.010%)  route 4.049ns (56.990%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.901 f  memory_reg_0/DOBDO[5]
                         net (fo=5, routed)           1.458     9.359    picorv32_core/mem_rdata[5]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.152     9.511 f  picorv32_core/mem_rdata_q[5]_i_1/O
                         net (fo=3, routed)           0.878    10.390    picorv32_core/mem_rdata_q[5]_i_1_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.326    10.716 r  picorv32_core/instr_retirq_i_2/O
                         net (fo=3, routed)           0.846    11.562    picorv32_core/instr_retirq_i_2_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.124    11.686 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.867    12.553    picorv32_core/decoded_rs1__0
    SLICE_X11Y44         FDRE                                         r  picorv32_core/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.693    15.115    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  picorv32_core/decoded_rs1_reg[3]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y44         FDRE (Setup_fdre_C_R)       -0.429    14.918    picorv32_core/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 3.056ns (43.037%)  route 4.045ns (56.963%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.901 f  memory_reg_0/DOBDO[5]
                         net (fo=5, routed)           1.458     9.359    picorv32_core/mem_rdata[5]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.152     9.511 f  picorv32_core/mem_rdata_q[5]_i_1/O
                         net (fo=3, routed)           0.878    10.390    picorv32_core/mem_rdata_q[5]_i_1_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.326    10.716 r  picorv32_core/instr_retirq_i_2/O
                         net (fo=3, routed)           0.846    11.562    picorv32_core/instr_retirq_i_2_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.124    11.686 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.862    12.548    picorv32_core/decoded_rs1__0
    SLICE_X11Y43         FDSE                                         r  picorv32_core/decoded_rs1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.693    15.115    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y43         FDSE                                         r  picorv32_core/decoded_rs1_reg[0]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y43         FDSE (Setup_fdse_C_S)       -0.429    14.918    picorv32_core/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 3.056ns (43.037%)  route 4.045ns (56.963%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.901 f  memory_reg_0/DOBDO[5]
                         net (fo=5, routed)           1.458     9.359    picorv32_core/mem_rdata[5]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.152     9.511 f  picorv32_core/mem_rdata_q[5]_i_1/O
                         net (fo=3, routed)           0.878    10.390    picorv32_core/mem_rdata_q[5]_i_1_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.326    10.716 r  picorv32_core/instr_retirq_i_2/O
                         net (fo=3, routed)           0.846    11.562    picorv32_core/instr_retirq_i_2_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.124    11.686 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.862    12.548    picorv32_core/decoded_rs1__0
    SLICE_X11Y43         FDSE                                         r  picorv32_core/decoded_rs1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.693    15.115    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y43         FDSE                                         r  picorv32_core/decoded_rs1_reg[1]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y43         FDSE (Setup_fdse_C_S)       -0.429    14.918    picorv32_core/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 3.056ns (43.037%)  route 4.045ns (56.963%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.901 f  memory_reg_0/DOBDO[5]
                         net (fo=5, routed)           1.458     9.359    picorv32_core/mem_rdata[5]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.152     9.511 f  picorv32_core/mem_rdata_q[5]_i_1/O
                         net (fo=3, routed)           0.878    10.390    picorv32_core/mem_rdata_q[5]_i_1_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.326    10.716 r  picorv32_core/instr_retirq_i_2/O
                         net (fo=3, routed)           0.846    11.562    picorv32_core/instr_retirq_i_2_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I1_O)        0.124    11.686 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.862    12.548    picorv32_core/decoded_rs1__0
    SLICE_X11Y43         FDRE                                         r  picorv32_core/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.693    15.115    picorv32_core/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  picorv32_core/decoded_rs1_reg[4]/C
                         clock pessimism              0.267    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.429    14.918    picorv32_core/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 picorv32_core/mem_do_rinst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.458ns (21.631%)  route 5.282ns (78.369%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.814     5.417    picorv32_core/clk_IBUF_BUFG
    SLICE_X16Y35         FDRE                                         r  picorv32_core/mem_do_rinst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  picorv32_core/mem_do_rinst_reg/Q
                         net (fo=9, routed)           0.627     6.499    picorv32_core/mem_do_rinst_reg_n_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.153     6.652 r  picorv32_core/memory_reg_0_i_20/O
                         net (fo=30, routed)          0.936     7.588    picorv32_core/memory_reg_0_i_20_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I2_O)        0.327     7.915 f  picorv32_core/memory_reg_0_i_33/O
                         net (fo=1, routed)           1.005     8.920    picorv32_core/mem_la_addr[18]
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.044 r  picorv32_core/memory_reg_0_i_21/O
                         net (fo=1, routed)           0.598     9.642    picorv32_core/memory_reg_0_i_21_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.766 r  picorv32_core/memory_reg_0_i_15/O
                         net (fo=5, routed)           0.944    10.710    picorv32_core/memory_reg_0_i_15_n_0
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.834 r  picorv32_core/memory_reg_0_i_1/O
                         net (fo=4, routed)           0.636    11.471    out_byte_en03_out
    SLICE_X8Y32          LUT2 (Prop_lut2_I1_O)        0.150    11.621 r  memory_reg_1_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.536    12.157    memory_reg_1_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y6          RAMB36E1                                     r  memory_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.727    15.150    clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  memory_reg_1/CLKARDCLK
                         clock pessimism              0.267    15.417    
                         clock uncertainty           -0.035    15.382    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.735    memory_reg_1
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 picorv32_core/reg_op2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/latched_branch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 2.077ns (28.598%)  route 5.186ns (71.402%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.815     5.418    picorv32_core/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  picorv32_core/reg_op2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  picorv32_core/reg_op2_reg[0]/Q
                         net (fo=15, routed)          2.198     8.134    picorv32_core/mem_la_wdata[0]
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.258 r  picorv32_core/alu_out_q[0]_i_76/O
                         net (fo=1, routed)           0.000     8.258    picorv32_core/alu_out_q[0]_i_76_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  picorv32_core/alu_out_q_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.790    picorv32_core/alu_out_q_reg[0]_i_50_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  picorv32_core/alu_out_q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.904    picorv32_core/alu_out_q_reg[0]_i_28_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.132 r  picorv32_core/alu_out_q_reg[0]_i_9/CO[2]
                         net (fo=2, routed)           0.764     9.896    picorv32_core/alu_eq
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.313    10.209 r  picorv32_core/alu_out_q[0]_i_6/O
                         net (fo=1, routed)           0.667    10.876    picorv32_core/alu_out_q[0]_i_6_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.124    11.000 f  picorv32_core/alu_out_q[0]_i_2/O
                         net (fo=5, routed)           1.171    12.172    picorv32_core/alu_out_q[0]_i_2_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.296 r  picorv32_core/latched_branch_i_1/O
                         net (fo=1, routed)           0.385    12.680    picorv32_core/latched_branch_i_1_n_0
    SLICE_X20Y37         FDRE                                         r  picorv32_core/latched_branch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.685    15.107    picorv32_core/clk_IBUF_BUFG
    SLICE_X20Y37         FDRE                                         r  picorv32_core/latched_branch_reg/C
                         clock pessimism              0.267    15.375    
                         clock uncertainty           -0.035    15.339    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)       -0.067    15.272    picorv32_core/latched_branch_reg
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -12.680    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 picorv32_core/mem_do_rinst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.432ns (20.669%)  route 5.496ns (79.331%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.814     5.417    picorv32_core/clk_IBUF_BUFG
    SLICE_X16Y35         FDRE                                         r  picorv32_core/mem_do_rinst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  picorv32_core/mem_do_rinst_reg/Q
                         net (fo=9, routed)           0.627     6.499    picorv32_core/mem_do_rinst_reg_n_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.153     6.652 r  picorv32_core/memory_reg_0_i_20/O
                         net (fo=30, routed)          0.936     7.588    picorv32_core/memory_reg_0_i_20_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I2_O)        0.327     7.915 f  picorv32_core/memory_reg_0_i_33/O
                         net (fo=1, routed)           1.005     8.920    picorv32_core/mem_la_addr[18]
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.044 r  picorv32_core/memory_reg_0_i_21/O
                         net (fo=1, routed)           0.598     9.642    picorv32_core/memory_reg_0_i_21_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.766 r  picorv32_core/memory_reg_0_i_15/O
                         net (fo=5, routed)           0.944    10.710    picorv32_core/memory_reg_0_i_15_n_0
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.834 r  picorv32_core/memory_reg_0_i_1/O
                         net (fo=4, routed)           0.804    11.638    out_byte_en03_out
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124    11.762 r  memory_reg_2_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.583    12.345    memory_reg_2_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.734    15.157    clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  memory_reg_2/CLKARDCLK
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.389    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.946    memory_reg_2
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 picorv32_core/mem_do_rinst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 1.432ns (20.990%)  route 5.390ns (79.009%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 15.145 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.814     5.417    picorv32_core/clk_IBUF_BUFG
    SLICE_X16Y35         FDRE                                         r  picorv32_core/mem_do_rinst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  picorv32_core/mem_do_rinst_reg/Q
                         net (fo=9, routed)           0.627     6.499    picorv32_core/mem_do_rinst_reg_n_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.153     6.652 r  picorv32_core/memory_reg_0_i_20/O
                         net (fo=30, routed)          0.936     7.588    picorv32_core/memory_reg_0_i_20_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I2_O)        0.327     7.915 f  picorv32_core/memory_reg_0_i_33/O
                         net (fo=1, routed)           1.005     8.920    picorv32_core/mem_la_addr[18]
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.044 r  picorv32_core/memory_reg_0_i_21/O
                         net (fo=1, routed)           0.598     9.642    picorv32_core/memory_reg_0_i_21_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.766 r  picorv32_core/memory_reg_0_i_15/O
                         net (fo=5, routed)           0.944    10.710    picorv32_core/memory_reg_0_i_15_n_0
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.834 r  picorv32_core/memory_reg_0_i_1/O
                         net (fo=4, routed)           0.636    11.471    out_byte_en03_out
    SLICE_X8Y32          LUT2 (Prop_lut2_I1_O)        0.124    11.595 r  memory_reg_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.644    12.239    memory_reg_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.722    15.145    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_0/CLKARDCLK
                         clock pessimism              0.267    15.412    
                         clock uncertainty           -0.035    15.377    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.934    memory_reg_0
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 picorv32_core/mem_do_rinst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.432ns (21.512%)  route 5.225ns (78.488%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.814     5.417    picorv32_core/clk_IBUF_BUFG
    SLICE_X16Y35         FDRE                                         r  picorv32_core/mem_do_rinst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  picorv32_core/mem_do_rinst_reg/Q
                         net (fo=9, routed)           0.627     6.499    picorv32_core/mem_do_rinst_reg_n_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.153     6.652 r  picorv32_core/memory_reg_0_i_20/O
                         net (fo=30, routed)          0.936     7.588    picorv32_core/memory_reg_0_i_20_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I2_O)        0.327     7.915 f  picorv32_core/memory_reg_0_i_33/O
                         net (fo=1, routed)           1.005     8.920    picorv32_core/mem_la_addr[18]
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.044 r  picorv32_core/memory_reg_0_i_21/O
                         net (fo=1, routed)           0.598     9.642    picorv32_core/memory_reg_0_i_21_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.766 r  picorv32_core/memory_reg_0_i_15/O
                         net (fo=5, routed)           0.944    10.710    picorv32_core/memory_reg_0_i_15_n_0
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.834 r  picorv32_core/memory_reg_0_i_1/O
                         net (fo=4, routed)           0.631    11.465    out_byte_en03_out
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124    11.589 r  memory_reg_3_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.484    12.073    memory_reg_3_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y7          RAMB36E1                                     r  memory_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.731    15.154    clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  memory_reg_3/CLKARDCLK
                         clock pessimism              0.267    15.421    
                         clock uncertainty           -0.035    15.386    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.943    memory_reg_3
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  2.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.195%)  route 0.271ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.637     1.557    picorv32_core/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.271     1.969    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.504     1.572    
    SLICE_X14Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.195%)  route 0.271ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.637     1.557    picorv32_core/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.271     1.969    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.504     1.572    
    SLICE_X14Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.195%)  route 0.271ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.637     1.557    picorv32_core/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.271     1.969    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.504     1.572    
    SLICE_X14Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.195%)  route 0.271ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.637     1.557    picorv32_core/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.271     1.969    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.504     1.572    
    SLICE_X14Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.195%)  route 0.271ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.637     1.557    picorv32_core/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.271     1.969    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.504     1.572    
    SLICE_X14Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.195%)  route 0.271ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.637     1.557    picorv32_core/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.271     1.969    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.504     1.572    
    SLICE_X14Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.195%)  route 0.271ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.637     1.557    picorv32_core/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.271     1.969    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y36         RAMS32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMS32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.504     1.572    
    SLICE_X14Y36         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.882    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.195%)  route 0.271ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.637     1.557    picorv32_core/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.271     1.969    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y36         RAMS32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMS32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.504     1.572    
    SLICE_X14Y36         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.882    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.308%)  route 0.227ns (61.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.636     1.556    picorv32_core/clk_IBUF_BUFG
    SLICE_X16Y36         FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.227     1.924    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.483     1.593    
    SLICE_X14Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.793    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.308%)  route 0.227ns (61.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.636     1.556    picorv32_core/clk_IBUF_BUFG
    SLICE_X16Y36         FDRE                                         r  picorv32_core/latched_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  picorv32_core/latched_rd_reg[4]/Q
                         net (fo=97, routed)          0.227     1.924    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.911     2.076    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y36         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.483     1.593    
    SLICE_X14Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.793    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6     memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7     memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5     memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     memory_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     memory_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35     Anode_on_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y36    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y36    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y36    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y36    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y36    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y36    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y36    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y36    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41    picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41    picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41    picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41    picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39    picorv32_core/cpuregs_reg_r2_0_31_6_11/RAMC_D1/CLK



