$date
  Fri Oct  4 14:36:58 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sw_led_top $end
$var reg 8 ! a[7:0] $end
$var reg 8 " y[7:0] $end
$scope module c1 $end
$var reg 8 # a[7:0] $end
$var reg 8 $ y[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00110011 !
b00110011 "
b00110011 #
b00110011 $
#10000000
b01110011 !
b01110011 "
b01110011 #
b01110011 $
#20000000
b00111011 !
b00111011 "
b00111011 #
b00111011 $
#30000000
b01000011 !
b01000011 "
b01000011 #
b01000011 $
#40000000
b00110011 !
b00110011 "
b00110011 #
b00110011 $
#50000000
b01110011 !
b01110011 "
b01110011 #
b01110011 $
#60000000
b00111011 !
b00111011 "
b00111011 #
b00111011 $
#70000000
b01000011 !
b01000011 "
b01000011 #
b01000011 $
#80000000
b00110011 !
b00110011 "
b00110011 #
b00110011 $
#90000000
b01110011 !
b01110011 "
b01110011 #
b01110011 $
#100000000
b00111011 !
b00111011 "
b00111011 #
b00111011 $
