/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  reg [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [36:0] celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[140] & celloutsig_1_3z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[3] & in_data[34]);
  assign celloutsig_0_0z = ~(in_data[34] | in_data[2]);
  assign celloutsig_1_14z = ~(celloutsig_1_7z | celloutsig_1_10z);
  assign celloutsig_1_18z = ~(celloutsig_1_14z | celloutsig_1_15z[6]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_4z = ~celloutsig_1_2z[3];
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_3z[0]);
  assign celloutsig_0_6z = celloutsig_0_0z | ~(in_data[13]);
  assign celloutsig_0_31z = celloutsig_0_21z | ~(celloutsig_0_30z);
  assign celloutsig_1_2z = celloutsig_1_1z[30:3] + { in_data[155:136], celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= celloutsig_1_1z[19:14];
  assign celloutsig_0_3z = in_data[40:36] / { 1'h1, in_data[23], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z } == celloutsig_1_9z[3:1];
  assign celloutsig_0_12z = { in_data[92:86], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_5z } == { in_data[93:88], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_3z[3:2], celloutsig_0_5z, celloutsig_0_0z } >= { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[133] & ~(celloutsig_1_2z[23]);
  assign celloutsig_0_1z = | { in_data[9:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = | { celloutsig_0_8z[7:1], celloutsig_0_11z };
  assign celloutsig_1_10z = ^ celloutsig_1_1z[29:16];
  assign celloutsig_0_11z = ^ { celloutsig_0_9z[15:13], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_30z = ^ { celloutsig_0_14z[15:6], celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[62:57], celloutsig_0_1z, celloutsig_0_8z[7:1], 1'h0, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z } <<< in_data[32:15];
  assign celloutsig_1_0z = in_data[139:136] <<< in_data[184:181];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_4z } >>> { celloutsig_1_6z[1], celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_14z, _00_, celloutsig_1_5z } >>> celloutsig_1_2z[26:19];
  assign celloutsig_1_19z = { _00_[3], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_12z } >>> { celloutsig_1_1z[36:30], celloutsig_1_5z };
  assign celloutsig_1_1z = { in_data[129:101], celloutsig_1_0z, celloutsig_1_0z } - in_data[136:100];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } - { celloutsig_1_2z[22:20], celloutsig_1_5z };
  assign celloutsig_1_7z = ~((celloutsig_1_2z[4] & celloutsig_1_3z) | celloutsig_1_4z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_6z[1]) | celloutsig_1_2z[15]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_10z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_10z = { in_data[39:34], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign { celloutsig_0_8z[3:1], celloutsig_0_8z[7:4] } = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, in_data[26:23] } ^ { celloutsig_0_3z[1:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z[4:2] };
  assign { celloutsig_0_14z[14], celloutsig_0_14z[12:3], celloutsig_0_14z[1:0], celloutsig_0_14z[13], celloutsig_0_14z[15] } = { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z[9:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z } ^ { in_data[48], in_data[46:45], celloutsig_0_6z, celloutsig_0_8z[7:1], celloutsig_0_0z, celloutsig_0_12z, in_data[47], in_data[49] };
  assign celloutsig_0_14z[2] = celloutsig_0_10z[0];
  assign celloutsig_0_8z[0] = 1'h0;
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
