
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26078 
WARNING: [Synth 8-992] full is already implicitly declared earlier [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rto_core.sv:81]
WARNING: [Synth 8-992] empty is already implicitly declared earlier [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rto_core.sv:81]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.273 ; gain = 90.277 ; free physical = 2749 ; free virtual = 12336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/top.sv:1]
INFO: [Synth 8-638] synthesizing module 'cpu' [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/realtime/cpu_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cpu' (1#1) [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/realtime/cpu_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mcs_bridge' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/bridge.sv:3]
	Parameter BRIDGE_BASE bound to: -1073741824 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mcs_bridge' (2#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/bridge.sv:3]
INFO: [Synth 8-638] synthesizing module 'mmio_sys_vanila' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/mmio_sys_vanila.sv:7]
	Parameter N_SW bound to: 4 - type: integer 
	Parameter N_LED bound to: 8 - type: integer 
	Parameter N_OUT bound to: 4 - type: integer 
	Parameter N_IN bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmio_controller' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/mmio_controller.sv:1]
INFO: [Synth 8-256] done synthesizing module 'mmio_controller' (3#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/mmio_controller.sv:1]
INFO: [Synth 8-638] synthesizing module 'timer_core' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/timer.sv:1]
INFO: [Synth 8-256] done synthesizing module 'timer_core' (4#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/timer.sv:1]
INFO: [Synth 8-638] synthesizing module 'uart_core' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:209]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:178]
	Parameter FIFO_W bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baud_gen' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:2]
INFO: [Synth 8-256] done synthesizing module 'baud_gen' (5#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:2]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:55]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (6#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:21]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:95]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:131]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (7#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:95]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:71]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_ctrl' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:2]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_ctrl' (8#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:2]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/register_file.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (9#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/register_file.sv:1]
INFO: [Synth 8-256] done synthesizing module 'fifo' (10#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:71]
INFO: [Synth 8-256] done synthesizing module 'uart' (11#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:178]
INFO: [Synth 8-256] done synthesizing module 'uart_core' (12#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:209]
INFO: [Synth 8-638] synthesizing module 'gpo_core' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/gpo_core.sv:23]
	Parameter N_LED bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpo_core' (13#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/gpo_core.sv:23]
INFO: [Synth 8-638] synthesizing module 'gpi_core' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/gpi_core.sv:23]
	Parameter N_SW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpi_core' (14#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/gpi_core.sv:23]
INFO: [Synth 8-638] synthesizing module 'rto_core' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rto_core.sv:23]
	Parameter N_OUT bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (15#1) [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rto_core.sv:85]
INFO: [Synth 8-256] done synthesizing module 'rto_core' (16#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rto_core.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'dout' does not match port width (4) of module 'rto_core' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/mmio_sys_vanila.sv:118]
INFO: [Synth 8-638] synthesizing module 'rti_core' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rti_core.sv:23]
	Parameter N_IN bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (836) of port connection 'din' does not match port width (96) of module 'fifo_generator_0' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rti_core.sv:60]
WARNING: [Synth 8-3848] Net din in module/entity rti_core does not have driver. [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rti_core.sv:39]
INFO: [Synth 8-256] done synthesizing module 'rti_core' (17#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/rti_core.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mmio_sys_vanila' (18#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/mmio_sys_vanila.sv:7]
WARNING: [Synth 8-689] width (8) of port connection 'sw' does not match port width (4) of module 'mmio_sys_vanila' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/top.sv:57]
WARNING: [Synth 8-689] width (4) of port connection 'led' does not match port width (8) of module 'mmio_sys_vanila' [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/top.sv:58]
INFO: [Synth 8-256] done synthesizing module 'top' (19#1) [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/top.sv:1]
WARNING: [Synth 8-3331] design rti_core has unconnected port read
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[15]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[14]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[13]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[12]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[11]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[10]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[9]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[8]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[7]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[6]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[5]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[4]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[3]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[2]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[1]
WARNING: [Synth 8-3331] design rti_core has unconnected port wr_data[0]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[63]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[62]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[61]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[60]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[59]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[58]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[57]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[56]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[55]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[54]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[53]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[52]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[51]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[50]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[49]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[48]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[47]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[46]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[45]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[44]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[43]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[42]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[41]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[40]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[39]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[38]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[37]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[36]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[35]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[34]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[33]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[32]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[31]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[30]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[29]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[28]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[27]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[26]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[25]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[24]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[23]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[22]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[21]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[20]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[19]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[18]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[17]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[16]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[15]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[14]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[13]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[12]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[11]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[10]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[9]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[8]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[7]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[6]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[5]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[4]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[3]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[2]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[1]
WARNING: [Synth 8-3331] design rti_core has unconnected port counter[0]
WARNING: [Synth 8-3331] design rto_core has unconnected port read
WARNING: [Synth 8-3331] design gpi_core has unconnected port cs
WARNING: [Synth 8-3331] design gpi_core has unconnected port read
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1304.523 ; gain = 121.527 ; free physical = 2765 ; free virtual = 12352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1304.523 ; gain = 121.527 ; free physical = 2765 ; free virtual = 12352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/dcp5/cpu_in_context.xdc] for cell 'cpu0'
Finished Parsing XDC File [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/dcp5/cpu_in_context.xdc] for cell 'cpu0'
Parsing XDC File [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/dcp7/fifo_generator_0_in_context.xdc] for cell 'mmio_unit/rto_slot_4/fifo_unit'
Finished Parsing XDC File [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/dcp7/fifo_generator_0_in_context.xdc] for cell 'mmio_unit/rto_slot_4/fifo_unit'
Parsing XDC File [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/dcp7/fifo_generator_0_in_context.xdc] for cell 'mmio_unit/rti_slot_5/fifo_unit'
Finished Parsing XDC File [/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/.Xil/Vivado-26073-pc/dcp7/fifo_generator_0_in_context.xdc] for cell 'mmio_unit/rti_slot_5/fifo_unit'
Parsing XDC File [/home/hj/sequncer_v2/sequncer_v2.srcs/constrs_1/imports/fpga/arty_s7.xdc]
Finished Parsing XDC File [/home/hj/sequncer_v2/sequncer_v2.srcs/constrs_1/imports/fpga/arty_s7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hj/sequncer_v2/sequncer_v2.srcs/constrs_1/imports/fpga/arty_s7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1645.594 ; gain = 0.000 ; free physical = 2517 ; free virtual = 12105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1645.594 ; gain = 462.598 ; free physical = 2569 ; free virtual = 12161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1645.594 ; gain = 462.598 ; free physical = 2569 ; free virtual = 12161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mmio_unit/rti_slot_5/fifo_unit. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mmio_unit/rto_slot_4/fifo_unit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1645.594 ; gain = 462.598 ; free physical = 2570 ; free virtual = 12163
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/timer.sv:20]
WARNING: [Synth 8-6014] Unused sequential element r_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:13]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element w_ptr_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:20]
WARNING: [Synth 8-6014] Unused sequential element r_ptr_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000001
                    data |                               10 | 00000000000000000000000000000010
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                   start |                               01 | 00000000000000000000000000000001
                    data |                               10 | 00000000000000000000000000000010
                    stop |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1645.594 ; gain = 462.598 ; free physical = 2561 ; free virtual = 12154
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mmio_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module timer_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fifo_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module uart_core 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module gpo_core 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module gpi_core 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rto_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rti_core 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/gpo_slot_2/buf_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/new/gpo_core.sv:46]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/timer_slot_0/counter_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/timer.sv:20]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/uart_slot_1/uart_unit/baud_gen_unit/r_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv:13]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/uart_slot_1/uart_unit/rx_fifo_unit/fifo_ctrl_unit/r_ptr_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:21]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/uart_slot_1/uart_unit/rx_fifo_unit/fifo_ctrl_unit/w_ptr_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:20]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/uart_slot_1/uart_unit/tx_fifo_unit/fifo_ctrl_unit/r_ptr_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:21]
WARNING: [Synth 8-6014] Unused sequential element mmio_unit/uart_slot_1/uart_unit/tx_fifo_unit/fifo_ctrl_unit/w_ptr_reg_reg was removed.  [/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv:20]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1645.594 ; gain = 462.598 ; free physical = 2541 ; free virtual = 12133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name | RTL Object                                                                    | Inference | Size (Depth x Width) | Primitives                 | 
+------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|top         | mmio_unit/uart_slot_1/uart_unit/rx_fifo_unit/register_file_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|top         | mmio_unit/uart_slot_1/uart_unit/tx_fifo_unit/register_file_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1645.594 ; gain = 462.598 ; free physical = 2412 ; free virtual = 12004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1645.594 ; gain = 462.598 ; free physical = 2389 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name | RTL Object                                                                    | Inference | Size (Depth x Width) | Primitives                 | 
+------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|top         | mmio_unit/uart_slot_1/uart_unit/rx_fifo_unit/register_file_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|top         | mmio_unit/uart_slot_1/uart_unit/tx_fifo_unit/register_file_unit/array_reg_reg | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mmio_unit/rti_slot_5/buffer_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mmio_unit/rti_slot_5/buffer_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mmio_unit/rti_slot_5/buffer_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mmio_unit/rti_slot_5/buffer_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mmio_unit/rti_slot_5/prev_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mmio_unit/rti_slot_5/prev_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mmio_unit/rti_slot_5/prev_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mmio_unit/rti_slot_5/prev_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1651.070 ; gain = 468.074 ; free physical = 2389 ; free virtual = 11981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.070 ; gain = 468.074 ; free physical = 2396 ; free virtual = 11987
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.070 ; gain = 468.074 ; free physical = 2396 ; free virtual = 11987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.070 ; gain = 468.074 ; free physical = 2396 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.070 ; gain = 468.074 ; free physical = 2396 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.070 ; gain = 468.074 ; free physical = 2396 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.070 ; gain = 468.074 ; free physical = 2396 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |cpu              |         1|
|2     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |cpu                 |     1|
|2     |fifo_generator_0    |     1|
|3     |fifo_generator_0__1 |     1|
|4     |BUFG                |     1|
|5     |CARRY4              |    23|
|6     |LUT1                |     7|
|7     |LUT2                |    17|
|8     |LUT3                |    37|
|9     |LUT4                |    26|
|10    |LUT5                |    43|
|11    |LUT6                |   209|
|12    |RAM64M              |    16|
|13    |RAM64X1D            |    16|
|14    |FDRE                |   159|
|15    |FDSE                |    70|
|16    |IBUF                |     7|
|17    |OBUF                |     5|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------+------+
|      |Instance                     |Module          |Cells |
+------+-----------------------------+----------------+------+
|1     |top                          |                |   903|
|2     |  mmio_unit                  |mmio_sys_vanila |   819|
|3     |    gpi_slot_3               |gpi_core        |     4|
|4     |    rti_slot_5               |rti_core        |   148|
|5     |    rto_slot_4               |rto_core        |   253|
|6     |    timer_slot_0             |timer_core      |   129|
|7     |    uart_slot_1              |uart_core       |   285|
|8     |      uart_unit              |uart            |   272|
|9     |        baud_gen_unit        |baud_gen        |    33|
|10    |        rx_fifo_unit         |fifo            |    82|
|11    |          fifo_ctrl_unit     |fifo_ctrl_1     |    58|
|12    |          register_file_unit |register_file_2 |    24|
|13    |        tx_fifo_unit         |fifo_0          |    77|
|14    |          fifo_ctrl_unit     |fifo_ctrl       |    51|
|15    |          register_file_unit |register_file   |    26|
|16    |        uart_rx_unit         |uart_rx         |    36|
|17    |        uart_tx_unit         |uart_tx         |    44|
+------+-----------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.070 ; gain = 468.074 ; free physical = 2396 ; free virtual = 11987
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1651.070 ; gain = 127.004 ; free physical = 2450 ; free virtual = 12042
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.078 ; gain = 468.074 ; free physical = 2450 ; free virtual = 12042
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1667.078 ; gain = 503.184 ; free physical = 2462 ; free virtual = 12054
INFO: [Common 17-1381] The checkpoint '/home/hj/sequncer_v2/sequncer_v2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1691.090 ; gain = 0.000 ; free physical = 2461 ; free virtual = 12053
INFO: [Common 17-206] Exiting Vivado at Thu Jul 23 22:11:15 2020...
