Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  4 20:57:38 2023
| Host         : LAPTOP-II37PGUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_top_timing_summary_routed.rpt -pb mips_top_timing_summary_routed.pb -rpx mips_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 256 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.817       -4.302                      9                  611        0.170        0.000                      0                  611        3.750        0.000                       0                   169  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.817       -4.302                      9                  611        0.170        0.000                      0                  611        3.750        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.817ns,  Total Violation       -4.302ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[5]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 4.711ns (44.128%)  route 5.965ns (55.872%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.475 r  Mips/DataPath/ALUAdder/o_carry/CO[3]
                         net (fo=1, routed)           0.000    14.475    Mips/DataPath/ALUAdder/o_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.697 r  Mips/DataPath/ALUAdder/o_carry__0/O[0]
                         net (fo=2, routed)           0.503    15.200    Mips/DataPath/ProgramCounter/o[4]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.299    15.499 r  Mips/DataPath/ProgramCounter/pc[5]_i_1/O
                         net (fo=4, routed)           0.502    16.001    Mips/DataPath/ProgramCounter/pc[5]_i_1_n_0
    SLICE_X3Y93          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.605    15.028    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]_replica_1/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)       -0.067    15.184    Mips/DataPath/ProgramCounter/pc_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -16.001    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.774ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.468ns  (logic 4.582ns (43.771%)  route 5.886ns (56.229%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.565 r  Mips/DataPath/ALUAdder/o_carry/O[3]
                         net (fo=2, routed)           0.583    15.148    Mips/DataPath/ProgramCounter/o[3]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.302    15.450 r  Mips/DataPath/ProgramCounter/pc[4]_i_1/O
                         net (fo=1, routed)           0.344    15.794    Mips/DataPath/ProgramCounter/pc[4]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.602    15.025    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)       -0.270    15.020    Mips/DataPath/ProgramCounter/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                 -0.774    

Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[5]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 4.711ns (44.674%)  route 5.834ns (55.326%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.475 r  Mips/DataPath/ALUAdder/o_carry/CO[3]
                         net (fo=1, routed)           0.000    14.475    Mips/DataPath/ALUAdder/o_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.697 r  Mips/DataPath/ALUAdder/o_carry__0/O[0]
                         net (fo=2, routed)           0.503    15.200    Mips/DataPath/ProgramCounter/o[4]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.299    15.499 r  Mips/DataPath/ProgramCounter/pc[5]_i_1/O
                         net (fo=4, routed)           0.372    15.871    Mips/DataPath/ProgramCounter/pc[5]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.604    15.027    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]_replica_2/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)       -0.081    15.169    Mips/DataPath/ProgramCounter/pc_reg[5]_replica_2
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -15.871    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[5]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 4.711ns (44.695%)  route 5.829ns (55.305%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.475 r  Mips/DataPath/ALUAdder/o_carry/CO[3]
                         net (fo=1, routed)           0.000    14.475    Mips/DataPath/ALUAdder/o_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.697 r  Mips/DataPath/ALUAdder/o_carry__0/O[0]
                         net (fo=2, routed)           0.503    15.200    Mips/DataPath/ProgramCounter/o[4]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.299    15.499 r  Mips/DataPath/ProgramCounter/pc[5]_i_1/O
                         net (fo=4, routed)           0.367    15.866    Mips/DataPath/ProgramCounter/pc[5]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.602    15.025    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]_replica/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)       -0.058    15.207    Mips/DataPath/ProgramCounter/pc_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 4.522ns (43.553%)  route 5.861ns (56.447%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.505 r  Mips/DataPath/ALUAdder/o_carry/O[2]
                         net (fo=1, routed)           0.428    14.933    Mips/DataPath/ProgramCounter/o[2]
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.302    15.235 r  Mips/DataPath/ProgramCounter/pc[3]_i_1/O
                         net (fo=1, routed)           0.474    15.708    Mips/DataPath/ProgramCounter/pc[3]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.602    15.025    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[3]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)       -0.058    15.232    Mips/DataPath/ProgramCounter/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.034ns  (logic 4.163ns (41.490%)  route 5.871ns (58.510%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.152 r  Mips/DataPath/ALUAdder/o_carry/O[1]
                         net (fo=1, routed)           0.424    14.577    Mips/DataPath/ProgramCounter/o[1]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.296    14.873 r  Mips/DataPath/ProgramCounter/pc[2]_i_1/O
                         net (fo=1, routed)           0.487    15.360    Mips/DataPath/ProgramCounter/pc[2]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.602    15.025    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[2]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)       -0.269    15.021    Mips/DataPath/ProgramCounter/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 4.711ns (46.061%)  route 5.517ns (53.939%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.475 r  Mips/DataPath/ALUAdder/o_carry/CO[3]
                         net (fo=1, routed)           0.000    14.475    Mips/DataPath/ALUAdder/o_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.697 r  Mips/DataPath/ALUAdder/o_carry__0/O[0]
                         net (fo=2, routed)           0.557    15.254    Mips/DataPath/ProgramCounter/o[4]
    SLICE_X8Y95          LUT3 (Prop_lut3_I2_O)        0.299    15.553 r  Mips/DataPath/ProgramCounter/pc[5]_rep_i_1/O
                         net (fo=1, routed)           0.000    15.553    Mips/DataPath/ProgramCounter/pc[5]_rep_i_1_n_0
    SLICE_X8Y95          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.524    14.947    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y95          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]_rep/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          FDCE (Setup_fdce_C_D)        0.079    15.249    Mips/DataPath/ProgramCounter/pc_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -15.553    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 4.711ns (46.306%)  route 5.463ns (53.694%))
  Logic Levels:           18  (CARRY4=9 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.475 r  Mips/DataPath/ALUAdder/o_carry/CO[3]
                         net (fo=1, routed)           0.000    14.475    Mips/DataPath/ALUAdder/o_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.697 r  Mips/DataPath/ALUAdder/o_carry__0/O[0]
                         net (fo=2, routed)           0.503    15.200    Mips/DataPath/ProgramCounter/o[4]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.299    15.499 r  Mips/DataPath/ProgramCounter/pc[5]_i_1/O
                         net (fo=4, routed)           0.000    15.499    Mips/DataPath/ProgramCounter/pc[5]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.602    15.025    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[5]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.031    15.321    Mips/DataPath/ProgramCounter/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -15.499    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/ProgramCounter/pc_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 4.586ns (45.806%)  route 5.426ns (54.194%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.030 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.030    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.144    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.258    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.372    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_12_17_i_30_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.486    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.600    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.822 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_30/O[0]
                         net (fo=1, routed)           0.651    11.473    Mips/DataPath/ProgramCounter/data2[28]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.299    11.772 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23/O
                         net (fo=1, routed)           0.000    11.772    Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_23_n_0
    SLICE_X0Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    11.984 f  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.640    12.624    Mips/DataPath/ProgramCounter/ALU_/ALUResult__224[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.299    12.923 r  Mips/DataPath/ProgramCounter/o_carry_i_11_comp/O
                         net (fo=1, routed)           0.303    13.226    Mips/DataPath/ProgramCounter/o_carry_i_11_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  Mips/DataPath/ProgramCounter/o_carry_i_6_comp_1/O
                         net (fo=4, routed)           0.451    13.801    Mips/DataPath/ProgramCounter/o_carry_i_6_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  Mips/DataPath/ProgramCounter/o_carry_i_3/O
                         net (fo=1, routed)           0.000    13.925    Mips/DataPath/ALUAdder/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.565 r  Mips/DataPath/ALUAdder/o_carry/O[3]
                         net (fo=2, routed)           0.466    15.032    Mips/DataPath/ProgramCounter/o[3]
    SLICE_X1Y92          LUT3 (Prop_lut3_I2_O)        0.306    15.338 r  Mips/DataPath/ProgramCounter/pc[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    15.338    Mips/DataPath/ProgramCounter/pc[4]_rep_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.604    15.027    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]_rep/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.032    15.282    Mips/DataPath/ProgramCounter/pc_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -15.338    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 Mips/DataPath/ProgramCounter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.877ns (31.171%)  route 6.353ns (68.829%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    Mips/DataPath/ProgramCounter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Mips/DataPath/ProgramCounter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Mips/DataPath/ProgramCounter/pc_reg[4]/Q
                         net (fo=99, routed)          0.922     6.704    Mips/DataPath/ProgramCounter/Q[3]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.153     6.857 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=36, routed)          0.850     7.707    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/ADDRC4
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.324     8.031 r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.448     8.478    Mips/DataPath/ProgramCounter/rd10[4]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.331     8.809 r  Mips/DataPath/ProgramCounter/i__carry__0_i_4/O
                         net (fo=2, routed)           0.695     9.504    Mips/DataPath/ProgramCounter/pc_reg[5]_7[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.060 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_27/O[2]
                         net (fo=1, routed)           0.516    10.576    Mips/DataPath/ProgramCounter/data2[6]
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.302    10.878 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.878    Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_18_n_0
    SLICE_X9Y90          MUXF7 (Prop_muxf7_I0_O)      0.212    11.090 r  Mips/DataPath/ProgramCounter/RAM_reg_0_63_0_0_i_7/O
                         net (fo=34, routed)          1.129    12.219    Mem/DataMemory/RAM_reg_0_63_5_5/A4
    SLICE_X2Y88          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295    12.514 r  Mem/DataMemory/RAM_reg_0_63_5_5/SP/O
                         net (fo=1, routed)           0.608    13.122    Mem/ioread/rd[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  Mem/ioread/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.478    13.724    Mips/DataPath/ProgramCounter/readdata[2]
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.124    13.848 r  Mips/DataPath/ProgramCounter/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.707    14.555    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X6Y90          RAMD32                                       r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.601    15.024    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    15.015    Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Mem/ioread/led1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/ioread/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.602     1.521    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Mem/ioread/led1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Mem/ioread/led1_reg[3]/Q
                         net (fo=1, routed)           0.118     1.780    Mem/ioread/led1[3]
    SLICE_X0Y86          FDRE                                         r  Mem/ioread/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  Mem/ioread/led_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.076     1.610    Mem/ioread/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Mem/ioread/led1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/ioread/led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.603     1.522    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  Mem/ioread/led1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Mem/ioread/led1_reg[9]/Q
                         net (fo=1, routed)           0.177     1.840    Mem/ioread/led1[9]
    SLICE_X1Y87          FDRE                                         r  Mem/ioread/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.873     2.038    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  Mem/ioread/led_reg[9]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.072     1.607    Mem/ioread/led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Mem/ioread/led1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/ioread/led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.053%)  route 0.172ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.602     1.521    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  Mem/ioread/led1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Mem/ioread/led1_reg[10]/Q
                         net (fo=1, routed)           0.172     1.834    Mem/ioread/led1[10]
    SLICE_X0Y86          FDRE                                         r  Mem/ioread/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  Mem/ioread/led_reg[10]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.066     1.600    Mem/ioread/led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Mem/ioread/led1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/ioread/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.425%)  route 0.163ns (53.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.601     1.520    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  Mem/ioread/led1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Mem/ioread/led1_reg[11]/Q
                         net (fo=1, routed)           0.163     1.824    Mem/ioread/led1[11]
    SLICE_X0Y86          FDRE                                         r  Mem/ioread/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  Mem/ioread/led_reg[11]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.047     1.581    Mem/ioread/led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Mem/ioread/led1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/ioread/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.638%)  route 0.152ns (54.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.602     1.521    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Mem/ioread/led1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  Mem/ioread/led1_reg[5]/Q
                         net (fo=1, routed)           0.152     1.802    Mem/ioread/led1[5]
    SLICE_X1Y87          FDRE                                         r  Mem/ioread/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.873     2.038    Mem/ioread/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  Mem/ioread/led_reg[5]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.017     1.552    Mem/ioread/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Mem/M7Seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/M7Seg/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.594     1.513    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  Mem/M7Seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  Mem/M7Seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.763    Mem/M7Seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  Mem/M7Seg/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    Mem/M7Seg/clkdiv_reg[0]_i_1_n_4
    SLICE_X1Y78          FDCE                                         r  Mem/M7Seg/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.865     2.030    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  Mem/M7Seg/clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.105     1.618    Mem/M7Seg/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Mem/M7Seg/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/M7Seg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.596     1.515    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Mem/M7Seg/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  Mem/M7Seg/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    Mem/M7Seg/clkdiv_reg_n_0_[11]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  Mem/M7Seg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    Mem/M7Seg/clkdiv_reg[8]_i_1_n_4
    SLICE_X1Y80          FDCE                                         r  Mem/M7Seg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.867     2.032    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Mem/M7Seg/clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDCE (Hold_fdce_C_D)         0.105     1.620    Mem/M7Seg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Mem/M7Seg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/M7Seg/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.514    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  Mem/M7Seg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Mem/M7Seg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.764    Mem/M7Seg/clkdiv_reg_n_0_[7]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  Mem/M7Seg/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    Mem/M7Seg/clkdiv_reg[4]_i_1_n_4
    SLICE_X1Y79          FDCE                                         r  Mem/M7Seg/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.866     2.031    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  Mem/M7Seg/clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDCE (Hold_fdce_C_D)         0.105     1.619    Mem/M7Seg/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Mem/M7Seg/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/M7Seg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.597     1.516    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  Mem/M7Seg/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Mem/M7Seg/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.766    Mem/M7Seg/clkdiv_reg_n_0_[15]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  Mem/M7Seg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    Mem/M7Seg/clkdiv_reg[12]_i_1_n_4
    SLICE_X1Y81          FDCE                                         r  Mem/M7Seg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.868     2.033    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  Mem/M7Seg/clkdiv_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.105     1.621    Mem/M7Seg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Mem/M7Seg/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem/M7Seg/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.598     1.517    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  Mem/M7Seg/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Mem/M7Seg/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.764    Mem/M7Seg/clkdiv_reg_n_0_[16]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  Mem/M7Seg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    Mem/M7Seg/clkdiv_reg[16]_i_1_n_7
    SLICE_X1Y82          FDCE                                         r  Mem/M7Seg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.869     2.034    Mem/M7Seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  Mem/M7Seg/clkdiv_reg[16]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.105     1.622    Mem/M7Seg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y78     Mem/M7Seg/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y80     Mem/M7Seg/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y80     Mem/M7Seg/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y79     Mem/M7Seg/clkdiv_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y79     Mem/M7Seg/clkdiv_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y79     Mem/M7Seg/clkdiv_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y80     Mem/M7Seg/clkdiv_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y80     Mem/M7Seg/clkdiv_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y89     Mem/ioread/status_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    Mips/DataPath/RegFile/rf_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    Mips/DataPath/RegFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    Mips/DataPath/RegFile/rf_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    Mips/DataPath/RegFile/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    Mips/DataPath/RegFile/rf_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    Mips/DataPath/RegFile/rf_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    Mips/DataPath/RegFile/rf_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    Mips/DataPath/RegFile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y96     Mips/DataPath/RegFile/rf_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y96     Mips/DataPath/RegFile/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     Mips/DataPath/RegFile/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     Mips/DataPath/RegFile/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     Mips/DataPath/RegFile/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     Mips/DataPath/RegFile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     Mips/DataPath/RegFile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     Mips/DataPath/RegFile/rf_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y88     Mips/DataPath/RegFile/rf_reg_r1_0_31_12_17/RAMB/CLK



