--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 310284398 paths analyzed, 1754 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.352ns.
--------------------------------------------------------------------------------
Slack:                  0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_9 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.252ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (0.687 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_9 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   M_matrix_store_q[16]
                                                       M_matrix_store_q_9
    SLICE_X10Y34.D2      net (fanout=10)       1.341   M_matrix_store_q[9]
    SLICE_X10Y34.D       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a42
    SLICE_X10Y34.A4      net (fanout=1)        0.492   Mmux_M_alu_a41
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.252ns (6.581ns logic, 12.671ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/M_state_q_FSM_FFd3 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.231ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/M_state_q_FSM_FFd3 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3
    SLICE_X13Y29.B6      net (fanout=19)       0.730   M_state_q_FSM_FFd3_2
    SLICE_X13Y29.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       multiplier/Mmux_a111
    SLICE_X15Y29.A2      net (fanout=14)       1.708   Mmux_a11
    SLICE_X15Y29.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mmux_M_alu_a27
    SLICE_X11Y20.D4      net (fanout=1)        2.040   Mmux_M_alu_a26
    SLICE_X11Y20.D       Tilo                  0.259   N326
                                                       Mmux_M_alu_a26_SW0
    SLICE_X11Y20.C6      net (fanout=1)        0.143   N326
    SLICE_X11Y20.C       Tilo                  0.259   N326
                                                       Mmux_M_alu_a28
    DSP48_X0Y6.B1        net (fanout=17)       0.919   M_alu_a[1]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.231ns (6.842ns logic, 12.389ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mat_shifter/M_state_q_FSM_FFd2_3 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.123ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mat_shifter/M_state_q_FSM_FFd2_3 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_state_q_FSM_FFd2_3
                                                       mat_shifter/M_state_q_FSM_FFd2_3
    SLICE_X10Y34.B3      net (fanout=7)        1.179   M_state_q_FSM_FFd2_3
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       mat_shifter/Mmux_new_matrix1101
    SLICE_X10Y34.A3      net (fanout=6)        0.476   Mmux_new_matrix110_0
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.123ns (6.630ns logic, 12.493ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_27 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_27 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   M_matrix_store_q[28]
                                                       M_matrix_store_q_27
    SLICE_X8Y34.D4       net (fanout=8)        1.557   M_matrix_store_q[27]
    SLICE_X8Y34.D        Tilo                  0.254   mat_shifter/M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu_a45
    SLICE_X8Y34.B1       net (fanout=1)        0.534   Mmux_M_alu_a44
    SLICE_X8Y34.B        Tilo                  0.254   mat_shifter/M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu_a47
    SLICE_X13Y39.B5      net (fanout=2)        1.480   Mmux_M_alu_a46
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (6.668ns logic, 12.398ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_17 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.090ns (Levels of Logic = 14)
  Clock Path Skew:      -0.033ns (0.718 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_17 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   M_matrix_store_q[17]
                                                       M_matrix_store_q_17
    SLICE_X8Y33.B5       net (fanout=9)        1.176   M_matrix_store_q[17]
    SLICE_X8Y33.B        Tilo                  0.254   Mmux_M_alu_a62
                                                       Mmux_M_alu_a63
    SLICE_X8Y33.D1       net (fanout=2)        0.605   Mmux_M_alu_a62
    SLICE_X8Y33.CMUX     Topdc                 0.456   Mmux_M_alu_a62
                                                       Mmux_M_alu_a64_F
                                                       Mmux_M_alu_a64
    SLICE_X8Y38.D2       net (fanout=3)        1.053   Mmux_M_alu_a63
    SLICE_X8Y38.D        Tilo                  0.254   M_change_matrix_dff_q_7
                                                       Mmux_M_alu_a68_2
    SLICE_X8Y38.C2       net (fanout=3)        1.468   Mmux_M_alu_a681
    SLICE_X8Y38.C        Tilo                  0.255   M_change_matrix_dff_q_7
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1077_o151
    SLICE_X17Y39.A5      net (fanout=4)        1.207   alu/div/a[7]_b[7]_div_1/a[5]_GND_37_o_MUX_1072_o
    SLICE_X17Y39.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N610
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171_1
    SLICE_X16Y40.D6      net (fanout=5)        0.378   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171
    SLICE_X16Y40.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N470
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_SW2
    SLICE_X14Y41.A3      net (fanout=2)        0.775   alu/div/a[7]_b[7]_div_1/N470
    SLICE_X14Y41.A       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N549
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_1
    SLICE_X12Y39.B3      net (fanout=3)        0.903   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161
    SLICE_X12Y39.B       Tilo                  0.254   M_change_matrix_dff_q_23
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW1_SW0
    SLICE_X14Y39.B1      net (fanout=3)        1.129   alu/div/a[7]_b[7]_div_1/N219
    SLICE_X14Y39.B       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N634
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW5
    SLICE_X13Y37.A4      net (fanout=1)        0.835   alu/div/a[7]_b[7]_div_1/N614
    SLICE_X13Y37.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N536
                                                       alu/div/a[7]_b[7]_div_1/o<1>22
    SLICE_X13Y36.D1      net (fanout=4)        0.731   alu/o<1>21
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.C3      net (fanout=3)        0.858   alu/n0286[4]
    SLICE_X16Y35.CMUX    Tilo                  0.430   M_alu_b[5]
                                                       alu/Mmux_out318_G
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.090ns (4.445ns logic, 14.645ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_9 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.055ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (0.687 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_9 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   M_matrix_store_q[16]
                                                       M_matrix_store_q_9
    SLICE_X10Y34.D2      net (fanout=10)       1.341   M_matrix_store_q[9]
    SLICE_X10Y34.D       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a42
    SLICE_X10Y34.A4      net (fanout=1)        0.492   Mmux_M_alu_a41
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.D3      net (fanout=4)        0.565   N380
    SLICE_X14Y22.CMUX    Topdc                 0.402   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_F
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.055ns (6.580ns logic, 12.475ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_state_q_FSM_FFd3_1 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.060ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.599 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_state_q_FSM_FFd3_1 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_game_state_q_FSM_FFd3_3
                                                       M_game_state_q_FSM_FFd3_1
    SLICE_X10Y34.B1      net (fanout=7)        1.211   M_game_state_q_FSM_FFd3_1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       mat_shifter/Mmux_new_matrix1101
    SLICE_X10Y34.A3      net (fanout=6)        0.476   Mmux_new_matrix110_0
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.060ns (6.535ns logic, 12.525ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_state_q_FSM_FFd2_1 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.044ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (0.599 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_state_q_FSM_FFd2_1 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.AQ      Tcko                  0.476   M_game_state_q_FSM_FFd2_2
                                                       M_game_state_q_FSM_FFd2_1
    SLICE_X10Y34.B5      net (fanout=6)        1.149   M_game_state_q_FSM_FFd2_1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       mat_shifter/Mmux_new_matrix1101
    SLICE_X10Y34.A3      net (fanout=6)        0.476   Mmux_new_matrix110_0
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.044ns (6.581ns logic, 12.463ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd2_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.080ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.325 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd2_1 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.430   M_state_q_FSM_FFd2_1_0
                                                       matrix_former/M_state_q_FSM_FFd2_1
    SLICE_X8Y30.C2       net (fanout=11)       1.333   M_state_q_FSM_FFd2_1_0
    SLICE_X8Y30.C        Tilo                  0.255   M_matrix_store_q[35]
                                                       Mmux_M_alu_a65
    SLICE_X9Y33.D1       net (fanout=1)        0.953   Mmux_M_alu_a64
    SLICE_X9Y33.D        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       Mmux_M_alu_a67
    SLICE_X10Y38.B1      net (fanout=3)        1.028   Mmux_M_alu_a66
    SLICE_X10Y38.B       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       Mmux_M_alu_a68
    SLICE_X13Y20.D2      net (fanout=20)       2.844   M_alu_a[5]
    SLICE_X13Y20.D       Tilo                  0.259   alu/Mmux_out38
                                                       alu/Mmux_out39
    SLICE_X13Y20.B2      net (fanout=1)        0.543   alu/Mmux_out38
    SLICE_X13Y20.B       Tilo                  0.259   alu/Mmux_out38
                                                       alu/Mmux_out310
    SLICE_X15Y20.B1      net (fanout=1)        1.624   alu/Mmux_out39
    SLICE_X15Y20.B       Tilo                  0.259   alu/Mmux_out32
                                                       alu/Mmux_out311
    SLICE_X10Y22.C3      net (fanout=7)        1.138   alu/Mmux_out310
    SLICE_X10Y22.CMUX    Tilo                  0.298   N202
                                                       alu/Mmux_out322_SW1
    SLICE_X11Y31.C4      net (fanout=9)        1.936   N133
    SLICE_X11Y31.C       Tilo                  0.259   N563
                                                       Mmux_M_mat_shifter_alu_result11_SW15_SW0
    SLICE_X11Y31.B4      net (fanout=1)        0.352   N563
    SLICE_X11Y31.B       Tilo                  0.259   N563
                                                       Mmux_M_mat_shifter_alu_result11_SW15
    SLICE_X10Y31.C5      net (fanout=5)        1.607   N352
    SLICE_X10Y31.CMUX    Tilo                  0.403   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22_G
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.080ns (3.548ns logic, 15.532ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_17 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.047ns (Levels of Logic = 14)
  Clock Path Skew:      -0.033ns (0.718 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_17 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   M_matrix_store_q[17]
                                                       M_matrix_store_q_17
    SLICE_X8Y33.B5       net (fanout=9)        1.176   M_matrix_store_q[17]
    SLICE_X8Y33.B        Tilo                  0.254   Mmux_M_alu_a62
                                                       Mmux_M_alu_a63
    SLICE_X8Y33.D1       net (fanout=2)        0.605   Mmux_M_alu_a62
    SLICE_X8Y33.CMUX     Topdc                 0.456   Mmux_M_alu_a62
                                                       Mmux_M_alu_a64_F
                                                       Mmux_M_alu_a64
    SLICE_X8Y38.D2       net (fanout=3)        1.053   Mmux_M_alu_a63
    SLICE_X8Y38.D        Tilo                  0.254   M_change_matrix_dff_q_7
                                                       Mmux_M_alu_a68_2
    SLICE_X8Y38.C2       net (fanout=3)        1.468   Mmux_M_alu_a681
    SLICE_X8Y38.C        Tilo                  0.255   M_change_matrix_dff_q_7
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1077_o151
    SLICE_X17Y39.A5      net (fanout=4)        1.207   alu/div/a[7]_b[7]_div_1/a[5]_GND_37_o_MUX_1072_o
    SLICE_X17Y39.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N610
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171_1
    SLICE_X16Y40.D6      net (fanout=5)        0.378   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171
    SLICE_X16Y40.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N470
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_SW2
    SLICE_X14Y41.A3      net (fanout=2)        0.775   alu/div/a[7]_b[7]_div_1/N470
    SLICE_X14Y41.A       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N549
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_1
    SLICE_X12Y39.B3      net (fanout=3)        0.903   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161
    SLICE_X12Y39.B       Tilo                  0.254   M_change_matrix_dff_q_23
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW1_SW0
    SLICE_X14Y39.B1      net (fanout=3)        1.129   alu/div/a[7]_b[7]_div_1/N219
    SLICE_X14Y39.B       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N634
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW5
    SLICE_X13Y37.A4      net (fanout=1)        0.835   alu/div/a[7]_b[7]_div_1/N614
    SLICE_X13Y37.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N536
                                                       alu/div/a[7]_b[7]_div_1/o<1>22
    SLICE_X13Y36.D1      net (fanout=4)        0.731   alu/o<1>21
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.D4      net (fanout=3)        0.789   alu/n0286[4]
    SLICE_X16Y35.CMUX    Topdc                 0.456   M_alu_b[5]
                                                       alu/Mmux_out318_F
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.047ns (4.471ns logic, 14.576ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/M_state_q_FSM_FFd3 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.034ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/M_state_q_FSM_FFd3 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3
    SLICE_X13Y29.B6      net (fanout=19)       0.730   M_state_q_FSM_FFd3_2
    SLICE_X13Y29.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       multiplier/Mmux_a111
    SLICE_X15Y29.A2      net (fanout=14)       1.708   Mmux_a11
    SLICE_X15Y29.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mmux_M_alu_a27
    SLICE_X11Y20.D4      net (fanout=1)        2.040   Mmux_M_alu_a26
    SLICE_X11Y20.D       Tilo                  0.259   N326
                                                       Mmux_M_alu_a26_SW0
    SLICE_X11Y20.C6      net (fanout=1)        0.143   N326
    SLICE_X11Y20.C       Tilo                  0.259   N326
                                                       Mmux_M_alu_a28
    DSP48_X0Y6.B1        net (fanout=17)       0.919   M_alu_a[1]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.D3      net (fanout=4)        0.565   N380
    SLICE_X14Y22.CMUX    Topdc                 0.402   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_F
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.034ns (6.841ns logic, 12.193ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd1_1 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.997ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd1_1 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_state_q_FSM_FFd1_1_1
                                                       matrix_former/M_state_q_FSM_FFd1_1
    SLICE_X9Y33.C3       net (fanout=10)       1.322   M_state_q_FSM_FFd1_1_1
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       matrix_former/Mmux_new_matrix1101_1
    SLICE_X8Y37.A5       net (fanout=5)        1.239   Mmux_new_matrix1101
    SLICE_X8Y37.A        Tilo                  0.254   M_change_matrix_dff_q_19
                                                       Mmux_M_alu_a57
    SLICE_X12Y37.D3      net (fanout=3)        0.872   Mmux_M_alu_a56
    SLICE_X12Y37.D       Tilo                  0.254   M_alu_a[4]
                                                       Mmux_M_alu_a58
    DSP48_X0Y6.B4        net (fanout=27)       2.047   M_alu_a[4]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.997ns (6.668ns logic, 12.329ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/M_state_q_FSM_FFd2 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.000ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/M_state_q_FSM_FFd2 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.CQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       multiplier/M_state_q_FSM_FFd2
    SLICE_X13Y29.B5      net (fanout=19)       0.499   M_state_q_FSM_FFd2_2
    SLICE_X13Y29.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       multiplier/Mmux_a111
    SLICE_X15Y29.A2      net (fanout=14)       1.708   Mmux_a11
    SLICE_X15Y29.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mmux_M_alu_a27
    SLICE_X11Y20.D4      net (fanout=1)        2.040   Mmux_M_alu_a26
    SLICE_X11Y20.D       Tilo                  0.259   N326
                                                       Mmux_M_alu_a26_SW0
    SLICE_X11Y20.C6      net (fanout=1)        0.143   N326
    SLICE_X11Y20.C       Tilo                  0.259   N326
                                                       Mmux_M_alu_a28
    DSP48_X0Y6.B1        net (fanout=17)       0.919   M_alu_a[1]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.000ns (6.842ns logic, 12.158ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd2_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.995ns (Levels of Logic = 14)
  Clock Path Skew:      -0.015ns (0.325 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd2_1 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.430   M_state_q_FSM_FFd2_1_0
                                                       matrix_former/M_state_q_FSM_FFd2_1
    SLICE_X8Y30.C2       net (fanout=11)       1.333   M_state_q_FSM_FFd2_1_0
    SLICE_X8Y30.C        Tilo                  0.255   M_matrix_store_q[35]
                                                       Mmux_M_alu_a65
    SLICE_X9Y33.D1       net (fanout=1)        0.953   Mmux_M_alu_a64
    SLICE_X9Y33.D        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       Mmux_M_alu_a67
    SLICE_X8Y38.D5       net (fanout=3)        0.695   Mmux_M_alu_a66
    SLICE_X8Y38.D        Tilo                  0.254   M_change_matrix_dff_q_7
                                                       Mmux_M_alu_a68_2
    SLICE_X8Y38.C2       net (fanout=3)        1.468   Mmux_M_alu_a681
    SLICE_X8Y38.C        Tilo                  0.255   M_change_matrix_dff_q_7
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1077_o151
    SLICE_X17Y39.A5      net (fanout=4)        1.207   alu/div/a[7]_b[7]_div_1/a[5]_GND_37_o_MUX_1072_o
    SLICE_X17Y39.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N610
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171_1
    SLICE_X16Y40.D6      net (fanout=5)        0.378   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171
    SLICE_X16Y40.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N470
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_SW2
    SLICE_X14Y41.A3      net (fanout=2)        0.775   alu/div/a[7]_b[7]_div_1/N470
    SLICE_X14Y41.A       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N549
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_1
    SLICE_X12Y39.B3      net (fanout=3)        0.903   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161
    SLICE_X12Y39.B       Tilo                  0.254   M_change_matrix_dff_q_23
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW1_SW0
    SLICE_X14Y39.B1      net (fanout=3)        1.129   alu/div/a[7]_b[7]_div_1/N219
    SLICE_X14Y39.B       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N634
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW5
    SLICE_X13Y37.A4      net (fanout=1)        0.835   alu/div/a[7]_b[7]_div_1/N614
    SLICE_X13Y37.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N536
                                                       alu/div/a[7]_b[7]_div_1/o<1>22
    SLICE_X13Y36.D1      net (fanout=4)        0.731   alu/o<1>21
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.C3      net (fanout=3)        0.858   alu/n0286[4]
    SLICE_X16Y35.CMUX    Tilo                  0.430   M_alu_b[5]
                                                       alu/Mmux_out318_G
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.995ns (4.203ns logic, 14.792ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_27 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.945ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_27 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   M_matrix_store_q[28]
                                                       M_matrix_store_q_27
    SLICE_X10Y34.C2      net (fanout=8)        0.945   M_matrix_store_q[27]
    SLICE_X10Y34.C       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a43
    SLICE_X10Y34.A1      net (fanout=1)        0.532   Mmux_M_alu_a42
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.945ns (6.630ns logic, 12.315ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd1_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.012ns (Levels of Logic = 14)
  Clock Path Skew:      0.006ns (0.630 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd1_1 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_state_q_FSM_FFd1_1_1
                                                       matrix_former/M_state_q_FSM_FFd1_1
    SLICE_X9Y33.C3       net (fanout=10)       1.322   M_state_q_FSM_FFd1_1_1
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       matrix_former/Mmux_new_matrix1101_1
    SLICE_X8Y37.A5       net (fanout=5)        1.239   Mmux_new_matrix1101
    SLICE_X8Y37.A        Tilo                  0.254   M_change_matrix_dff_q_19
                                                       Mmux_M_alu_a57
    SLICE_X12Y36.C5      net (fanout=3)        1.078   Mmux_M_alu_a56
    SLICE_X12Y36.C       Tilo                  0.255   Mmux_M_alu_a58
                                                       Mmux_M_alu_a58_1
    SLICE_X12Y36.A1      net (fanout=1)        0.566   Mmux_M_alu_a58
    SLICE_X12Y36.A       Tilo                  0.254   Mmux_M_alu_a58
                                                       alu/div/a[7]_b[7]_div_1/o<4>2
    SLICE_X12Y40.D3      net (fanout=16)       0.871   alu/div/a[7]_b[7]_div_1/o<4>1
    SLICE_X12Y40.D       Tilo                  0.254   M_change_matrix_dff_q_22
                                                       alu/div/a[7]_b[7]_div_1/o<4>11
    SLICE_X13Y38.B3      net (fanout=3)        0.625   alu/a[7]_b[7]_div_1_OUT[4]
    SLICE_X13Y38.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N429
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X15Y40.B1      net (fanout=11)       1.050   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X15Y40.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N269
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161
    SLICE_X16Y39.D3      net (fanout=25)       0.873   alu/div/a[7]_b[7]_div_1/a[6]_GND_37_o_MUX_1117_o
    SLICE_X16Y39.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N618
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_lut<2>_SW2_SW1
    SLICE_X17Y36.C1      net (fanout=2)        1.247   alu/div/a[7]_b[7]_div_1/N618
    SLICE_X17Y36.C       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N620
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1143_o121
    SLICE_X16Y36.BX      net (fanout=1)        0.685   alu/div/a[7]_b[7]_div_1/a[2]_GND_37_o_MUX_1141_o
    SLICE_X16Y36.DMUX    Tbxd                  0.403   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X13Y36.D4      net (fanout=1)        0.582   alu/div/a[7]_b[7]_div_1/GND_37_o_b[7]_add_15_OUT[4]
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.C3      net (fanout=3)        0.858   alu/n0286[4]
    SLICE_X16Y35.CMUX    Tilo                  0.430   M_alu_b[5]
                                                       alu/Mmux_out318_G
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     19.012ns (4.489ns logic, 14.523ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_17 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.966ns (Levels of Logic = 14)
  Clock Path Skew:      -0.033ns (0.718 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_17 to mat_shifter/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   M_matrix_store_q[17]
                                                       M_matrix_store_q_17
    SLICE_X8Y33.B5       net (fanout=9)        1.176   M_matrix_store_q[17]
    SLICE_X8Y33.B        Tilo                  0.254   Mmux_M_alu_a62
                                                       Mmux_M_alu_a63
    SLICE_X8Y33.D1       net (fanout=2)        0.605   Mmux_M_alu_a62
    SLICE_X8Y33.CMUX     Topdc                 0.456   Mmux_M_alu_a62
                                                       Mmux_M_alu_a64_F
                                                       Mmux_M_alu_a64
    SLICE_X8Y38.D2       net (fanout=3)        1.053   Mmux_M_alu_a63
    SLICE_X8Y38.D        Tilo                  0.254   M_change_matrix_dff_q_7
                                                       Mmux_M_alu_a68_2
    SLICE_X8Y38.C2       net (fanout=3)        1.468   Mmux_M_alu_a681
    SLICE_X8Y38.C        Tilo                  0.255   M_change_matrix_dff_q_7
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1077_o151
    SLICE_X17Y39.A5      net (fanout=4)        1.207   alu/div/a[7]_b[7]_div_1/a[5]_GND_37_o_MUX_1072_o
    SLICE_X17Y39.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N610
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171_1
    SLICE_X16Y40.D6      net (fanout=5)        0.378   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171
    SLICE_X16Y40.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N470
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_SW2
    SLICE_X14Y41.A3      net (fanout=2)        0.775   alu/div/a[7]_b[7]_div_1/N470
    SLICE_X14Y41.A       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N549
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_1
    SLICE_X12Y39.B3      net (fanout=3)        0.903   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161
    SLICE_X12Y39.B       Tilo                  0.254   M_change_matrix_dff_q_23
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW1_SW0
    SLICE_X14Y39.B1      net (fanout=3)        1.129   alu/div/a[7]_b[7]_div_1/N219
    SLICE_X14Y39.B       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N634
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW5
    SLICE_X13Y37.A4      net (fanout=1)        0.835   alu/div/a[7]_b[7]_div_1/N614
    SLICE_X13Y37.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N536
                                                       alu/div/a[7]_b[7]_div_1/o<1>22
    SLICE_X13Y36.D1      net (fanout=4)        0.731   alu/o<1>21
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.C3      net (fanout=3)        0.858   alu/n0286[4]
    SLICE_X16Y35.CMUX    Tilo                  0.430   M_alu_b[5]
                                                       alu/Mmux_out318_G
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.BX       net (fanout=3)        1.015   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.966ns (4.445ns logic, 14.521ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multiplier/M_state_q_FSM_FFd1 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.975ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multiplier/M_state_q_FSM_FFd1 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       multiplier/M_state_q_FSM_FFd1
    SLICE_X13Y29.B4      net (fanout=18)       0.379   M_state_q_FSM_FFd1_2
    SLICE_X13Y29.B       Tilo                  0.259   M_state_q_FSM_FFd3_2
                                                       multiplier/Mmux_a111
    SLICE_X15Y29.A2      net (fanout=14)       1.708   Mmux_a11
    SLICE_X15Y29.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       Mmux_M_alu_a27
    SLICE_X11Y20.D4      net (fanout=1)        2.040   Mmux_M_alu_a26
    SLICE_X11Y20.D       Tilo                  0.259   N326
                                                       Mmux_M_alu_a26_SW0
    SLICE_X11Y20.C6      net (fanout=1)        0.143   N326
    SLICE_X11Y20.C       Tilo                  0.259   N326
                                                       Mmux_M_alu_a28
    DSP48_X0Y6.B1        net (fanout=17)       0.919   M_alu_a[1]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.975ns (6.937ns logic, 12.038ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd2_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.956ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.325 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd2_1 to mat_shifter/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.430   M_state_q_FSM_FFd2_1_0
                                                       matrix_former/M_state_q_FSM_FFd2_1
    SLICE_X8Y30.C2       net (fanout=11)       1.333   M_state_q_FSM_FFd2_1_0
    SLICE_X8Y30.C        Tilo                  0.255   M_matrix_store_q[35]
                                                       Mmux_M_alu_a65
    SLICE_X9Y33.D1       net (fanout=1)        0.953   Mmux_M_alu_a64
    SLICE_X9Y33.D        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       Mmux_M_alu_a67
    SLICE_X10Y38.B1      net (fanout=3)        1.028   Mmux_M_alu_a66
    SLICE_X10Y38.B       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       Mmux_M_alu_a68
    SLICE_X13Y20.D2      net (fanout=20)       2.844   M_alu_a[5]
    SLICE_X13Y20.D       Tilo                  0.259   alu/Mmux_out38
                                                       alu/Mmux_out39
    SLICE_X13Y20.B2      net (fanout=1)        0.543   alu/Mmux_out38
    SLICE_X13Y20.B       Tilo                  0.259   alu/Mmux_out38
                                                       alu/Mmux_out310
    SLICE_X15Y20.B1      net (fanout=1)        1.624   alu/Mmux_out39
    SLICE_X15Y20.B       Tilo                  0.259   alu/Mmux_out32
                                                       alu/Mmux_out311
    SLICE_X10Y22.C3      net (fanout=7)        1.138   alu/Mmux_out310
    SLICE_X10Y22.CMUX    Tilo                  0.298   N202
                                                       alu/Mmux_out322_SW1
    SLICE_X11Y31.C4      net (fanout=9)        1.936   N133
    SLICE_X11Y31.C       Tilo                  0.259   N563
                                                       Mmux_M_mat_shifter_alu_result11_SW15_SW0
    SLICE_X11Y31.B4      net (fanout=1)        0.352   N563
    SLICE_X11Y31.B       Tilo                  0.259   N563
                                                       Mmux_M_mat_shifter_alu_result11_SW15
    SLICE_X10Y31.C5      net (fanout=5)        1.607   N352
    SLICE_X10Y31.CMUX    Tilo                  0.403   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22_G
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.BX       net (fanout=3)        1.015   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.956ns (3.548ns logic, 15.408ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd2_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.952ns (Levels of Logic = 14)
  Clock Path Skew:      -0.015ns (0.325 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd2_1 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.430   M_state_q_FSM_FFd2_1_0
                                                       matrix_former/M_state_q_FSM_FFd2_1
    SLICE_X8Y30.C2       net (fanout=11)       1.333   M_state_q_FSM_FFd2_1_0
    SLICE_X8Y30.C        Tilo                  0.255   M_matrix_store_q[35]
                                                       Mmux_M_alu_a65
    SLICE_X9Y33.D1       net (fanout=1)        0.953   Mmux_M_alu_a64
    SLICE_X9Y33.D        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       Mmux_M_alu_a67
    SLICE_X8Y38.D5       net (fanout=3)        0.695   Mmux_M_alu_a66
    SLICE_X8Y38.D        Tilo                  0.254   M_change_matrix_dff_q_7
                                                       Mmux_M_alu_a68_2
    SLICE_X8Y38.C2       net (fanout=3)        1.468   Mmux_M_alu_a681
    SLICE_X8Y38.C        Tilo                  0.255   M_change_matrix_dff_q_7
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1077_o151
    SLICE_X17Y39.A5      net (fanout=4)        1.207   alu/div/a[7]_b[7]_div_1/a[5]_GND_37_o_MUX_1072_o
    SLICE_X17Y39.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N610
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171_1
    SLICE_X16Y40.D6      net (fanout=5)        0.378   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171
    SLICE_X16Y40.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N470
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_SW2
    SLICE_X14Y41.A3      net (fanout=2)        0.775   alu/div/a[7]_b[7]_div_1/N470
    SLICE_X14Y41.A       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N549
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_1
    SLICE_X12Y39.B3      net (fanout=3)        0.903   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161
    SLICE_X12Y39.B       Tilo                  0.254   M_change_matrix_dff_q_23
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW1_SW0
    SLICE_X14Y39.B1      net (fanout=3)        1.129   alu/div/a[7]_b[7]_div_1/N219
    SLICE_X14Y39.B       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N634
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW5
    SLICE_X13Y37.A4      net (fanout=1)        0.835   alu/div/a[7]_b[7]_div_1/N614
    SLICE_X13Y37.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N536
                                                       alu/div/a[7]_b[7]_div_1/o<1>22
    SLICE_X13Y36.D1      net (fanout=4)        0.731   alu/o<1>21
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.D4      net (fanout=3)        0.789   alu/n0286[4]
    SLICE_X16Y35.CMUX    Topdc                 0.456   M_alu_b[5]
                                                       alu/Mmux_out318_F
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.952ns (4.229ns logic, 14.723ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd1_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.969ns (Levels of Logic = 14)
  Clock Path Skew:      0.006ns (0.630 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd1_1 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_state_q_FSM_FFd1_1_1
                                                       matrix_former/M_state_q_FSM_FFd1_1
    SLICE_X9Y33.C3       net (fanout=10)       1.322   M_state_q_FSM_FFd1_1_1
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       matrix_former/Mmux_new_matrix1101_1
    SLICE_X8Y37.A5       net (fanout=5)        1.239   Mmux_new_matrix1101
    SLICE_X8Y37.A        Tilo                  0.254   M_change_matrix_dff_q_19
                                                       Mmux_M_alu_a57
    SLICE_X12Y36.C5      net (fanout=3)        1.078   Mmux_M_alu_a56
    SLICE_X12Y36.C       Tilo                  0.255   Mmux_M_alu_a58
                                                       Mmux_M_alu_a58_1
    SLICE_X12Y36.A1      net (fanout=1)        0.566   Mmux_M_alu_a58
    SLICE_X12Y36.A       Tilo                  0.254   Mmux_M_alu_a58
                                                       alu/div/a[7]_b[7]_div_1/o<4>2
    SLICE_X12Y40.D3      net (fanout=16)       0.871   alu/div/a[7]_b[7]_div_1/o<4>1
    SLICE_X12Y40.D       Tilo                  0.254   M_change_matrix_dff_q_22
                                                       alu/div/a[7]_b[7]_div_1/o<4>11
    SLICE_X13Y38.B3      net (fanout=3)        0.625   alu/a[7]_b[7]_div_1_OUT[4]
    SLICE_X13Y38.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N429
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X15Y40.B1      net (fanout=11)       1.050   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X15Y40.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N269
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161
    SLICE_X16Y39.D3      net (fanout=25)       0.873   alu/div/a[7]_b[7]_div_1/a[6]_GND_37_o_MUX_1117_o
    SLICE_X16Y39.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N618
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_lut<2>_SW2_SW1
    SLICE_X17Y36.C1      net (fanout=2)        1.247   alu/div/a[7]_b[7]_div_1/N618
    SLICE_X17Y36.C       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N620
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1143_o121
    SLICE_X16Y36.BX      net (fanout=1)        0.685   alu/div/a[7]_b[7]_div_1/a[2]_GND_37_o_MUX_1141_o
    SLICE_X16Y36.DMUX    Tbxd                  0.403   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X13Y36.D4      net (fanout=1)        0.582   alu/div/a[7]_b[7]_div_1/GND_37_o_b[7]_add_15_OUT[4]
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.D4      net (fanout=3)        0.789   alu/n0286[4]
    SLICE_X16Y35.CMUX    Topdc                 0.456   M_alu_b[5]
                                                       alu/Mmux_out318_F
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.969ns (4.515ns logic, 14.454ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_17 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.923ns (Levels of Logic = 14)
  Clock Path Skew:      -0.033ns (0.718 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_17 to mat_shifter/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.476   M_matrix_store_q[17]
                                                       M_matrix_store_q_17
    SLICE_X8Y33.B5       net (fanout=9)        1.176   M_matrix_store_q[17]
    SLICE_X8Y33.B        Tilo                  0.254   Mmux_M_alu_a62
                                                       Mmux_M_alu_a63
    SLICE_X8Y33.D1       net (fanout=2)        0.605   Mmux_M_alu_a62
    SLICE_X8Y33.CMUX     Topdc                 0.456   Mmux_M_alu_a62
                                                       Mmux_M_alu_a64_F
                                                       Mmux_M_alu_a64
    SLICE_X8Y38.D2       net (fanout=3)        1.053   Mmux_M_alu_a63
    SLICE_X8Y38.D        Tilo                  0.254   M_change_matrix_dff_q_7
                                                       Mmux_M_alu_a68_2
    SLICE_X8Y38.C2       net (fanout=3)        1.468   Mmux_M_alu_a681
    SLICE_X8Y38.C        Tilo                  0.255   M_change_matrix_dff_q_7
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1077_o151
    SLICE_X17Y39.A5      net (fanout=4)        1.207   alu/div/a[7]_b[7]_div_1/a[5]_GND_37_o_MUX_1072_o
    SLICE_X17Y39.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N610
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171_1
    SLICE_X16Y40.D6      net (fanout=5)        0.378   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1101_o171
    SLICE_X16Y40.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N470
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_SW2
    SLICE_X14Y41.A3      net (fanout=2)        0.775   alu/div/a[7]_b[7]_div_1/N470
    SLICE_X14Y41.A       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N549
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161_1
    SLICE_X12Y39.B3      net (fanout=3)        0.903   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o161
    SLICE_X12Y39.B       Tilo                  0.254   M_change_matrix_dff_q_23
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW1_SW0
    SLICE_X14Y39.B1      net (fanout=3)        1.129   alu/div/a[7]_b[7]_div_1/N219
    SLICE_X14Y39.B       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/N634
                                                       alu/div/a[7]_b[7]_div_1/o<1>22_SW5
    SLICE_X13Y37.A4      net (fanout=1)        0.835   alu/div/a[7]_b[7]_div_1/N614
    SLICE_X13Y37.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N536
                                                       alu/div/a[7]_b[7]_div_1/o<1>22
    SLICE_X13Y36.D1      net (fanout=4)        0.731   alu/o<1>21
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.D4      net (fanout=3)        0.789   alu/n0286[4]
    SLICE_X16Y35.CMUX    Topdc                 0.456   M_alu_b[5]
                                                       alu/Mmux_out318_F
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.BX       net (fanout=3)        1.015   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.923ns (4.471ns logic, 14.452ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_21 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.887ns (Levels of Logic = 9)
  Clock Path Skew:      -0.068ns (0.687 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_21 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcko                  0.430   M_matrix_store_q[21]
                                                       M_matrix_store_q_21
    SLICE_X10Y34.D5      net (fanout=8)        1.022   M_matrix_store_q[21]
    SLICE_X10Y34.D       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a42
    SLICE_X10Y34.A4      net (fanout=1)        0.492   Mmux_M_alu_a41
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.887ns (6.535ns logic, 12.352ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd1_2 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.917ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd1_2 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2_0
                                                       matrix_former/M_state_q_FSM_FFd1_2
    SLICE_X8Y34.D6       net (fanout=10)       1.503   M_state_q_FSM_FFd1_2_0
    SLICE_X8Y34.D        Tilo                  0.254   mat_shifter/M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu_a45
    SLICE_X8Y34.B1       net (fanout=1)        0.534   Mmux_M_alu_a44
    SLICE_X8Y34.B        Tilo                  0.254   mat_shifter/M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu_a47
    SLICE_X13Y39.B5      net (fanout=2)        1.480   Mmux_M_alu_a46
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.917ns (6.573ns logic, 12.344ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd1_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.951ns (Levels of Logic = 14)
  Clock Path Skew:      0.006ns (0.630 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd1_1 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_state_q_FSM_FFd1_1_1
                                                       matrix_former/M_state_q_FSM_FFd1_1
    SLICE_X9Y33.C3       net (fanout=10)       1.322   M_state_q_FSM_FFd1_1_1
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       matrix_former/Mmux_new_matrix1101_1
    SLICE_X8Y37.A5       net (fanout=5)        1.239   Mmux_new_matrix1101
    SLICE_X8Y37.A        Tilo                  0.254   M_change_matrix_dff_q_19
                                                       Mmux_M_alu_a57
    SLICE_X12Y36.C5      net (fanout=3)        1.078   Mmux_M_alu_a56
    SLICE_X12Y36.C       Tilo                  0.255   Mmux_M_alu_a58
                                                       Mmux_M_alu_a58_1
    SLICE_X12Y36.A1      net (fanout=1)        0.566   Mmux_M_alu_a58
    SLICE_X12Y36.A       Tilo                  0.254   Mmux_M_alu_a58
                                                       alu/div/a[7]_b[7]_div_1/o<4>2
    SLICE_X12Y40.D3      net (fanout=16)       0.871   alu/div/a[7]_b[7]_div_1/o<4>1
    SLICE_X12Y40.D       Tilo                  0.254   M_change_matrix_dff_q_22
                                                       alu/div/a[7]_b[7]_div_1/o<4>11
    SLICE_X13Y38.B3      net (fanout=3)        0.625   alu/a[7]_b[7]_div_1_OUT[4]
    SLICE_X13Y38.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N429
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11
    SLICE_X16Y41.A2      net (fanout=11)       1.295   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_cy[5]
    SLICE_X16Y41.A       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N606
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o171_1
    SLICE_X16Y39.D4      net (fanout=5)        0.572   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o171
    SLICE_X16Y39.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N618
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_lut<2>_SW2_SW1
    SLICE_X17Y36.C1      net (fanout=2)        1.247   alu/div/a[7]_b[7]_div_1/N618
    SLICE_X17Y36.C       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N620
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1143_o121
    SLICE_X16Y36.BX      net (fanout=1)        0.685   alu/div/a[7]_b[7]_div_1/a[2]_GND_37_o_MUX_1141_o
    SLICE_X16Y36.DMUX    Tbxd                  0.403   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X13Y36.D4      net (fanout=1)        0.582   alu/div/a[7]_b[7]_div_1/GND_37_o_b[7]_add_15_OUT[4]
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.C3      net (fanout=3)        0.858   alu/n0286[4]
    SLICE_X16Y35.CMUX    Tilo                  0.430   M_alu_b[5]
                                                       alu/Mmux_out318_G
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.951ns (4.484ns logic, 14.467ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd1_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.946ns (Levels of Logic = 14)
  Clock Path Skew:      0.006ns (0.630 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd1_1 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_state_q_FSM_FFd1_1_1
                                                       matrix_former/M_state_q_FSM_FFd1_1
    SLICE_X9Y33.C3       net (fanout=10)       1.322   M_state_q_FSM_FFd1_1_1
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       matrix_former/Mmux_new_matrix1101_1
    SLICE_X8Y37.A5       net (fanout=5)        1.239   Mmux_new_matrix1101
    SLICE_X8Y37.A        Tilo                  0.254   M_change_matrix_dff_q_19
                                                       Mmux_M_alu_a57
    SLICE_X8Y37.B4       net (fanout=3)        0.445   Mmux_M_alu_a56
    SLICE_X8Y37.B        Tilo                  0.254   M_change_matrix_dff_q_19
                                                       Mmux_M_alu_a58_2
    SLICE_X10Y38.A1      net (fanout=4)        0.986   Mmux_M_alu_a581
    SLICE_X10Y38.A       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1_SW2
    SLICE_X15Y39.D2      net (fanout=1)        1.416   alu/div/a[7]_b[7]_div_1/N559
    SLICE_X15Y39.D       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X16Y41.C2      net (fanout=13)       1.030   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X16Y41.C       Tilo                  0.255   alu/div/a[7]_b[7]_div_1/N606
                                                       alu/div/a[7]_b[7]_div_1/o<3>11_SW3
    SLICE_X16Y41.A1      net (fanout=2)        0.572   alu/div/a[7]_b[7]_div_1/N606
    SLICE_X16Y41.A       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N606
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o171_1
    SLICE_X16Y39.D4      net (fanout=5)        0.572   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o171
    SLICE_X16Y39.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N618
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_lut<2>_SW2_SW1
    SLICE_X17Y36.C1      net (fanout=2)        1.247   alu/div/a[7]_b[7]_div_1/N618
    SLICE_X17Y36.C       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N620
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1143_o121
    SLICE_X16Y36.BX      net (fanout=1)        0.685   alu/div/a[7]_b[7]_div_1/a[2]_GND_37_o_MUX_1141_o
    SLICE_X16Y36.DMUX    Tbxd                  0.403   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X13Y36.D4      net (fanout=1)        0.582   alu/div/a[7]_b[7]_div_1/GND_37_o_b[7]_add_15_OUT[4]
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.C3      net (fanout=3)        0.858   alu/n0286[4]
    SLICE_X16Y35.CMUX    Tilo                  0.430   M_alu_b[5]
                                                       alu/Mmux_out318_G
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.946ns (4.465ns logic, 14.481ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mat_shifter/M_state_q_FSM_FFd2_3 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.926ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mat_shifter/M_state_q_FSM_FFd2_3 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_state_q_FSM_FFd2_3
                                                       mat_shifter/M_state_q_FSM_FFd2_3
    SLICE_X10Y34.B3      net (fanout=7)        1.179   M_state_q_FSM_FFd2_3
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       mat_shifter/Mmux_new_matrix1101
    SLICE_X10Y34.A3      net (fanout=6)        0.476   Mmux_new_matrix110_0
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.D3      net (fanout=4)        0.565   N380
    SLICE_X14Y22.CMUX    Topdc                 0.402   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_F
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.926ns (6.629ns logic, 12.297ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_former/M_state_q_FSM_FFd1_1 (FF)
  Destination:          mat_shifter/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.945ns (Levels of Logic = 14)
  Clock Path Skew:      0.006ns (0.630 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_former/M_state_q_FSM_FFd1_1 to mat_shifter/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_state_q_FSM_FFd1_1_1
                                                       matrix_former/M_state_q_FSM_FFd1_1
    SLICE_X9Y33.C3       net (fanout=10)       1.322   M_state_q_FSM_FFd1_1_1
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd3_1_0
                                                       matrix_former/Mmux_new_matrix1101_1
    SLICE_X8Y37.A5       net (fanout=5)        1.239   Mmux_new_matrix1101
    SLICE_X8Y37.A        Tilo                  0.254   M_change_matrix_dff_q_19
                                                       Mmux_M_alu_a57
    SLICE_X8Y37.B4       net (fanout=3)        0.445   Mmux_M_alu_a56
    SLICE_X8Y37.B        Tilo                  0.254   M_change_matrix_dff_q_19
                                                       Mmux_M_alu_a58_2
    SLICE_X10Y38.A1      net (fanout=4)        0.986   Mmux_M_alu_a581
    SLICE_X10Y38.A       Tilo                  0.235   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1_SW2
    SLICE_X15Y39.D2      net (fanout=1)        1.416   alu/div/a[7]_b[7]_div_1/N559
    SLICE_X15Y39.D       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y40.A2      net (fanout=13)       1.018   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X17Y40.A       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N471
                                                       alu/div/a[7]_b[7]_div_1/o<3>11_SW2
    SLICE_X16Y41.A3      net (fanout=2)        0.579   alu/div/a[7]_b[7]_div_1/N605
    SLICE_X16Y41.A       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N606
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o171_1
    SLICE_X16Y39.D4      net (fanout=5)        0.572   alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1123_o171
    SLICE_X16Y39.D       Tilo                  0.254   alu/div/a[7]_b[7]_div_1/N618
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_lut<2>_SW2_SW1
    SLICE_X17Y36.C1      net (fanout=2)        1.247   alu/div/a[7]_b[7]_div_1/N618
    SLICE_X17Y36.C       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N620
                                                       alu/div/a[7]_b[7]_div_1/Mmux_a[0]_GND_37_o_MUX_1143_o121
    SLICE_X16Y36.BX      net (fanout=1)        0.685   alu/div/a[7]_b[7]_div_1/a[2]_GND_37_o_MUX_1141_o
    SLICE_X16Y36.DMUX    Tbxd                  0.403   alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu/div/a[7]_b[7]_div_1/Madd_GND_37_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X13Y36.D4      net (fanout=1)        0.582   alu/div/a[7]_b[7]_div_1/GND_37_o_b[7]_add_15_OUT[4]
    SLICE_X13Y36.D       Tilo                  0.259   alu/n0286[4]
                                                       alu/div/a[7]_b[7]_div_1/Mmux_n028651
    SLICE_X16Y35.C3      net (fanout=3)        0.858   alu/n0286[4]
    SLICE_X16Y35.CMUX    Tilo                  0.430   M_alu_b[5]
                                                       alu/Mmux_out318_G
                                                       alu/Mmux_out318
    SLICE_X10Y31.CX      net (fanout=19)       1.353   Mmux_out317
    SLICE_X10Y31.CMUX    Tcxc                  0.192   M_game_state_q_FSM_FFd2_2
                                                       alu/Mmux_out321_SW22
    SLICE_X13Y32.B3      net (fanout=1)        1.035   N508
    SLICE_X13Y32.B       Tilo                  0.259   M_multiplier_dff_q[4]
                                                       mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.AX       net (fanout=3)        1.139   mat_shifter/M_state_q_FSM_FFd1-In
    SLICE_X9Y34.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       mat_shifter/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     18.945ns (4.469ns logic, 14.476ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mat_shifter/M_state_q_FSM_FFd2_3 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.920ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mat_shifter/M_state_q_FSM_FFd2_3 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_state_q_FSM_FFd2_3
                                                       mat_shifter/M_state_q_FSM_FFd2_3
    SLICE_X10Y34.C6      net (fanout=7)        0.920   M_state_q_FSM_FFd2_3
    SLICE_X10Y34.C       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a43
    SLICE_X10Y34.A1      net (fanout=1)        0.532   Mmux_M_alu_a42
    SLICE_X10Y34.A       Tilo                  0.235   M_state_q_FSM_FFd1_2_1
                                                       Mmux_M_alu_a44
    SLICE_X13Y39.B2      net (fanout=2)        2.011   Mmux_M_alu_a43
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.C1      net (fanout=4)        0.761   N380
    SLICE_X14Y22.CMUX    Tilo                  0.403   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_G
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.920ns (6.630ns logic, 12.290ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_matrix_store_q_27 (FF)
  Destination:          multiplier/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.869ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_matrix_store_q_27 to multiplier/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   M_matrix_store_q[28]
                                                       M_matrix_store_q_27
    SLICE_X8Y34.D4       net (fanout=8)        1.557   M_matrix_store_q[27]
    SLICE_X8Y34.D        Tilo                  0.254   mat_shifter/M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu_a45
    SLICE_X8Y34.B1       net (fanout=1)        0.534   Mmux_M_alu_a44
    SLICE_X8Y34.B        Tilo                  0.254   mat_shifter/M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu_a47
    SLICE_X13Y39.B5      net (fanout=2)        1.480   Mmux_M_alu_a46
    SLICE_X13Y39.B       Tilo                  0.259   alu/div/a[7]_b[7]_div_1/N598
                                                       Mmux_M_alu_a48
    DSP48_X0Y6.B3        net (fanout=31)       1.978   M_alu_a[3]
    DSP48_X0Y6.M3        Tdspdo_B_M            3.894   alu/multiplier/Mmult_n0007
                                                       alu/multiplier/Mmult_n0007
    SLICE_X12Y28.C1      net (fanout=1)        1.679   alu/n0007[3]
    SLICE_X12Y28.C       Tilo                  0.255   M_multiplier_dff_q[3]
                                                       alu/Mmux_out97
    SLICE_X11Y22.C1      net (fanout=8)        1.477   M_alu_out[3]
    SLICE_X11Y22.C       Tilo                  0.259   N126
                                                       Mmux_M_multiplier_alu_result11_SW0
    SLICE_X14Y23.CX      net (fanout=3)        0.997   N126
    SLICE_X14Y23.CMUX    Tcxc                  0.192   multiplier/N95
                                                       multiplier/out1_SW5
    SLICE_X14Y22.D3      net (fanout=4)        0.565   N380
    SLICE_X14Y22.CMUX    Topdc                 0.402   alu/GND_36_o_GND_36_o_equal_1_o<5>1
                                                       alu/Mmux_out321_SW26_F
                                                       alu/Mmux_out321_SW26
    SLICE_X13Y29.C2      net (fanout=1)        1.935   N514
    SLICE_X13Y29.CLK     Tas                   0.373   M_state_q_FSM_FFd3_2
                                                       multiplier/M_state_q_FSM_FFd3-In
                                                       multiplier/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.869ns (6.667ns logic, 12.202ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_button_checker_invalidout/CLK0
  Logical resource: button_checker/M_invalid_q_0/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_sync_out/CLK
  Logical resource: mat_shifter/button_conditionerright/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_sync_out/CLK
  Logical resource: mat_shifter/button_conditionerleft/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[3]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_0/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[3]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_1/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[3]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_2/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[3]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_3/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[7]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_4/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[7]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_5/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[7]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_6/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[7]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_7/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[11]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_8/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[11]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_9/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[11]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_10/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[11]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_11/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[15]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_12/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[15]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_13/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[15]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_14/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[15]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_15/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[19]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_16/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[19]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_17/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[19]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_18/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerleft/M_ctr_q[19]/CLK
  Logical resource: mat_shifter/button_conditionerleft/M_ctr_q_19/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerright/M_ctr_q[3]/CLK
  Logical resource: mat_shifter/button_conditionerright/M_ctr_q_0/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerright/M_ctr_q[3]/CLK
  Logical resource: mat_shifter/button_conditionerright/M_ctr_q_1/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerright/M_ctr_q[3]/CLK
  Logical resource: mat_shifter/button_conditionerright/M_ctr_q_2/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerright/M_ctr_q[3]/CLK
  Logical resource: mat_shifter/button_conditionerright/M_ctr_q_3/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerright/M_ctr_q[7]/CLK
  Logical resource: mat_shifter/button_conditionerright/M_ctr_q_4/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mat_shifter/button_conditionerright/M_ctr_q[7]/CLK
  Logical resource: mat_shifter/button_conditionerright/M_ctr_q_5/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.352|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 310284398 paths, 0 nets, and 5441 connections

Design statistics:
   Minimum period:  19.352ns{1}   (Maximum frequency:  51.674MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  8 00:51:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



