This is a major mode for editing Verilog HDL source code under GNU Emacs or
XEmacs.
