// Seed: 1427893950
program module_0 (
    input tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    id_4
);
  assign id_1 = id_2;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  not primCall (id_1, id_0);
  assign module_1.id_3 = 0;
endprogram
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output wand id_5,
    input tri1 id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
  id_10(
      id_0 && 1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  id_5(
      .id_0(1),
      .id_1(1),
      .id_2(-1),
      .id_3(id_3),
      .id_4(id_4 - id_4),
      .id_5(1),
      .id_6(1),
      .id_7(id_3),
      .id_8(-1)
  );
  wire id_6, id_7, id_8;
  assign module_0.id_2 = 0;
endmodule
