Classic Timing Analyzer report for projetoHardware
Mon May 08 22:26:01 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                              ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 35.273 ns                        ; unidadeControle:unidadeControle|state.EscrevePcOp ; WriteDataReg[31]             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 34.76 MHz ( period = 28.770 ns ) ; unidadeControle:unidadeControle|state.EscrevePcOp ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                   ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.522 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.522 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.694 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.455 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.691 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.452 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.658 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.380 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.656 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.656 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.639 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.357 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.637 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.355 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.610 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.332 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.607 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 28.327 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.592 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.338 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.592 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.338 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.587 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.333 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.587 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.333 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.551 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.303 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.551 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.303 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.279 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.533 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.279 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.516 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.271 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.513 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.268 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.511 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.266 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.510 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.510 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg1[21]  ; clock      ; clock    ; None                        ; None                      ; 28.222 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.508 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.263 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.503 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg29[21] ; clock      ; clock    ; None                        ; None                      ; 28.269 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.500 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg31[21] ; clock      ; clock    ; None                        ; None                      ; 28.266 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.496 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.248 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.496 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.248 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.488 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg4[21]  ; clock      ; clock    ; None                        ; None                      ; 28.242 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.484 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg14[21] ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.480 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.196 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.478 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.186 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.478 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.186 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.477 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.232 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.477 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.232 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.475 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.475 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.191 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.473 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.473 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.472 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.233 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.461 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.173 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.459 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.171 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.457 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.212 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.456 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.168 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.209 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.454 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.166 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.451 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.198 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.451 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.198 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.439 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.161 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.438 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.190 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.438 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.190 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.437 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.151 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.437 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.151 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.433 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg19[21] ; clock      ; clock    ; None                        ; None                      ; 28.187 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.432 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.148 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.429 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 28.143 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.427 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.143 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.424 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 28.138 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.421 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.137 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.420 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.181 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.420 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.138 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.419 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.127 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.419 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.127 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.418 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.136 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.417 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.178 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.161 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.161 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.402 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.114 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.401 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.165 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.112 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.398 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.162 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.391 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.113 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.388 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 28.108 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.387 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.142 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.387 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.142 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.384 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.106 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.382 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.096 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.382 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.096 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.375 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.131 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.374 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg20[21] ; clock      ; clock    ; None                        ; None                      ; 28.109 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.373 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg28[21] ; clock      ; clock    ; None                        ; None                      ; 28.108 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.373 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg27[21] ; clock      ; clock    ; None                        ; None                      ; 28.111 ns               ;
; N/A                                     ; 35.24 MHz ( period = 28.373 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.089 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.372 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.128 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.371 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg25[21] ; clock      ; clock    ; None                        ; None                      ; 28.109 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg11[21] ; clock      ; clock    ; None                        ; None                      ; 28.099 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 28.084 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.366 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg9[21]  ; clock      ; clock    ; None                        ; None                      ; 28.095 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.365 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.090 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.365 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.083 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.364 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg12[17] ; clock      ; clock    ; None                        ; None                      ; 28.160 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.364 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg28[17] ; clock      ; clock    ; None                        ; None                      ; 28.160 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.363 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.080 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.363 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.081 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.363 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.080 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.362 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.123 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.359 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.120 ns               ;
; N/A                                     ; 35.26 MHz ( period = 28.358 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg26[21] ; clock      ; clock    ; None                        ; None                      ; 28.116 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.346 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.067 ns               ;
; N/A                                     ; 35.28 MHz ( period = 28.344 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.065 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.339 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.056 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.337 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.046 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.337 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.046 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.336 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.094 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.336 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.058 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.333 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.091 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.333 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 28.053 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 28.038 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.332 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg1[21]  ; clock      ; clock    ; None                        ; None                      ; 28.038 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.331 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.078 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.331 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.078 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.327 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 28.033 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.327 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg1[21]  ; clock      ; clock    ; None                        ; None                      ; 28.033 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.326 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.048 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.325 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg29[21] ; clock      ; clock    ; None                        ; None                      ; 28.085 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.324 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.038 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.324 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.038 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.322 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg31[21] ; clock      ; clock    ; None                        ; None                      ; 28.082 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.321 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg10[30] ; clock      ; clock    ; None                        ; None                      ; 28.121 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.320 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg29[21] ; clock      ; clock    ; None                        ; None                      ; 28.080 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.320 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg10[17] ; clock      ; clock    ; None                        ; None                      ; 28.084 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.320 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.033 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.318 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.031 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.317 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg31[21] ; clock      ; clock    ; None                        ; None                      ; 28.077 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.317 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.042 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.314 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 28.037 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.311 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.075 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.310 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg4[21]  ; clock      ; clock    ; None                        ; None                      ; 28.058 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.308 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.072 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.307 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.059 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.307 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.059 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.307 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 28.025 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.306 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg14[21] ; clock      ; clock    ; None                        ; None                      ; 28.054 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.305 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg4[21]  ; clock      ; clock    ; None                        ; None                      ; 28.053 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.305 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 28.023 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.304 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg24[13] ; clock      ; clock    ; None                        ; None                      ; 28.057 ns               ;
; N/A                                     ; 35.33 MHz ( period = 28.301 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg14[21] ; clock      ; clock    ; None                        ; None                      ; 28.049 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.300 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.019 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.298 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 28.009 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.298 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 28.009 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.291 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.291 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg1[21]  ; clock      ; clock    ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.291 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.008 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.289 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.041 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.289 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.041 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.286 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 28.054 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.284 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg29[21] ; clock      ; clock    ; None                        ; None                      ; 28.050 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.283 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 28.051 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.281 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg31[21] ; clock      ; clock    ; None                        ; None                      ; 28.047 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.281 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 27.996 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.279 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 27.994 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.278 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 28.000 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.275 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg4[7]   ; clock      ; clock    ; None                        ; None                      ; 28.050 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.275 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 28.000 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.275 ns )                    ; unidadeControle:unidadeControle|state.Subu           ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 27.995 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.273 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 27.990 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.273 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 27.979 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.273 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 27.990 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.273 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg1[21]  ; clock      ; clock    ; None                        ; None                      ; 27.979 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.269 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg4[21]  ; clock      ; clock    ; None                        ; None                      ; 28.023 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.266 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg29[21] ; clock      ; clock    ; None                        ; None                      ; 28.026 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.266 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.018 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.266 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.018 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.265 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg14[21] ; clock      ; clock    ; None                        ; None                      ; 28.019 ns               ;
; N/A                                     ; 35.38 MHz ( period = 28.263 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg31[21] ; clock      ; clock    ; None                        ; None                      ; 28.023 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.256 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg0[21]  ; clock      ; clock    ; None                        ; None                      ; 27.977 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.255 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 28.011 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.255 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp  ; Banco_reg:BancoReg|Reg19[21] ; clock      ; clock    ; None                        ; None                      ; 28.003 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.254 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg16[21] ; clock      ; clock    ; None                        ; None                      ; 27.975 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.253 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.005 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.253 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.005 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.252 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 28.008 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.252 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 27.971 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.251 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg4[21]  ; clock      ; clock    ; None                        ; None                      ; 27.999 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 27.997 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg21[21] ; clock      ; clock    ; None                        ; None                      ; 28.005 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg19[21] ; clock      ; clock    ; None                        ; None                      ; 27.998 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 27.997 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg17[21] ; clock      ; clock    ; None                        ; None                      ; 28.005 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.249 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 27.966 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.247 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp ; Banco_reg:BancoReg|Reg14[21] ; clock      ; clock    ; None                        ; None                      ; 27.995 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.245 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg20[30] ; clock      ; clock    ; None                        ; None                      ; 28.017 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.236 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 27.948 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.236 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg1[21]  ; clock      ; clock    ; None                        ; None                      ; 27.948 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.235 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg30[13] ; clock      ; clock    ; None                        ; None                      ; 28.015 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.234 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg22[13] ; clock      ; clock    ; None                        ; None                      ; 28.014 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.231 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 27.992 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.229 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg29[21] ; clock      ; clock    ; None                        ; None                      ; 27.995 ns               ;
; N/A                                     ; 35.43 MHz ( period = 28.228 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg20[7]  ; clock      ; clock    ; None                        ; None                      ; 27.989 ns               ;
; N/A                                     ; 35.43 MHz ( period = 28.228 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg23[30] ; clock      ; clock    ; None                        ; None                      ; 27.994 ns               ;
; N/A                                     ; 35.43 MHz ( period = 28.227 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg5[21]  ; clock      ; clock    ; None                        ; None                      ; 27.952 ns               ;
; N/A                                     ; 35.43 MHz ( period = 28.226 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg31[21] ; clock      ; clock    ; None                        ; None                      ; 27.992 ns               ;
; N/A                                     ; 35.43 MHz ( period = 28.226 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp    ; Banco_reg:BancoReg|Reg7[30]  ; clock      ; clock    ; None                        ; None                      ; 27.992 ns               ;
; N/A                                     ; 35.43 MHz ( period = 28.224 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg13[21] ; clock      ; clock    ; None                        ; None                      ; 27.947 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.219 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg7[21]  ; clock      ; clock    ; None                        ; None                      ; 27.936 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.217 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg24[21] ; clock      ; clock    ; None                        ; None                      ; 27.926 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.217 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg3[21]  ; clock      ; clock    ; None                        ; None                      ; 27.932 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.217 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg8[21]  ; clock      ; clock    ; None                        ; None                      ; 27.926 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                      ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 35.273 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.095 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.090 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.054 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.036 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.026 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.999 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.980 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.954 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.941 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.927 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.915 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.896 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.890 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.888 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.848 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.843 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.841 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.834 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.810 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.807 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.792 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.789 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.769 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.756 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.753 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.753 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.752 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.749 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.744 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.733 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.718 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.713 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.712 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.710 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.709 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.708 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.707 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.694 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.690 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.677 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.669 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.668 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.667 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.663 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.662 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.659 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.658 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.657 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.653 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.651 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.649 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.644 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.643 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.638 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.634 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.622 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.622 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.614 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.609 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.608 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.604 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.603 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.595 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.595 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.595 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.590 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.587 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.584 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.577 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.569 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.569 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.569 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.567 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.564 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.563 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.556 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.548 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.545 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.544 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.538 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.534 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.530 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.529 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.522 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.522 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.513 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.513 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.509 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.509 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.506 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.506 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.505 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.493 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.488 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.483 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.482 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.479 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.475 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.474 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.471 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.466 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.466 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.464 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.462 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.461 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.461 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.461 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.458 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.457 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.449 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.446 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.441 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 34.438 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.438 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.433 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 34.433 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.430 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.425 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.425 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.423 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.420 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.420 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.419 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.417 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.415 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.415 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.412 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.412 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.410 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.407 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.407 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.407 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.407 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.402 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.393 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.392 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.391 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.391 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.391 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.386 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.384 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.383 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.381 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.380 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.379 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.378 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.376 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.376 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.376 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.375 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.371 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.370 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.368 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.368 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.364 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.363 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.362 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.360 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.358 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.356 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.354 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.351 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.350 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.343 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.338 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.337 ns  ; unidadeControle:unidadeControle|state.Rte                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.337 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.332 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.332 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.330 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.329 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.325 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.325 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.324 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.324 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.321 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.321 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.321 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.321 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.317 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.316 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.312 ns  ; unidadeControle:unidadeControle|state.Subu                ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.302 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.299 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.295 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.292 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.291 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.290 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.286 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.285 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[17] ; clock      ;
; N/A                                     ; None                                                ; 34.282 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.277 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.277 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 34.276 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 34.276 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 34.274 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.273 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.272 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[27] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                           ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 08 22:26:00 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 34.76 MHz between source register "unidadeControle:unidadeControle|state.EscrevePcOp" and destination register "Banco_reg:BancoReg|Reg21[21]" (period= 28.77 ns)
    Info: + Longest register to register delay is 28.522 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y31_N19; Fanout = 34; REG Node = 'unidadeControle:unidadeControle|state.EscrevePcOp'
        Info: 2: + IC(0.737 ns) + CELL(0.398 ns) = 1.135 ns; Loc. = LCCOMB_X42_Y31_N16; Fanout = 82; COMB Node = 'unidadeControle:unidadeControle|Selector75~0'
        Info: 3: + IC(0.289 ns) + CELL(0.438 ns) = 1.862 ns; Loc. = LCCOMB_X42_Y31_N0; Fanout = 48; COMB Node = 'unidadeControle:unidadeControle|WideOr65'
        Info: 4: + IC(0.734 ns) + CELL(0.275 ns) = 2.871 ns; Loc. = LCCOMB_X45_Y31_N8; Fanout = 2; COMB Node = 'MuxB:MuxB|Mux30~1'
        Info: 5: + IC(0.262 ns) + CELL(0.275 ns) = 3.408 ns; Loc. = LCCOMB_X45_Y31_N2; Fanout = 2; COMB Node = 'Ula32:Ula|Mux62~0'
        Info: 6: + IC(0.257 ns) + CELL(0.420 ns) = 4.085 ns; Loc. = LCCOMB_X45_Y31_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~17'
        Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 4.490 ns; Loc. = LCCOMB_X45_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~18'
        Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 4.886 ns; Loc. = LCCOMB_X45_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~19'
        Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X45_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~20'
        Info: 10: + IC(0.248 ns) + CELL(0.150 ns) = 5.686 ns; Loc. = LCCOMB_X45_Y31_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~21'
        Info: 11: + IC(1.470 ns) + CELL(0.150 ns) = 7.306 ns; Loc. = LCCOMB_X58_Y30_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~22'
        Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 7.702 ns; Loc. = LCCOMB_X58_Y30_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~23'
        Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 8.110 ns; Loc. = LCCOMB_X58_Y30_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~24'
        Info: 14: + IC(0.250 ns) + CELL(0.150 ns) = 8.510 ns; Loc. = LCCOMB_X58_Y30_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~49'
        Info: 15: + IC(0.749 ns) + CELL(0.150 ns) = 9.409 ns; Loc. = LCCOMB_X57_Y29_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 16: + IC(0.243 ns) + CELL(0.150 ns) = 9.802 ns; Loc. = LCCOMB_X57_Y29_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~50'
        Info: 17: + IC(0.255 ns) + CELL(0.150 ns) = 10.207 ns; Loc. = LCCOMB_X57_Y29_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 18: + IC(0.242 ns) + CELL(0.150 ns) = 10.599 ns; Loc. = LCCOMB_X57_Y29_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~51'
        Info: 19: + IC(0.251 ns) + CELL(0.150 ns) = 11.000 ns; Loc. = LCCOMB_X57_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~27'
        Info: 20: + IC(0.748 ns) + CELL(0.150 ns) = 11.898 ns; Loc. = LCCOMB_X57_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~52'
        Info: 21: + IC(0.258 ns) + CELL(0.150 ns) = 12.306 ns; Loc. = LCCOMB_X57_Y33_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~28'
        Info: 22: + IC(0.291 ns) + CELL(0.438 ns) = 13.035 ns; Loc. = LCCOMB_X57_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~30'
        Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 13.445 ns; Loc. = LCCOMB_X57_Y33_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~32'
        Info: 24: + IC(0.953 ns) + CELL(0.275 ns) = 14.673 ns; Loc. = LCCOMB_X49_Y33_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~33'
        Info: 25: + IC(0.264 ns) + CELL(0.275 ns) = 15.212 ns; Loc. = LCCOMB_X49_Y33_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~35'
        Info: 26: + IC(0.263 ns) + CELL(0.275 ns) = 15.750 ns; Loc. = LCCOMB_X49_Y33_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~36'
        Info: 27: + IC(0.266 ns) + CELL(0.150 ns) = 16.166 ns; Loc. = LCCOMB_X49_Y33_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~37'
        Info: 28: + IC(0.263 ns) + CELL(0.275 ns) = 16.704 ns; Loc. = LCCOMB_X49_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~39'
        Info: 29: + IC(0.264 ns) + CELL(0.150 ns) = 17.118 ns; Loc. = LCCOMB_X49_Y33_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~41'
        Info: 30: + IC(0.264 ns) + CELL(0.275 ns) = 17.657 ns; Loc. = LCCOMB_X49_Y33_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~42'
        Info: 31: + IC(0.263 ns) + CELL(0.150 ns) = 18.070 ns; Loc. = LCCOMB_X49_Y33_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~43'
        Info: 32: + IC(0.265 ns) + CELL(0.275 ns) = 18.610 ns; Loc. = LCCOMB_X49_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~45'
        Info: 33: + IC(0.259 ns) + CELL(0.150 ns) = 19.019 ns; Loc. = LCCOMB_X49_Y33_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~47'
        Info: 34: + IC(0.277 ns) + CELL(0.438 ns) = 19.734 ns; Loc. = LCCOMB_X49_Y33_N14; Fanout = 4; COMB Node = 'Ula32:Ula|carry_temp[29]~48'
        Info: 35: + IC(1.291 ns) + CELL(0.150 ns) = 21.175 ns; Loc. = LCCOMB_X57_Y31_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~53'
        Info: 36: + IC(0.243 ns) + CELL(0.150 ns) = 21.568 ns; Loc. = LCCOMB_X57_Y31_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~54'
        Info: 37: + IC(0.255 ns) + CELL(0.150 ns) = 21.973 ns; Loc. = LCCOMB_X57_Y31_N12; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|Selector74~0'
        Info: 38: + IC(0.496 ns) + CELL(0.275 ns) = 22.744 ns; Loc. = LCCOMB_X57_Y31_N16; Fanout = 21; COMB Node = 'unidadeControle:unidadeControle|Selector75~2'
        Info: 39: + IC(0.764 ns) + CELL(0.150 ns) = 23.658 ns; Loc. = LCCOMB_X53_Y31_N8; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux15~0'
        Info: 40: + IC(1.326 ns) + CELL(0.420 ns) = 25.404 ns; Loc. = LCCOMB_X51_Y33_N10; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux10~2'
        Info: 41: + IC(2.752 ns) + CELL(0.366 ns) = 28.522 ns; Loc. = LCFF_X53_Y33_N9; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg21[21]'
        Info: Total cell delay = 8.993 ns ( 31.53 % )
        Info: Total interconnect delay = 19.529 ns ( 68.47 % )
    Info: - Smallest clock skew is -0.034 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.850 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.210 ns) + CELL(0.537 ns) = 2.850 ns; Loc. = LCFF_X53_Y33_N9; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg21[21]'
            Info: Total cell delay = 1.526 ns ( 53.54 % )
            Info: Total interconnect delay = 1.324 ns ( 46.46 % )
        Info: - Longest clock path from clock "clock" to source register is 2.884 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.244 ns) + CELL(0.537 ns) = 2.884 ns; Loc. = LCFF_X41_Y31_N19; Fanout = 34; REG Node = 'unidadeControle:unidadeControle|state.EscrevePcOp'
            Info: Total cell delay = 1.526 ns ( 52.91 % )
            Info: Total interconnect delay = 1.358 ns ( 47.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[31]" through register "unidadeControle:unidadeControle|state.EscrevePcOp" is 35.273 ns
    Info: + Longest clock path from clock "clock" to source register is 2.884 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.244 ns) + CELL(0.537 ns) = 2.884 ns; Loc. = LCFF_X41_Y31_N19; Fanout = 34; REG Node = 'unidadeControle:unidadeControle|state.EscrevePcOp'
        Info: Total cell delay = 1.526 ns ( 52.91 % )
        Info: Total interconnect delay = 1.358 ns ( 47.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 32.139 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y31_N19; Fanout = 34; REG Node = 'unidadeControle:unidadeControle|state.EscrevePcOp'
        Info: 2: + IC(0.737 ns) + CELL(0.398 ns) = 1.135 ns; Loc. = LCCOMB_X42_Y31_N16; Fanout = 82; COMB Node = 'unidadeControle:unidadeControle|Selector75~0'
        Info: 3: + IC(0.289 ns) + CELL(0.438 ns) = 1.862 ns; Loc. = LCCOMB_X42_Y31_N0; Fanout = 48; COMB Node = 'unidadeControle:unidadeControle|WideOr65'
        Info: 4: + IC(0.734 ns) + CELL(0.275 ns) = 2.871 ns; Loc. = LCCOMB_X45_Y31_N8; Fanout = 2; COMB Node = 'MuxB:MuxB|Mux30~1'
        Info: 5: + IC(0.262 ns) + CELL(0.275 ns) = 3.408 ns; Loc. = LCCOMB_X45_Y31_N2; Fanout = 2; COMB Node = 'Ula32:Ula|Mux62~0'
        Info: 6: + IC(0.257 ns) + CELL(0.420 ns) = 4.085 ns; Loc. = LCCOMB_X45_Y31_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~17'
        Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 4.490 ns; Loc. = LCCOMB_X45_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~18'
        Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 4.886 ns; Loc. = LCCOMB_X45_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~19'
        Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X45_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~20'
        Info: 10: + IC(0.248 ns) + CELL(0.150 ns) = 5.686 ns; Loc. = LCCOMB_X45_Y31_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~21'
        Info: 11: + IC(1.470 ns) + CELL(0.150 ns) = 7.306 ns; Loc. = LCCOMB_X58_Y30_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~22'
        Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 7.702 ns; Loc. = LCCOMB_X58_Y30_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~23'
        Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 8.110 ns; Loc. = LCCOMB_X58_Y30_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~24'
        Info: 14: + IC(0.250 ns) + CELL(0.150 ns) = 8.510 ns; Loc. = LCCOMB_X58_Y30_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~49'
        Info: 15: + IC(0.749 ns) + CELL(0.150 ns) = 9.409 ns; Loc. = LCCOMB_X57_Y29_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 16: + IC(0.243 ns) + CELL(0.150 ns) = 9.802 ns; Loc. = LCCOMB_X57_Y29_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~50'
        Info: 17: + IC(0.255 ns) + CELL(0.150 ns) = 10.207 ns; Loc. = LCCOMB_X57_Y29_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 18: + IC(0.242 ns) + CELL(0.150 ns) = 10.599 ns; Loc. = LCCOMB_X57_Y29_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~51'
        Info: 19: + IC(0.251 ns) + CELL(0.150 ns) = 11.000 ns; Loc. = LCCOMB_X57_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~27'
        Info: 20: + IC(0.748 ns) + CELL(0.150 ns) = 11.898 ns; Loc. = LCCOMB_X57_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~52'
        Info: 21: + IC(0.258 ns) + CELL(0.150 ns) = 12.306 ns; Loc. = LCCOMB_X57_Y33_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~28'
        Info: 22: + IC(0.291 ns) + CELL(0.438 ns) = 13.035 ns; Loc. = LCCOMB_X57_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~30'
        Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 13.445 ns; Loc. = LCCOMB_X57_Y33_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~32'
        Info: 24: + IC(0.953 ns) + CELL(0.275 ns) = 14.673 ns; Loc. = LCCOMB_X49_Y33_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~33'
        Info: 25: + IC(0.264 ns) + CELL(0.275 ns) = 15.212 ns; Loc. = LCCOMB_X49_Y33_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~35'
        Info: 26: + IC(0.263 ns) + CELL(0.275 ns) = 15.750 ns; Loc. = LCCOMB_X49_Y33_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~36'
        Info: 27: + IC(0.266 ns) + CELL(0.150 ns) = 16.166 ns; Loc. = LCCOMB_X49_Y33_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~37'
        Info: 28: + IC(0.263 ns) + CELL(0.275 ns) = 16.704 ns; Loc. = LCCOMB_X49_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~39'
        Info: 29: + IC(0.264 ns) + CELL(0.150 ns) = 17.118 ns; Loc. = LCCOMB_X49_Y33_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~41'
        Info: 30: + IC(0.264 ns) + CELL(0.275 ns) = 17.657 ns; Loc. = LCCOMB_X49_Y33_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~42'
        Info: 31: + IC(0.263 ns) + CELL(0.150 ns) = 18.070 ns; Loc. = LCCOMB_X49_Y33_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~43'
        Info: 32: + IC(0.265 ns) + CELL(0.275 ns) = 18.610 ns; Loc. = LCCOMB_X49_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~45'
        Info: 33: + IC(0.259 ns) + CELL(0.150 ns) = 19.019 ns; Loc. = LCCOMB_X49_Y33_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~47'
        Info: 34: + IC(0.277 ns) + CELL(0.438 ns) = 19.734 ns; Loc. = LCCOMB_X49_Y33_N14; Fanout = 4; COMB Node = 'Ula32:Ula|carry_temp[29]~48'
        Info: 35: + IC(1.291 ns) + CELL(0.150 ns) = 21.175 ns; Loc. = LCCOMB_X57_Y31_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~53'
        Info: 36: + IC(0.243 ns) + CELL(0.150 ns) = 21.568 ns; Loc. = LCCOMB_X57_Y31_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~54'
        Info: 37: + IC(0.255 ns) + CELL(0.150 ns) = 21.973 ns; Loc. = LCCOMB_X57_Y31_N14; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~0'
        Info: 38: + IC(0.262 ns) + CELL(0.275 ns) = 22.510 ns; Loc. = LCCOMB_X57_Y31_N2; Fanout = 44; COMB Node = 'unidadeControle:unidadeControle|Selector74~3'
        Info: 39: + IC(1.554 ns) + CELL(0.420 ns) = 24.484 ns; Loc. = LCCOMB_X45_Y33_N14; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux0~0'
        Info: 40: + IC(0.983 ns) + CELL(0.150 ns) = 25.617 ns; Loc. = LCCOMB_X49_Y31_N12; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux0~1'
        Info: 41: + IC(0.240 ns) + CELL(0.150 ns) = 26.007 ns; Loc. = LCCOMB_X49_Y31_N22; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux0~2'
        Info: 42: + IC(3.510 ns) + CELL(2.622 ns) = 32.139 ns; Loc. = PIN_R26; Fanout = 0; PIN Node = 'WriteDataReg[31]'
        Info: Total cell delay = 11.399 ns ( 35.47 % )
        Info: Total interconnect delay = 20.740 ns ( 64.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Mon May 08 22:26:02 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


