// Seed: 1521073753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1;
  tri id_1;
  assign id_1 = id_1;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_1
  );
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1'h0;
  assign id_3 = id_3;
  tri1 id_6 = (id_3) | id_4;
  assign id_5 = id_3;
  module_0(
      id_3, id_1, id_3, id_2
  );
endmodule
