#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Oct 13 14:55:03 2017
# Process ID: 28053
# Current directory: /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2
# Command line: vivado -log lab8_elevator_control.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab8_elevator_control.tcl -notrace
# Log file: /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/lab8_elevator_control.vdi
# Journal file: /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source lab8_elevator_control.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc]
WARNING: [Vivado 12-507] No nets matched 'down_request_IBUF[0]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'down_request_IBUF[1]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'down_request_IBUF[2]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'down_request_IBUF[3]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'up_request_IBUF[0]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'up_request_IBUF[1]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'up_request_IBUF[2]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'up_request_IBUF[3]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'door_closed[0]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[0]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[1]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[1]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/lab8/lab8_elevator_control.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1285.668 ; gain = 56.016 ; free physical = 1381 ; free virtual = 11443
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1cfed0186

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cfed0186

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1691.098 ; gain = 0.000 ; free physical = 1019 ; free virtual = 11081

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1cfed0186

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1691.098 ; gain = 0.000 ; free physical = 1018 ; free virtual = 11081

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 10 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 121cc90ce

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1691.098 ; gain = 0.000 ; free physical = 1018 ; free virtual = 11081

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 121cc90ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1691.098 ; gain = 0.000 ; free physical = 1018 ; free virtual = 11081

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.098 ; gain = 0.000 ; free physical = 1018 ; free virtual = 11081
Ending Logic Optimization Task | Checksum: 121cc90ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1691.098 ; gain = 0.000 ; free physical = 1018 ; free virtual = 11081

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 121cc90ce

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1691.098 ; gain = 0.000 ; free physical = 1018 ; free virtual = 11081
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 12 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1691.098 ; gain = 461.445 ; free physical = 1018 ; free virtual = 11081
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1715.109 ; gain = 0.000 ; free physical = 1016 ; free virtual = 11081
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/lab8_elevator_control_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/lab8_elevator_control_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.113 ; gain = 0.000 ; free physical = 1043 ; free virtual = 11110
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.113 ; gain = 0.000 ; free physical = 1043 ; free virtual = 11110

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c251cd4b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1742.113 ; gain = 19.000 ; free physical = 1037 ; free virtual = 11108

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 25fd9bf49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1749.746 ; gain = 26.633 ; free physical = 1025 ; free virtual = 11099

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 25fd9bf49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1749.746 ; gain = 26.633 ; free physical = 1025 ; free virtual = 11099
Phase 1 Placer Initialization | Checksum: 25fd9bf49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1749.746 ; gain = 26.633 ; free physical = 1025 ; free virtual = 11100

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 29ad9417e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1023 ; free virtual = 11099

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29ad9417e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1023 ; free virtual = 11099

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cbeb47bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1022 ; free virtual = 11099

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2203f703b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1022 ; free virtual = 11099

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2203f703b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1022 ; free virtual = 11099

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a102bb37

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1022 ; free virtual = 11099

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15dc710aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1019 ; free virtual = 11097

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f7f37841

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1019 ; free virtual = 11097

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f7f37841

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1019 ; free virtual = 11097
Phase 3 Detail Placement | Checksum: 1f7f37841

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1019 ; free virtual = 11097

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.309. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 228b9cdac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1017 ; free virtual = 11095
Phase 4.1 Post Commit Optimization | Checksum: 228b9cdac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1017 ; free virtual = 11095

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 228b9cdac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1017 ; free virtual = 11095

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 228b9cdac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1017 ; free virtual = 11095

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21ddbec9d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1017 ; free virtual = 11095
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21ddbec9d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1017 ; free virtual = 11095
Ending Placer Task | Checksum: 17dee5a61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.762 ; gain = 58.648 ; free physical = 1017 ; free virtual = 11095
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 12 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1781.762 ; gain = 0.000 ; free physical = 1015 ; free virtual = 11095
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/lab8_elevator_control_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1781.762 ; gain = 0.000 ; free physical = 1012 ; free virtual = 11091
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1781.762 ; gain = 0.000 ; free physical = 1010 ; free virtual = 11090
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1781.762 ; gain = 0.000 ; free physical = 1010 ; free virtual = 11089
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f9367217 ConstDB: 0 ShapeSum: 84b7e84a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4a773817

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1826.422 ; gain = 44.660 ; free physical = 915 ; free virtual = 10997

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4a773817

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1826.422 ; gain = 44.660 ; free physical = 914 ; free virtual = 10997

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4a773817

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1826.422 ; gain = 44.660 ; free physical = 906 ; free virtual = 10989

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4a773817

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1826.422 ; gain = 44.660 ; free physical = 906 ; free virtual = 10989
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23f6819a2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.288  | TNS=0.000  | WHS=-0.017 | THS=-0.154 |

Phase 2 Router Initialization | Checksum: 24f3e8e22

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ab2b23e5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d04de7af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.940  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d9f41eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983
Phase 4 Rip-up And Reroute | Checksum: 15d9f41eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15d9f41eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d9f41eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983
Phase 5 Delay and Skew Optimization | Checksum: 15d9f41eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a67c816b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.033  | TNS=0.000  | WHS=0.264  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a67c816b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983
Phase 6 Post Hold Fix | Checksum: 1a67c816b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00342821 %
  Global Horizontal Routing Utilization  = 0.00208225 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a0986c94

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 899 ; free virtual = 10983

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a0986c94

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 897 ; free virtual = 10981

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c0526c29

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 897 ; free virtual = 10981

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.033  | TNS=0.000  | WHS=0.264  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c0526c29

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 897 ; free virtual = 10981
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.422 ; gain = 50.660 ; free physical = 897 ; free virtual = 10981

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 12 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1852.438 ; gain = 70.676 ; free physical = 897 ; free virtual = 10981
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1860.223 ; gain = 0.000 ; free physical = 894 ; free virtual = 10981
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/lab8_elevator_control_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/lab8_elevator_control_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/ad/Area51/workspace/col215_prac_lab/vivado/practice/practice.runs/impl_2/lab8_elevator_control_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file lab8_elevator_control_power_routed.rpt -pb lab8_elevator_control_power_summary_routed.pb -rpx lab8_elevator_control_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 12 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Oct 13 14:55:42 2017...
