{"vcs1":{"timestamp_begin":1682217924.830186325, "rt":1.51, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1682217926.374400972, "rt":1.40, "ut":0.20, "st":0.25}}
{"link":{"timestamp_begin":1682217927.974067425, "rt":2.61, "ut":0.07, "st":1.50}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682217924.544160215}
{"VCS_COMP_START_TIME": 1682217924.544160215}
{"VCS_COMP_END_TIME": 1682217931.465412666}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340816}}
{"stitch_vcselab": {"peak_mem": 238988}}
