Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Nov  7 16:12:40 2023
| Host         : LAPTOP-UV5HGDQN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file energy_detection_fixed_th_control_sets_placed.rpt
| Design       : energy_detection_fixed_th
| Device       : xc7z010
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   319 |
| Unused register locations in slices containing registers |   944 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2792 |          688 |
| No           | No                    | Yes                    |             157 |           48 |
| No           | Yes                   | No                     |             900 |          306 |
| Yes          | No                    | No                     |            5321 |         1124 |
| Yes          | No                    | Yes                    |              83 |           16 |
| Yes          | Yes                   | No                     |             899 |          256 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/overflow.ovflo_out_we_reg/delay[15]_4                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/overflow.ovflo_out_we_reg/delay[15]_7                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/q_i_2                                                                                                                                                                                     | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.OVFLO_FIFO/q_i[0]_i_1__2_n_0                                                                                              |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/ok                                                                                                                                                                                                                           |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | energy_detection_module_inst/datapath_unit_ed_inst/fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                       |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/overflow.ovflo_out_we_reg/delay[15]_6                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/q_i_1                                                                                                                                                                                     | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.OVFLO_FIFO/q_i[0]_i_1__1_n_0                                                                                              |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/q_i_0                                                                                                                                                                                     | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/q_i[0]_i_1__0_n_0                                                                                              |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/q_i                                                                                                                                                                                       | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/q_i[0]_i_1_n_0                                                                                                 |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | energy_detection_module_inst/control_unit_ed_inst/cu_detection/q_reg_3                                                                                                                                                                  | energy_detection_module_inst/control_unit_ed_inst/cu_detection/q_reg                                                                                                                                                                    |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | energy_detection_module_inst/datapath_unit_ed_inst/fifo_inst_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                       |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                             |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/overflow.ovflo_out_we_reg/delay[15]_5                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                  | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                  | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                    | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | energy_detection_module_inst/sclr_fin                                                                                                                                                                                                   |                1 |              2 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | energy_detection_module_inst/sclr_fout                                                                                                                                                                                                  |                1 |              2 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                            |                2 |              3 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                            |                1 |              3 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                            |                1 |              3 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                            |                1 |              3 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                            |                1 |              3 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              3 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                              |                1 |              4 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/rd_cnt                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                |                1 |              4 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                   | ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/rd_cnt                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                             |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                           | ila_0_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                               |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                2 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              4 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.OVFLO_FIFO/rd_cnt                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                             |                1 |              4 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.OVFLO_FIFO/rd_cnt                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/tw_scale_reg_ce_11                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                2 |              5 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_7                                                                                                                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                3 |              6 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                           | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                 |                3 |              6 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                |                3 |              6 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_8                                                                                                                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                3 |              6 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/tw_scale_reg_ce_10                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              7 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                  | ila_0_inst/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                        |                2 |              7 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                |                3 |              7 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                3 |              7 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                             |                2 |              7 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                  | ila_0_inst/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                4 |              8 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                           | ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                     |                2 |              8 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                           | ila_0_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                          |                2 |              8 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                             |                5 |              8 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                             |                4 |              8 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                             |                4 |              8 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                |                5 |              8 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/tw_scale_reg_ce_9                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              9 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                   |                5 |             10 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                   |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                             |                3 |             10 |
|  sys_clk_IBUF_BUFG                      | vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                      | vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                      |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[9][0]                                                                                                                                              | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                2 |             11 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                              | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                           |                2 |             11 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             11 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/dout_done_e_ce2                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/no_early_reg.I_TC_reg                                                                                                                                                                     |                4 |             11 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             11 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                2 |             11 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             11 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                              | ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |                2 |             11 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             11 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                             |                4 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                             |                4 |             12 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                             |                3 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                |                4 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                |                4 |             12 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                             |                5 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                             |                4 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                             |                4 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                4 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                             |                4 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                4 |             12 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                3 |             14 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]                                                                                                                      |                5 |             16 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  sys_clk_IBUF_BUFG                      | vio_0_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                      | vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                      |                2 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_clk_IBUF_BUFG                      | vio_0_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             17 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             17 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             17 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/no_addr_gen.fixed_bf2_start_delay.bf2_start_delay/cnt_reg[15].addsub_reg                                               | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ovflo_valid_reset                                                                                                                                                                         |                5 |             17 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_ovflo_control.delay_ovflo_start/ovflo_valid_ce                                                                     | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/overflow.OVFLO_CNT/ovflo_cnt_reset                                                                                     |                5 |             17 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             17 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_ovflo_control.delay_ovflo_start/ovflo_valid_ce                                                                     | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/overflow.OVFLO_CNT/ovflo_cnt_reset                                                                                     |                5 |             17 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_ovflo_control.delay_ovflo_start/ovflo_valid_ce                                                                     | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/overflow.OVFLO_CNT/ovflo_cnt_reset                                                                                     |                5 |             17 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_ovflo_control.delay_ovflo_start/ovflo_valid_ce                                                                     | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/overflow.OVFLO_CNT/ovflo_cnt_reset                                                                                     |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                           | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                |                4 |             20 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                  |                8 |             21 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                5 |             27 |
|  sys_clk_IBUF_BUFG                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             31 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             31 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                     |               12 |             32 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                     |                6 |             32 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                                                              | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                             |                6 |             32 |
|  sys_clk_IBUF_BUFG                      | vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                      | vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                      |               10 |             32 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                             |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             33 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             33 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             33 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             33 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             33 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             34 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             34 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             34 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             34 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                             |               12 |             37 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             41 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             41 |
|  sys_clk_IBUF_BUFG                      | vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                            | vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                      |                7 |             42 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             43 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2[43]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             43 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             49 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             49 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             49 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             49 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             49 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             49 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             49 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             49 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                    |               38 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               21 |             63 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             64 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               16 |             64 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                     |               33 |             66 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |               27 |             68 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | fft_t_inst/control_unit_fft_inst/CU_fft_controller_inst/AR[0]                                                                                                                                                                           |               23 |             80 |
|  sys_clk_IBUF_BUFG                      | ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               31 |            103 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         | ila_0_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                   |               42 |            147 |
|  sys_clk_IBUF_BUFG                      |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              701 |           2930 |
|  sys_clk_IBUF_BUFG                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                    |                                                                                                                                                                                                                                         |              824 |           4762 |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    23 |
| 2      |                     8 |
| 3      |                    16 |
| 4      |                    73 |
| 5      |                     3 |
| 6      |                     8 |
| 7      |                     8 |
| 8      |                    13 |
| 9      |                     1 |
| 10     |                     6 |
| 11     |                     9 |
| 12     |                    14 |
| 14     |                     1 |
| 16+    |                   136 |
+--------+-----------------------+


