This program should be regarded as a DEBUGGING aid, not as a 
certifier of correctness.
Call with the -l flag or read the license file for terms
and conditions of use.
Run this program with "-h" for the list of options.

Bugs, questions, and comments should be directed to
"melatti@di.uniroma1.it".

CMurphi compiler last modified date: May 26 2022
Include files last modified date:    Jul 23 2021
==========================================================================

==========================================================================
Caching Murphi Release 5.5.0
Finite-state Concurrent System Verifier.

Caching Murphi Release 5.5.0 is based on various versions of Murphi.
Caching Murphi Release 5.5.0 :
Copyright (C) 2009-2012 by Sapienza University of Rome.
Murphi release 3.1 :
Copyright (C) 1992 - 1999 by the Board of Trustees of
Leland Stanford Junior University.

==========================================================================

Protocol: generated-n7

Algorithm:
	Verification by depth first search.
	with symmetry algorithm 3 -- Heuristic Small Memory Normalization
	with permutation trial limit 10.

Memory usage:

	* The size of each state is 4992 bits (rounded up to 624 bytes).
	* The memory allocated for the hash table and state queue is
	  2147 Mbytes.
	  With states hash-compressed to 64 bits, the maximum size of
	  the state space is 244032253 states.
	   * Use option "-k" or "-m" to increase this, if necessary.
	* Capacity in queue for depth-first search: 24403225 states.
	   * Change the constant gPercentActiveStates in mu_prolog.inc
	     to increase this, if necessary.
next_state.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
next_state.ic_.buffer[0].store_inval_ackd[1]:true
next_state.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
next_state.ic_.buffer[0].store_inval_ackd[2]:true
next_state.core_[0].memory_unit_sender_.state:memory_unit_receiver
next_state.core_[0].memory_unit_sender_.state:memory_unit_receiver

The following is the error trace for the error:

	Invariant "n7" failed.

Startstate init fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:inval
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[0].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:0
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:inval
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:0
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_creation
Sta.core_[0].ROB_.entries[2].instruction.op:inval
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:0
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:0
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_creation
Sta.core_[0].ROB_.num_entries:0
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:inval
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:Undefined
Sta.core_[0].IQ_.entries[0].instruction.write_value:Undefined
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:inval
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[0].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:inval
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[0].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:st
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:1
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:issue_if_head
Sta.core_[0].RENAME_.entries[1].instruction.op:ld
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:2
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:issue_if_head
Sta.core_[0].RENAME_.entries[2].instruction.op:ld
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:3
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:issue_if_head
Sta.core_[0].RENAME_.num_entries:3
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:1
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[0].lat_address:0
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:0
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:inval
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[0].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:0
Sta.core_[1].ROB_.entries[0].phys_addr:0
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:0
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:inval
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[0].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:st
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:1
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:issue_if_head
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:1
Sta.core_[1].RENAME_.head:0
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:1
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:inval
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[0].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:0
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:inval
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:0
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:inval
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[0].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:inval
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:0
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:ld
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:1
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:issue_if_head
Sta.core_[2].RENAME_.entries[1].instruction.op:ld
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:2
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:issue_if_head
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:2
Sta.core_[2].RENAME_.head:0
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:1
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[1].instruction.op:inval
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:0
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_creation
Sta.core_[0].ROB_.entries[2].instruction.op:inval
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:0
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:0
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_creation
Sta.core_[0].ROB_.num_entries:1
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:1
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:st
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:1
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:0
Sta.core_[0].IQ_.entries[0].instruction.write_value:1
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[0].valid:true
Sta.core_[0].IQ_.entries[1].instruction.op:inval
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[0].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:inval
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[0].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:ld
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:2
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:issue_if_head
Sta.core_[0].RENAME_.entries[2].instruction.op:ld
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:3
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:issue_if_head
Sta.core_[0].RENAME_.num_entries:2
Sta.core_[0].RENAME_.head:1
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:2
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[0].lat_address:0
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:0
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:inval
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[0].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:0
Sta.core_[1].ROB_.entries[0].phys_addr:0
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:0
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:inval
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[0].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:st
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:1
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:issue_if_head
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:1
Sta.core_[1].RENAME_.head:0
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:1
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:inval
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[0].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:0
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:inval
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:0
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:inval
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[0].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:inval
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:0
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:ld
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:1
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:issue_if_head
Sta.core_[2].RENAME_.entries[1].instruction.op:ld
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:2
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:issue_if_head
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:2
Sta.core_[2].RENAME_.head:0
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:1
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:1, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:inval
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:0
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:0
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_creation
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:2
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:st
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:1
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:0
Sta.core_[0].IQ_.entries[0].instruction.write_value:1
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[0].valid:true
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:2
Sta.core_[0].memory_unit_sender_.instruction.op:inval
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[0].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:ld
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:3
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:issue_if_head
Sta.core_[0].RENAME_.num_entries:1
Sta.core_[0].RENAME_.head:2
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:3
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[0].lat_address:0
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:0
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:inval
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[0].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:0
Sta.core_[1].ROB_.entries[0].phys_addr:0
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:0
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:inval
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[0].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:st
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:1
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:issue_if_head
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:1
Sta.core_[1].RENAME_.head:0
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:1
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:inval
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[0].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:0
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:inval
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:0
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:inval
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[0].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:inval
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:0
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:ld
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:1
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:issue_if_head
Sta.core_[2].RENAME_.entries[1].instruction.op:ld
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:2
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:issue_if_head
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:2
Sta.core_[2].RENAME_.head:0
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:1
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:0, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:inval
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:0
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:0
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_creation
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:2
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:st
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:1
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:0
Sta.core_[0].IQ_.entries[0].instruction.write_value:1
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[0].valid:true
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:2
Sta.core_[0].memory_unit_sender_.instruction.op:inval
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[0].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:ld
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:3
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:issue_if_head
Sta.core_[0].RENAME_.num_entries:1
Sta.core_[0].RENAME_.head:2
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:3
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[0].lat_address:0
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:0
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:1
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[1].IQ_.entries[0].valid:true
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:1
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:inval
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[0].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:0
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:inval
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:0
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:inval
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[0].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:inval
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:0
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:ld
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:1
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:issue_if_head
Sta.core_[2].RENAME_.entries[1].instruction.op:ld
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:2
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:issue_if_head
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:2
Sta.core_[2].RENAME_.head:0
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:1
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:0, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:inval
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:0
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:0
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_creation
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:2
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:st
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:1
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:0
Sta.core_[0].IQ_.entries[0].instruction.write_value:1
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[0].valid:true
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:2
Sta.core_[0].memory_unit_sender_.instruction.op:inval
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[0].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:ld
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:3
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:issue_if_head
Sta.core_[0].RENAME_.num_entries:1
Sta.core_[0].RENAME_.head:2
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:3
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[0].lat_address:0
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:0
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:1
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[1].IQ_.entries[0].valid:true
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:1
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:inval
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:1
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:1
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:inval
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:0
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[2].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:ld
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:2
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:issue_if_head
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:1
Sta.core_[2].RENAME_.head:1
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:2
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:1, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:inval
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:0
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:0
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_creation
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:2
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:st
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:1
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:0
Sta.core_[0].IQ_.entries[0].instruction.write_value:1
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[0].valid:true
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:2
Sta.core_[0].memory_unit_sender_.instruction.op:inval
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[0].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:ld
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:3
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:issue_if_head
Sta.core_[0].RENAME_.num_entries:1
Sta.core_[0].RENAME_.head:2
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:3
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[0].lat_address:0
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:0
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:1
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[1].IQ_.entries[0].valid:true
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:1
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:1
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:2
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:inval
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:0
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[0].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:0
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_creation
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:2
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:st
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:0
Sta.core_[0].IQ_.entries[0].instruction.write_value:1
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:inval
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[0].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:ld
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:3
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:issue_if_head
Sta.core_[0].RENAME_.num_entries:1
Sta.core_[0].RENAME_.head:2
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:3
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[0].lat_address:0
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:0
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:1
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[1].IQ_.entries[0].valid:true
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:1
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:1
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:2
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:2, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:3
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[0].valid:true
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:2
Sta.core_[0].memory_unit_sender_.instruction.op:inval
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[0].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[0].lat_address:0
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:0
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:1
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[1].IQ_.entries[0].valid:true
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:1
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:1
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:2
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_stage_send
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:false
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:0
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:1
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[1].IQ_.entries[0].valid:true
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:1
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:1
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:2
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule memory_unit_sender memory_unit_stage_send ===> memory_unit_receiver || mem_unit_send_get_input, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:1
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[1].IQ_.entries[0].valid:true
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:1
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:1
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:2
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:0, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:1
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:2
Sta.core_[2].memory_unit_sender_.instruction.op:inval
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[2].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:0, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_stage_send
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:false
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:0
Sta.core_[2].mem_interface_.out_msg.seq_num:0
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule memory_unit_sender memory_unit_stage_send ===> memory_unit_receiver || mem_unit_send_get_input, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_based_on_inst
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:0, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_commit_based_on_inst
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:inval
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:0
Sta.core_[0].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:Undefined
Sta.core_[0].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[0].second_memory_stage_.write_value:Undefined
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_commit_based_on_inst
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_send
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_commit_based_on_inst
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:inval
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:0
Sta.core_[1].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:Undefined
Sta.core_[1].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[1].second_memory_stage_.write_value:Undefined
Sta.core_[1].second_memory_stage_.phys_addr:0
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:0, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_send
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_send
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:0
Sta.core_[1].mem_interface_.out_msg.r_w:read
Sta.core_[1].mem_interface_.out_msg.value:0
Sta.core_[1].mem_interface_.out_msg.valid:false
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:0
Sta.core_[1].mem_interface_.out_msg.seq_num:0
Sta.core_[1].mem_interface_.out_msg.store_state:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule second_memory_stage second_mem_unit_send ===> second_mem_unit_send || second_mem_unit_receive, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_send
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:0
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule move_msg_from_mem_interface_to_ic, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_send
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:1
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:0
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:3
Sta.core_[0].mem_interface_.out_msg.store_state:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:1
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:3
Sta.ic_.buffer[0].store_state:Undefined
Sta.ic_.buffer[0].store_inval_sent[0]:Undefined
Sta.ic_.buffer[0].store_inval_sent[1]:Undefined
Sta.ic_.buffer[0].store_inval_sent[2]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[2]:Undefined
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule second_memory_stage second_mem_unit_send ===> second_mem_unit_send || second_mem_unit_receive, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:write
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:1
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:1
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:3
Sta.ic_.buffer[0].store_state:Undefined
Sta.ic_.buffer[0].store_inval_sent[0]:Undefined
Sta.ic_.buffer[0].store_inval_sent[1]:Undefined
Sta.ic_.buffer[0].store_inval_sent[2]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[2]:Undefined
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule perform_ic_msg, i:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:write
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:1
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:false
Sta.core_[0].mem_interface_.in_msg.dest:mem
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:0
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:1
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:core
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:3
Sta.ic_.buffer[0].store_state:Undefined
Sta.ic_.buffer[0].store_inval_sent[0]:Undefined
Sta.ic_.buffer[0].store_inval_sent[1]:Undefined
Sta.ic_.buffer[0].store_inval_sent[2]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[2]:Undefined
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule acknowledge_ic_msg, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:Undefined
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:write
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:1
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:3
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:true
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:3
Sta.ic_.buffer[0].store_state:Undefined
Sta.ic_.buffer[0].store_inval_sent[0]:Undefined
Sta.ic_.buffer[0].store_inval_sent[1]:Undefined
Sta.ic_.buffer[0].store_inval_sent[2]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[2]:Undefined
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

next_state.core_[0].memory_unit_sender_.state:memory_unit_receiver
Rule core_sends_in_msg_ack_to_structures, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_is_executed
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:3
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_load_result_write
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:write
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:1
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:3
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:3
Sta.ic_.buffer[0].store_state:Undefined
Sta.ic_.buffer[0].store_inval_sent[0]:Undefined
Sta.ic_.buffer[0].store_inval_sent[1]:Undefined
Sta.ic_.buffer[0].store_inval_sent[2]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[2]:Undefined
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule memory_unit_sender memory_unit_load_result_write ===> mem_unit_send_get_input, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:2
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[0].IQ_.entries[1].valid:true
Sta.core_[0].IQ_.num_entries:1
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:1
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:1
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:false
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:write
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:1
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:3
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:3
Sta.ic_.buffer[0].store_state:Undefined
Sta.ic_.buffer[0].store_inval_sent[0]:Undefined
Sta.ic_.buffer[0].store_inval_sent[1]:Undefined
Sta.ic_.buffer[0].store_inval_sent[2]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[2]:Undefined
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:1, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_stage_send
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:2
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:write
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:1
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:3
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:3
Sta.ic_.buffer[0].store_state:Undefined
Sta.ic_.buffer[0].store_inval_sent[0]:Undefined
Sta.ic_.buffer[0].store_inval_sent[1]:Undefined
Sta.ic_.buffer[0].store_inval_sent[2]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[0].store_inval_ackd[2]:Undefined
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule move_msg_from_mem_interface_to_ic, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_stage_send
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:2
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:write
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:1
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:3
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule memory_unit_sender memory_unit_stage_send ===> memory_unit_receiver || mem_unit_send_get_input, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:2
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:3
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:true
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:0
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule move_msg_from_mem_interface_to_ic, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:2
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:0
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:3
Sta.core_[0].mem_interface_.in_msg.store_state:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:false
Sta.core_[2].mem_interface_.in_msg.dest:mem
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:0
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:0
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:await_handling
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule perform_ic_msg, i:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:0
Sta.core_[0].invalidation_listener_.invalidation_address:0
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:2
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:true
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:await_invalidation_received
Sta.ic_.buffer[1].store_inval_sent[0]:true
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:true
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

next_state.core_[0].memory_unit_sender_.state:memory_unit_receiver
Rule core_sends_in_msg_ack_to_structures, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:squash_speculative_loads
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:true
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:2
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:true
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:await_invalidation_received
Sta.ic_.buffer[1].store_inval_sent[0]:true
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:true
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

next_state.ic_.buffer[1].store_inval_ackd[0]:true
Rule invalidation_listener squash_speculative_loads ===> await_invalidation, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:0
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:await_invalidation_received
Sta.ic_.buffer[1].store_inval_sent[0]:true
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:true
Sta.ic_.buffer[1].store_inval_ackd[0]:true
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

next_state.core_[2].memory_unit_sender_.state:memory_unit_receiver
Rule core_sends_in_msg_ack_to_structures, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:squash_speculative_loads
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[1].valid:true
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:0
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:await_invalidation_received
Sta.ic_.buffer[1].store_inval_sent[0]:true
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:true
Sta.ic_.buffer[1].store_inval_ackd[0]:true
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

next_state.ic_.buffer[1].store_inval_ackd[2]:true
Rule invalidation_listener squash_speculative_loads ===> await_invalidation, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:2
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:1
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:1
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:3
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:ld
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:2
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_issue_if_head
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:1
Sta.core_[2].skid_buffer_.head:0
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:await_invalidation_received
Sta.ic_.buffer[1].store_inval_sent[0]:true
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:true
Sta.ic_.buffer[1].store_inval_ackd[0]:true
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:true
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:0, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:await_invalidation_received
Sta.ic_.buffer[1].store_inval_sent[0]:true
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:true
Sta.ic_.buffer[1].store_inval_ackd[0]:true
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:true
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule perform_ic_msg, i:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:store_send_completion
Sta.ic_.buffer[1].store_inval_sent[0]:true
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:true
Sta.ic_.buffer[1].store_inval_ackd[0]:true
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:true
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule perform_ic_msg, i:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:read
Sta.core_[1].mem_interface_.in_msg.value:0
Sta.core_[1].mem_interface_.in_msg.valid:false
Sta.core_[1].mem_interface_.in_msg.dest:mem
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:0
Sta.core_[1].mem_interface_.in_msg.store_state:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:write
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:core
Sta.ic_.buffer[1].dest_id:1
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:store_send_completion
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule acknowledge_ic_msg, i:1, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:true
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:store_send_completion
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

next_state.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Rule core_sends_in_msg_ack_to_structures, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:1
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:Undefined
Sta.core_[1].ROB_.entries[0].is_executed:true
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_complete_store
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:1
Sta.core_[1].ROB_.head:0
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:store_send_completion
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule ROB rob_complete_store ===> rob_await_creation, i:0, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:store_send_completion
Sta.ic_.buffer[1].store_inval_sent[0]:false
Sta.ic_.buffer[1].store_inval_sent[1]:false
Sta.ic_.buffer[1].store_inval_sent[2]:false
Sta.ic_.buffer[1].store_inval_ackd[0]:false
Sta.ic_.buffer[1].store_inval_ackd[1]:false
Sta.ic_.buffer[1].store_inval_ackd[2]:false
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule move_msg_from_mem_interface_to_ic, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:2
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule perform_ic_msg, i:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:1
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:1
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:1
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:core
Sta.ic_.buffer[1].dest_id:2
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule acknowledge_ic_msg, i:1, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:Undefined
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

next_state.core_[2].memory_unit_sender_.state:memory_unit_receiver
Rule core_sends_in_msg_ack_to_structures, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:1
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:memory_unit_load_result_write
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:0
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule memory_unit_sender memory_unit_load_result_write ===> mem_unit_send_get_input, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:true
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:3
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_schedule_inst
Sta.core_[2].IQ_.entries[0].valid:true
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:1
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:1
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:1
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:1
Sta.core_[2].load_address_table_.entries[0].lat_address:1
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:0, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:true
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:3
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:memory_unit_stage_send
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:1
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:1
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule memory_unit_sender memory_unit_stage_send ===> memory_unit_receiver || mem_unit_send_get_input, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:true
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_commit_if_head
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:3
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:0, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:1
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:Undefined
Sta.core_[2].ROB_.entries[0].is_executed:true
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_commit_based_on_inst
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:2
Sta.core_[2].ROB_.head:0
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:3
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:0, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:1
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:3
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:true
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:1
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule move_msg_from_mem_interface_to_ic, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:1
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:3
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:2
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule perform_ic_msg, i:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:1
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:3
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:1
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:true
Sta.ic_.buffer[1].dest:core
Sta.ic_.buffer[1].dest_id:2
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:true
Sta.ic_.num_entries:2
----------

Rule acknowledge_ic_msg, i:1, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:1
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:3
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:1
Sta.core_[2].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:3
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

next_state.core_[2].memory_unit_sender_.state:memory_unit_receiver
Rule core_sends_in_msg_ack_to_structures, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:1
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:3
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:memory_unit_load_result_write
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:3
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule memory_unit_sender memory_unit_load_result_write ===> mem_unit_send_get_input, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:true
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_commit_if_head
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:1
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:3
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:1, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:3
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:Undefined
Sta.core_[2].ROB_.entries[1].is_executed:true
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_commit_based_on_inst
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:1
Sta.core_[2].ROB_.head:1
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:3
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:1, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:1
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:1
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:read
Sta.core_[2].mem_interface_.in_msg.value:0
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:2
Sta.core_[2].mem_interface_.in_msg.seq_num:3
Sta.core_[2].mem_interface_.in_msg.store_state:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:0
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule perform_ic_msg, i:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:0
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:true
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_invalidation_received
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:true
Sta.ic_.buffer[0].store_inval_sent[2]:true
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

next_state.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Rule core_sends_in_msg_ack_to_structures, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:squash_speculative_loads
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:true
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_invalidation_received
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:true
Sta.ic_.buffer[0].store_inval_sent[2]:true
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

next_state.ic_.buffer[0].store_inval_ackd[1]:true
Rule invalidation_listener squash_speculative_loads ===> await_invalidation, j:1 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:1
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_invalidation_received
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:true
Sta.ic_.buffer[0].store_inval_sent[2]:true
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:true
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

next_state.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Rule core_sends_in_msg_ack_to_structures, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:squash_speculative_loads
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:true
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:1
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:true
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_invalidation_received
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:true
Sta.ic_.buffer[0].store_inval_sent[2]:true
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:true
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

next_state.ic_.buffer[0].store_inval_ackd[2]:true
Rule invalidation_listener squash_speculative_loads ===> await_invalidation, j:2 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:await_invalidation_received
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:true
Sta.ic_.buffer[0].store_inval_sent[2]:true
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:true
Sta.ic_.buffer[0].store_inval_ackd[2]:true
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule perform_ic_msg, i:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:store_send_completion
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:true
Sta.ic_.buffer[0].store_inval_sent[2]:true
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:true
Sta.ic_.buffer[0].store_inval_ackd[2]:true
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule perform_ic_msg, i:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:1
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:1
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:write
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:core
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:store_send_completion
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule acknowledge_ic_msg, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_wait_store_completed
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_receive
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:true
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:store_send_completion
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

next_state.core_[0].memory_unit_sender_.state:memory_unit_receiver
Rule core_sends_in_msg_ack_to_structures, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:1
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:Undefined
Sta.core_[0].ROB_.entries[0].is_executed:true
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_complete_store
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:3
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:store_send_completion
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_complete_store ===> rob_await_creation, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:1
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:true
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:1
Sta.ic_.buffer[0].store_state:store_send_completion
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule move_msg_from_mem_interface_to_ic, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:1
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule perform_ic_msg, i:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:1
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:write
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:1
Sta.core_[0].mem_interface_.in_msg.store_state:store_send_completion
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:1
Sta.ic_.buffer[0].valid:true
Sta.ic_.buffer[0].dest:core
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:true
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:1
----------

Rule acknowledge_ic_msg, i:0, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:1
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:0
Sta.core_[0].memory_unit_sender_.state:memory_unit_receiver
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:2
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:true
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

next_state.core_[0].memory_unit_sender_.state:memory_unit_receiver
Rule core_sends_in_msg_ack_to_structures, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_is_executed
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:1
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:2
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:1
Sta.core_[0].memory_unit_sender_.state:memory_unit_load_result_write
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:0
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:2
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule memory_unit_sender memory_unit_load_result_write ===> mem_unit_send_get_input, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:true
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_commit_if_head
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:1
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:1
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:1
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:2
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:1, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:2
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:Undefined
Sta.core_[0].ROB_.entries[1].is_executed:true
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_commit_based_on_inst
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:2
Sta.core_[0].ROB_.head:1
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:1
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:1
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:2
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:1, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:0
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:0
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_creation
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_if_head
Sta.core_[0].ROB_.num_entries:1
Sta.core_[0].ROB_.head:2
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:1
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:1
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:2
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:2, j:0 fired.
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:0
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:0
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_creation
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:3
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:Undefined
Sta.core_[0].ROB_.entries[2].is_executed:true
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_commit_based_on_inst
Sta.core_[0].ROB_.num_entries:1
Sta.core_[0].ROB_.head:2
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:1
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:1
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:2
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

Rule ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:2, j:0 fired.
The last state of the trace (in full) is:
Sta.core_[0].invalidation_listener_.invalidation_seq_num:1
Sta.core_[0].invalidation_listener_.invalidation_address:1
Sta.core_[0].invalidation_listener_.state:await_invalidation
Sta.core_[0].ROB_.entries[0].instruction.op:st
Sta.core_[0].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[0].instruction.seq_num:0
Sta.core_[0].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[0].instruction.imm:0
Sta.core_[0].ROB_.entries[0].instruction.write_value:1
Sta.core_[0].ROB_.entries[0].seq_num:0
Sta.core_[0].ROB_.entries[0].is_executed:false
Sta.core_[0].ROB_.entries[0].write_value:1
Sta.core_[0].ROB_.entries[0].phys_addr:0
Sta.core_[0].ROB_.entries[0].replay_value:Undefined
Sta.core_[0].ROB_.entries[0].state:rob_await_creation
Sta.core_[0].ROB_.entries[1].instruction.op:ld
Sta.core_[0].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[1].instruction.seq_num:0
Sta.core_[0].ROB_.entries[1].instruction.dest_reg:0
Sta.core_[0].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[1].instruction.imm:0
Sta.core_[0].ROB_.entries[1].instruction.write_value:0
Sta.core_[0].ROB_.entries[1].seq_num:0
Sta.core_[0].ROB_.entries[1].is_executed:false
Sta.core_[0].ROB_.entries[1].write_value:0
Sta.core_[0].ROB_.entries[1].phys_addr:0
Sta.core_[0].ROB_.entries[1].replay_value:Undefined
Sta.core_[0].ROB_.entries[1].state:rob_await_creation
Sta.core_[0].ROB_.entries[2].instruction.op:ld
Sta.core_[0].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].ROB_.entries[2].instruction.seq_num:0
Sta.core_[0].ROB_.entries[2].instruction.dest_reg:1
Sta.core_[0].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].ROB_.entries[2].instruction.imm:1
Sta.core_[0].ROB_.entries[2].instruction.write_value:0
Sta.core_[0].ROB_.entries[2].seq_num:0
Sta.core_[0].ROB_.entries[2].is_executed:false
Sta.core_[0].ROB_.entries[2].write_value:0
Sta.core_[0].ROB_.entries[2].phys_addr:1
Sta.core_[0].ROB_.entries[2].replay_value:Undefined
Sta.core_[0].ROB_.entries[2].state:rob_await_creation
Sta.core_[0].ROB_.num_entries:0
Sta.core_[0].ROB_.head:0
Sta.core_[0].ROB_.tail:0
Sta.core_[0].second_memory_stage_.instruction.op:st
Sta.core_[0].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[0].second_memory_stage_.instruction.seq_num:1
Sta.core_[0].second_memory_stage_.instruction.dest_reg:0
Sta.core_[0].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[0].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[0].second_memory_stage_.instruction.imm:0
Sta.core_[0].second_memory_stage_.instruction.write_value:1
Sta.core_[0].second_memory_stage_.write_value:1
Sta.core_[0].second_memory_stage_.phys_addr:0
Sta.core_[0].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[0].IQ_.entries[0].instruction.op:ld
Sta.core_[0].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[0].instruction.seq_num:0
Sta.core_[0].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[0].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[0].instruction.imm:1
Sta.core_[0].IQ_.entries[0].instruction.write_value:0
Sta.core_[0].IQ_.entries[0].seq_num:Undefined
Sta.core_[0].IQ_.entries[0].state:iq_await_creation
Sta.core_[0].IQ_.entries[0].valid:false
Sta.core_[0].IQ_.entries[1].instruction.op:ld
Sta.core_[0].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].IQ_.entries[1].instruction.seq_num:0
Sta.core_[0].IQ_.entries[1].instruction.dest_reg:0
Sta.core_[0].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].IQ_.entries[1].instruction.imm:0
Sta.core_[0].IQ_.entries[1].instruction.write_value:0
Sta.core_[0].IQ_.entries[1].seq_num:Undefined
Sta.core_[0].IQ_.entries[1].state:iq_await_creation
Sta.core_[0].IQ_.entries[1].valid:false
Sta.core_[0].IQ_.num_entries:0
Sta.core_[0].memory_unit_sender_.instruction.op:ld
Sta.core_[0].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[0].memory_unit_sender_.instruction.seq_num:0
Sta.core_[0].memory_unit_sender_.instruction.dest_reg:0
Sta.core_[0].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[0].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[0].memory_unit_sender_.instruction.imm:0
Sta.core_[0].memory_unit_sender_.instruction.write_value:0
Sta.core_[0].memory_unit_sender_.phys_addr:0
Sta.core_[0].memory_unit_sender_.read_value:1
Sta.core_[0].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[0].RENAME_.entries[0].instruction.op:inval
Sta.core_[0].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[0].instruction.imm:0
Sta.core_[0].RENAME_.entries[0].instruction.write_value:1
Sta.core_[0].RENAME_.entries[0].state:rename_await_creation
Sta.core_[0].RENAME_.entries[1].instruction.op:inval
Sta.core_[0].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[1].instruction.dest_reg:0
Sta.core_[0].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[1].instruction.imm:0
Sta.core_[0].RENAME_.entries[1].instruction.write_value:0
Sta.core_[0].RENAME_.entries[1].state:rename_await_creation
Sta.core_[0].RENAME_.entries[2].instruction.op:inval
Sta.core_[0].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[0].RENAME_.entries[2].instruction.dest_reg:1
Sta.core_[0].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].RENAME_.entries[2].instruction.imm:1
Sta.core_[0].RENAME_.entries[2].instruction.write_value:0
Sta.core_[0].RENAME_.entries[2].state:rename_await_creation
Sta.core_[0].RENAME_.num_entries:0
Sta.core_[0].RENAME_.head:0
Sta.core_[0].RENAME_.tail:0
Sta.core_[0].SeqNumReg_.seq_num_counter:4
Sta.core_[0].SeqNumReg_.state:seq_num_interface
Sta.core_[0].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[0].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[0].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[0].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[0].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[0].skid_buffer_.num_entries:0
Sta.core_[0].skid_buffer_.head:0
Sta.core_[0].skid_buffer_.tail:0
Sta.core_[0].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[0].load_address_table_.entries[0].lat_address:1
Sta.core_[0].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[0].valid:false
Sta.core_[0].load_address_table_.entries[1].lat_seq_num:2
Sta.core_[0].load_address_table_.entries[1].lat_address:0
Sta.core_[0].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[0].load_address_table_.entries[1].valid:true
Sta.core_[0].load_address_table_.num_entries:1
Sta.core_[0].rf_.rf[0]:1
Sta.core_[0].rf_.rf[1]:0
Sta.core_[0].rf_.rf[2]:0
Sta.core_[0].mem_interface_.out_msg.addr:0
Sta.core_[0].mem_interface_.out_msg.r_w:read
Sta.core_[0].mem_interface_.out_msg.value:1
Sta.core_[0].mem_interface_.out_msg.valid:true
Sta.core_[0].mem_interface_.out_msg.dest:mem
Sta.core_[0].mem_interface_.out_msg.dest_id:0
Sta.core_[0].mem_interface_.out_msg.seq_num:2
Sta.core_[0].mem_interface_.out_msg.store_state:await_handling
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.in_msg.addr:0
Sta.core_[0].mem_interface_.in_msg.r_w:read
Sta.core_[0].mem_interface_.in_msg.value:1
Sta.core_[0].mem_interface_.in_msg.valid:true
Sta.core_[0].mem_interface_.in_msg.dest:core
Sta.core_[0].mem_interface_.in_msg.dest_id:0
Sta.core_[0].mem_interface_.in_msg.seq_num:2
Sta.core_[0].mem_interface_.in_msg.store_state:await_handling
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[0].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[0].mem_interface_.out_busy:false
Sta.core_[0].mem_interface_.in_busy:false
Sta.core_[1].invalidation_listener_.invalidation_seq_num:1
Sta.core_[1].invalidation_listener_.invalidation_address:0
Sta.core_[1].invalidation_listener_.state:await_invalidation
Sta.core_[1].ROB_.entries[0].instruction.op:st
Sta.core_[1].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[0].instruction.seq_num:0
Sta.core_[1].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[1].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[0].instruction.imm:1
Sta.core_[1].ROB_.entries[0].instruction.write_value:1
Sta.core_[1].ROB_.entries[0].seq_num:0
Sta.core_[1].ROB_.entries[0].is_executed:false
Sta.core_[1].ROB_.entries[0].write_value:1
Sta.core_[1].ROB_.entries[0].phys_addr:1
Sta.core_[1].ROB_.entries[0].replay_value:Undefined
Sta.core_[1].ROB_.entries[0].state:rob_await_creation
Sta.core_[1].ROB_.entries[1].instruction.op:inval
Sta.core_[1].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[1].instruction.seq_num:0
Sta.core_[1].ROB_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[1].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[1].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[1].seq_num:Undefined
Sta.core_[1].ROB_.entries[1].is_executed:false
Sta.core_[1].ROB_.entries[1].write_value:0
Sta.core_[1].ROB_.entries[1].phys_addr:0
Sta.core_[1].ROB_.entries[1].replay_value:Undefined
Sta.core_[1].ROB_.entries[1].state:rob_await_creation
Sta.core_[1].ROB_.entries[2].instruction.op:inval
Sta.core_[1].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].ROB_.entries[2].instruction.seq_num:0
Sta.core_[1].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[1].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[1].ROB_.entries[2].seq_num:Undefined
Sta.core_[1].ROB_.entries[2].is_executed:false
Sta.core_[1].ROB_.entries[2].write_value:0
Sta.core_[1].ROB_.entries[2].phys_addr:0
Sta.core_[1].ROB_.entries[2].replay_value:Undefined
Sta.core_[1].ROB_.entries[2].state:rob_await_creation
Sta.core_[1].ROB_.num_entries:0
Sta.core_[1].ROB_.head:1
Sta.core_[1].ROB_.tail:1
Sta.core_[1].second_memory_stage_.instruction.op:st
Sta.core_[1].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[1].second_memory_stage_.instruction.seq_num:1
Sta.core_[1].second_memory_stage_.instruction.dest_reg:0
Sta.core_[1].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[1].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[1].second_memory_stage_.instruction.imm:1
Sta.core_[1].second_memory_stage_.instruction.write_value:1
Sta.core_[1].second_memory_stage_.write_value:1
Sta.core_[1].second_memory_stage_.phys_addr:1
Sta.core_[1].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[1].IQ_.entries[0].instruction.op:st
Sta.core_[1].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[0].instruction.seq_num:0
Sta.core_[1].IQ_.entries[0].instruction.dest_reg:0
Sta.core_[1].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[0].instruction.imm:1
Sta.core_[1].IQ_.entries[0].instruction.write_value:1
Sta.core_[1].IQ_.entries[0].seq_num:Undefined
Sta.core_[1].IQ_.entries[0].state:iq_await_creation
Sta.core_[1].IQ_.entries[0].valid:false
Sta.core_[1].IQ_.entries[1].instruction.op:inval
Sta.core_[1].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].IQ_.entries[1].instruction.seq_num:0
Sta.core_[1].IQ_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].IQ_.entries[1].instruction.imm:Undefined
Sta.core_[1].IQ_.entries[1].instruction.write_value:Undefined
Sta.core_[1].IQ_.entries[1].seq_num:Undefined
Sta.core_[1].IQ_.entries[1].state:iq_await_creation
Sta.core_[1].IQ_.entries[1].valid:false
Sta.core_[1].IQ_.num_entries:0
Sta.core_[1].memory_unit_sender_.instruction.op:inval
Sta.core_[1].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[1].memory_unit_sender_.instruction.seq_num:0
Sta.core_[1].memory_unit_sender_.instruction.dest_reg:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[1].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[1].memory_unit_sender_.instruction.imm:Undefined
Sta.core_[1].memory_unit_sender_.instruction.write_value:Undefined
Sta.core_[1].memory_unit_sender_.phys_addr:0
Sta.core_[1].memory_unit_sender_.read_value:Undefined
Sta.core_[1].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[1].RENAME_.entries[0].instruction.op:inval
Sta.core_[1].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[1].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[0].instruction.imm:1
Sta.core_[1].RENAME_.entries[0].instruction.write_value:1
Sta.core_[1].RENAME_.entries[0].state:rename_await_creation
Sta.core_[1].RENAME_.entries[1].instruction.op:inval
Sta.core_[1].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[1].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[1].state:issue_if_head
Sta.core_[1].RENAME_.entries[2].instruction.op:inval
Sta.core_[1].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[1].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[1].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[1].RENAME_.entries[2].state:issue_if_head
Sta.core_[1].RENAME_.num_entries:0
Sta.core_[1].RENAME_.head:1
Sta.core_[1].RENAME_.tail:1
Sta.core_[1].SeqNumReg_.seq_num_counter:2
Sta.core_[1].SeqNumReg_.state:seq_num_interface
Sta.core_[1].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[0].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[0].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[1].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[1].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[1].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[1].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[1].skid_buffer_.num_entries:0
Sta.core_[1].skid_buffer_.head:0
Sta.core_[1].skid_buffer_.tail:0
Sta.core_[1].load_address_table_.entries[0].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[0].lat_address:0
Sta.core_[1].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[0].valid:false
Sta.core_[1].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[1].load_address_table_.entries[1].lat_address:0
Sta.core_[1].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[1].load_address_table_.entries[1].valid:false
Sta.core_[1].load_address_table_.num_entries:0
Sta.core_[1].rf_.rf[0]:0
Sta.core_[1].rf_.rf[1]:0
Sta.core_[1].rf_.rf[2]:0
Sta.core_[1].mem_interface_.out_msg.addr:1
Sta.core_[1].mem_interface_.out_msg.r_w:write
Sta.core_[1].mem_interface_.out_msg.value:1
Sta.core_[1].mem_interface_.out_msg.valid:true
Sta.core_[1].mem_interface_.out_msg.dest:mem
Sta.core_[1].mem_interface_.out_msg.dest_id:1
Sta.core_[1].mem_interface_.out_msg.seq_num:1
Sta.core_[1].mem_interface_.out_msg.store_state:await_handling
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.out_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.in_msg.addr:0
Sta.core_[1].mem_interface_.in_msg.r_w:write
Sta.core_[1].mem_interface_.in_msg.value:1
Sta.core_[1].mem_interface_.in_msg.valid:true
Sta.core_[1].mem_interface_.in_msg.dest:core
Sta.core_[1].mem_interface_.in_msg.dest_id:0
Sta.core_[1].mem_interface_.in_msg.seq_num:1
Sta.core_[1].mem_interface_.in_msg.store_state:await_handling
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[1].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[1].mem_interface_.out_busy:false
Sta.core_[1].mem_interface_.in_busy:false
Sta.core_[2].invalidation_listener_.invalidation_seq_num:1
Sta.core_[2].invalidation_listener_.invalidation_address:0
Sta.core_[2].invalidation_listener_.state:await_invalidation
Sta.core_[2].ROB_.entries[0].instruction.op:ld
Sta.core_[2].ROB_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[0].instruction.seq_num:0
Sta.core_[2].ROB_.entries[0].instruction.dest_reg:0
Sta.core_[2].ROB_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[0].instruction.imm:1
Sta.core_[2].ROB_.entries[0].instruction.write_value:0
Sta.core_[2].ROB_.entries[0].seq_num:0
Sta.core_[2].ROB_.entries[0].is_executed:false
Sta.core_[2].ROB_.entries[0].write_value:0
Sta.core_[2].ROB_.entries[0].phys_addr:1
Sta.core_[2].ROB_.entries[0].replay_value:Undefined
Sta.core_[2].ROB_.entries[0].state:rob_await_creation
Sta.core_[2].ROB_.entries[1].instruction.op:ld
Sta.core_[2].ROB_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[1].instruction.seq_num:0
Sta.core_[2].ROB_.entries[1].instruction.dest_reg:1
Sta.core_[2].ROB_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[1].instruction.imm:0
Sta.core_[2].ROB_.entries[1].instruction.write_value:0
Sta.core_[2].ROB_.entries[1].seq_num:0
Sta.core_[2].ROB_.entries[1].is_executed:false
Sta.core_[2].ROB_.entries[1].write_value:0
Sta.core_[2].ROB_.entries[1].phys_addr:0
Sta.core_[2].ROB_.entries[1].replay_value:Undefined
Sta.core_[2].ROB_.entries[1].state:rob_await_creation
Sta.core_[2].ROB_.entries[2].instruction.op:inval
Sta.core_[2].ROB_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].ROB_.entries[2].instruction.seq_num:0
Sta.core_[2].ROB_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].ROB_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].ROB_.entries[2].instruction.imm:Undefined
Sta.core_[2].ROB_.entries[2].instruction.write_value:Undefined
Sta.core_[2].ROB_.entries[2].seq_num:Undefined
Sta.core_[2].ROB_.entries[2].is_executed:false
Sta.core_[2].ROB_.entries[2].write_value:0
Sta.core_[2].ROB_.entries[2].phys_addr:0
Sta.core_[2].ROB_.entries[2].replay_value:Undefined
Sta.core_[2].ROB_.entries[2].state:rob_await_creation
Sta.core_[2].ROB_.num_entries:0
Sta.core_[2].ROB_.head:2
Sta.core_[2].ROB_.tail:2
Sta.core_[2].second_memory_stage_.instruction.op:inval
Sta.core_[2].second_memory_stage_.instruction.addr_type:Undefined
Sta.core_[2].second_memory_stage_.instruction.seq_num:0
Sta.core_[2].second_memory_stage_.instruction.dest_reg:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg1:Undefined
Sta.core_[2].second_memory_stage_.instruction.src_reg2:Undefined
Sta.core_[2].second_memory_stage_.instruction.imm:Undefined
Sta.core_[2].second_memory_stage_.instruction.write_value:Undefined
Sta.core_[2].second_memory_stage_.write_value:Undefined
Sta.core_[2].second_memory_stage_.phys_addr:0
Sta.core_[2].second_memory_stage_.state:second_mem_unit_get_inputs
Sta.core_[2].IQ_.entries[0].instruction.op:ld
Sta.core_[2].IQ_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[0].instruction.seq_num:0
Sta.core_[2].IQ_.entries[0].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[0].instruction.imm:0
Sta.core_[2].IQ_.entries[0].instruction.write_value:0
Sta.core_[2].IQ_.entries[0].seq_num:Undefined
Sta.core_[2].IQ_.entries[0].state:iq_await_creation
Sta.core_[2].IQ_.entries[0].valid:false
Sta.core_[2].IQ_.entries[1].instruction.op:ld
Sta.core_[2].IQ_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].IQ_.entries[1].instruction.seq_num:2
Sta.core_[2].IQ_.entries[1].instruction.dest_reg:1
Sta.core_[2].IQ_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].IQ_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].IQ_.entries[1].instruction.imm:0
Sta.core_[2].IQ_.entries[1].instruction.write_value:0
Sta.core_[2].IQ_.entries[1].seq_num:Undefined
Sta.core_[2].IQ_.entries[1].state:iq_await_creation
Sta.core_[2].IQ_.entries[1].valid:false
Sta.core_[2].IQ_.num_entries:0
Sta.core_[2].memory_unit_sender_.instruction.op:ld
Sta.core_[2].memory_unit_sender_.instruction.addr_type:Undefined
Sta.core_[2].memory_unit_sender_.instruction.seq_num:0
Sta.core_[2].memory_unit_sender_.instruction.dest_reg:1
Sta.core_[2].memory_unit_sender_.instruction.src_reg1:Undefined
Sta.core_[2].memory_unit_sender_.instruction.src_reg2:Undefined
Sta.core_[2].memory_unit_sender_.instruction.imm:0
Sta.core_[2].memory_unit_sender_.instruction.write_value:0
Sta.core_[2].memory_unit_sender_.phys_addr:0
Sta.core_[2].memory_unit_sender_.read_value:0
Sta.core_[2].memory_unit_sender_.state:mem_unit_send_get_input
Sta.core_[2].RENAME_.entries[0].instruction.op:inval
Sta.core_[2].RENAME_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[0].instruction.dest_reg:0
Sta.core_[2].RENAME_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[0].instruction.imm:1
Sta.core_[2].RENAME_.entries[0].instruction.write_value:0
Sta.core_[2].RENAME_.entries[0].state:rename_await_creation
Sta.core_[2].RENAME_.entries[1].instruction.op:inval
Sta.core_[2].RENAME_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[1].instruction.dest_reg:1
Sta.core_[2].RENAME_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[1].instruction.imm:0
Sta.core_[2].RENAME_.entries[1].instruction.write_value:0
Sta.core_[2].RENAME_.entries[1].state:rename_await_creation
Sta.core_[2].RENAME_.entries[2].instruction.op:inval
Sta.core_[2].RENAME_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.seq_num:0
Sta.core_[2].RENAME_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.imm:Undefined
Sta.core_[2].RENAME_.entries[2].instruction.write_value:Undefined
Sta.core_[2].RENAME_.entries[2].state:issue_if_head
Sta.core_[2].RENAME_.num_entries:0
Sta.core_[2].RENAME_.head:2
Sta.core_[2].RENAME_.tail:2
Sta.core_[2].SeqNumReg_.seq_num_counter:4
Sta.core_[2].SeqNumReg_.state:seq_num_interface
Sta.core_[2].skid_buffer_.entries[0].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[0].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[0].instruction.dest_reg:1
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[0].instruction.imm:0
Sta.core_[2].skid_buffer_.entries[0].instruction.write_value:0
Sta.core_[2].skid_buffer_.entries[0].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[1].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[1].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[1].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[1].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[1].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.entries[2].instruction.op:inval
Sta.core_[2].skid_buffer_.entries[2].instruction.addr_type:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.seq_num:0
Sta.core_[2].skid_buffer_.entries[2].instruction.dest_reg:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg1:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.src_reg2:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.imm:Undefined
Sta.core_[2].skid_buffer_.entries[2].instruction.write_value:Undefined
Sta.core_[2].skid_buffer_.entries[2].state:skid_buffer_await_creation
Sta.core_[2].skid_buffer_.num_entries:0
Sta.core_[2].skid_buffer_.head:1
Sta.core_[2].skid_buffer_.tail:1
Sta.core_[2].load_address_table_.entries[0].lat_seq_num:3
Sta.core_[2].load_address_table_.entries[0].lat_address:0
Sta.core_[2].load_address_table_.entries[0].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[0].valid:false
Sta.core_[2].load_address_table_.entries[1].lat_seq_num:0
Sta.core_[2].load_address_table_.entries[1].lat_address:0
Sta.core_[2].load_address_table_.entries[1].state:load_address_table_await_insert_remove
Sta.core_[2].load_address_table_.entries[1].valid:false
Sta.core_[2].load_address_table_.num_entries:0
Sta.core_[2].rf_.rf[0]:1
Sta.core_[2].rf_.rf[1]:0
Sta.core_[2].rf_.rf[2]:0
Sta.core_[2].mem_interface_.out_msg.addr:0
Sta.core_[2].mem_interface_.out_msg.r_w:read
Sta.core_[2].mem_interface_.out_msg.value:0
Sta.core_[2].mem_interface_.out_msg.valid:true
Sta.core_[2].mem_interface_.out_msg.dest:mem
Sta.core_[2].mem_interface_.out_msg.dest_id:2
Sta.core_[2].mem_interface_.out_msg.seq_num:3
Sta.core_[2].mem_interface_.out_msg.store_state:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_sent[2]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[0]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[1]:Undefined
Sta.core_[2].mem_interface_.out_msg.store_inval_ackd[2]:Undefined
Sta.core_[2].mem_interface_.in_msg.addr:0
Sta.core_[2].mem_interface_.in_msg.r_w:write
Sta.core_[2].mem_interface_.in_msg.value:1
Sta.core_[2].mem_interface_.in_msg.valid:true
Sta.core_[2].mem_interface_.in_msg.dest:core
Sta.core_[2].mem_interface_.in_msg.dest_id:0
Sta.core_[2].mem_interface_.in_msg.seq_num:1
Sta.core_[2].mem_interface_.in_msg.store_state:await_handling
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[1]:true
Sta.core_[2].mem_interface_.in_msg.store_inval_sent[2]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[0]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[1]:false
Sta.core_[2].mem_interface_.in_msg.store_inval_ackd[2]:false
Sta.core_[2].mem_interface_.out_busy:false
Sta.core_[2].mem_interface_.in_busy:false
Sta.mem_.arr[0]:1
Sta.mem_.arr[1]:1
Sta.ic_.buffer[0].addr:0
Sta.ic_.buffer[0].r_w:read
Sta.ic_.buffer[0].value:0
Sta.ic_.buffer[0].valid:false
Sta.ic_.buffer[0].dest:mem
Sta.ic_.buffer[0].dest_id:0
Sta.ic_.buffer[0].seq_num:2
Sta.ic_.buffer[0].store_state:await_handling
Sta.ic_.buffer[0].store_inval_sent[0]:false
Sta.ic_.buffer[0].store_inval_sent[1]:false
Sta.ic_.buffer[0].store_inval_sent[2]:false
Sta.ic_.buffer[0].store_inval_ackd[0]:false
Sta.ic_.buffer[0].store_inval_ackd[1]:false
Sta.ic_.buffer[0].store_inval_ackd[2]:false
Sta.ic_.buffer[1].addr:0
Sta.ic_.buffer[1].r_w:read
Sta.ic_.buffer[1].value:0
Sta.ic_.buffer[1].valid:false
Sta.ic_.buffer[1].dest:mem
Sta.ic_.buffer[1].dest_id:0
Sta.ic_.buffer[1].seq_num:3
Sta.ic_.buffer[1].store_state:Undefined
Sta.ic_.buffer[1].store_inval_sent[0]:Undefined
Sta.ic_.buffer[1].store_inval_sent[1]:Undefined
Sta.ic_.buffer[1].store_inval_sent[2]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[0]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[1]:Undefined
Sta.ic_.buffer[1].store_inval_ackd[2]:Undefined
Sta.ic_.valid[0]:false
Sta.ic_.valid[1]:false
Sta.ic_.num_entries:0
----------

End of the error trace.

==========================================================================

Result:

	Invariant "n7" failed.

State Space Explored:

	1537757 states, 12506102 rules fired in 1458.05s.

Rules Information:

	Fired 0 times	- Rule "load_address_table init_table_load_address_table ===> load_address_table_await_insert_remove, i:0, j:0"
	Fired 0 times	- Rule "load_address_table init_table_load_address_table ===> load_address_table_await_insert_remove, i:1, j:0"
	Fired 0 times	- Rule "load_address_table init_table_load_address_table ===> load_address_table_await_insert_remove, i:0, j:1"
	Fired 0 times	- Rule "load_address_table init_table_load_address_table ===> load_address_table_await_insert_remove, i:1, j:1"
	Fired 0 times	- Rule "load_address_table init_table_load_address_table ===> load_address_table_await_insert_remove, i:0, j:2"
	Fired 0 times	- Rule "load_address_table init_table_load_address_table ===> load_address_table_await_insert_remove, i:1, j:2"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:0, j:0"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:1, j:0"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:2, j:0"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:0, j:1"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:1, j:1"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:2, j:1"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:0, j:2"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:1, j:2"
	Fired 0 times	- Rule "skid_buffer init_skid_buffer ===> skid_buffer_await_creation, i:2, j:2"
	Fired 0 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:0, j:0"
	Fired 0 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:1, j:0"
	Fired 0 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:2, j:0"
	Fired 0 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:0, j:1"
	Fired 0 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:1, j:1"
	Fired 0 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:2, j:1"
	Fired 218494 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:0, j:2"
	Fired 0 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:1, j:2"
	Fired 0 times	- Rule "skid_buffer skid_issue_if_head ===> skid_buffer_await_creation, i:2, j:2"
	Fired 0 times	- Rule "SeqNumReg init_seq_num_counter ===> seq_num_interface, j:0"
	Fired 0 times	- Rule "SeqNumReg init_seq_num_counter ===> seq_num_interface, j:1"
	Fired 0 times	- Rule "SeqNumReg init_seq_num_counter ===> seq_num_interface, j:2"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:0, j:0"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:1, j:0"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:2, j:0"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:0, j:1"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:1, j:1"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:2, j:1"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:0, j:2"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:1, j:2"
	Fired 0 times	- Rule "RENAME init_rename_entry ===> rename_await_creation, i:2, j:2"
	Fired 1 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:0, j:0"
	Fired 1 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:1, j:0"
	Fired 1 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:2, j:0"
	Fired 1 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:0, j:1"
	Fired 1537751 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:1, j:1"
	Fired 1537751 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:2, j:1"
	Fired 1 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:0, j:2"
	Fired 1 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:1, j:2"
	Fired 1537744 times	- Rule "RENAME issue_if_head ===> rename_await_creation || issue_if_head, i:2, j:2"
	Fired 0 times	- Rule "memory_unit_sender memory_unit_send_init ===> mem_unit_send_get_input, j:0"
	Fired 0 times	- Rule "memory_unit_sender memory_unit_send_init ===> mem_unit_send_get_input, j:1"
	Fired 0 times	- Rule "memory_unit_sender memory_unit_send_init ===> mem_unit_send_get_input, j:2"
	Fired 2 times	- Rule "memory_unit_sender memory_unit_stage_send ===> memory_unit_receiver || mem_unit_send_get_input, j:0"
	Fired 0 times	- Rule "memory_unit_sender memory_unit_stage_send ===> memory_unit_receiver || mem_unit_send_get_input, j:1"
	Fired 212264 times	- Rule "memory_unit_sender memory_unit_stage_send ===> memory_unit_receiver || mem_unit_send_get_input, j:2"
	Fired 421285 times	- Rule "memory_unit_sender memory_unit_load_result_write ===> mem_unit_send_get_input, j:0"
	Fired 0 times	- Rule "memory_unit_sender memory_unit_load_result_write ===> mem_unit_send_get_input, j:1"
	Fired 135084 times	- Rule "memory_unit_sender memory_unit_load_result_write ===> mem_unit_send_get_input, j:2"
	Fired 0 times	- Rule "IQ init_iq_entry ===> iq_await_creation, i:0, j:0"
	Fired 0 times	- Rule "IQ init_iq_entry ===> iq_await_creation, i:1, j:0"
	Fired 0 times	- Rule "IQ init_iq_entry ===> iq_await_creation, i:0, j:1"
	Fired 0 times	- Rule "IQ init_iq_entry ===> iq_await_creation, i:1, j:1"
	Fired 0 times	- Rule "IQ init_iq_entry ===> iq_await_creation, i:0, j:2"
	Fired 0 times	- Rule "IQ init_iq_entry ===> iq_await_creation, i:1, j:2"
	Fired 2 times	- Rule "IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:0, j:0"
	Fired 13 times	- Rule "IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:1, j:0"
	Fired 1 times	- Rule "IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:0, j:1"
	Fired 0 times	- Rule "IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:1, j:1"
	Fired 223657 times	- Rule "IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:0, j:2"
	Fired 21905 times	- Rule "IQ iq_schedule_inst ===> iq_schedule_inst || iq_await_creation, i:1, j:2"
	Fired 0 times	- Rule "second_memory_stage secnd_mem_init ===> second_mem_unit_get_inputs, j:0"
	Fired 0 times	- Rule "second_memory_stage secnd_mem_init ===> second_mem_unit_get_inputs, j:1"
	Fired 0 times	- Rule "second_memory_stage secnd_mem_init ===> second_mem_unit_get_inputs, j:2"
	Fired 1 times	- Rule "second_memory_stage second_mem_unit_send ===> second_mem_unit_send || second_mem_unit_receive, j:0"
	Fired 1 times	- Rule "second_memory_stage second_mem_unit_send ===> second_mem_unit_send || second_mem_unit_receive, j:1"
	Fired 0 times	- Rule "second_memory_stage second_mem_unit_send ===> second_mem_unit_send || second_mem_unit_receive, j:2"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:0, j:0"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:1, j:0"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:2, j:0"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:0, j:1"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:1, j:1"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:2, j:1"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:0, j:2"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:1, j:2"
	Fired 0 times	- Rule "ROB init_rob_entry ===> rob_await_creation, i:2, j:2"
	Fired 1 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:0, j:0"
	Fired 421284 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:1, j:0"
	Fired 1310425 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:2, j:0"
	Fired 1 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:0, j:1"
	Fired 0 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:1, j:1"
	Fired 0 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:2, j:1"
	Fired 462831 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:0, j:2"
	Fired 92792 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:1, j:2"
	Fired 0 times	- Rule "ROB rob_commit_if_head ===> rob_commit_based_on_inst || rob_await_is_executed || rob_await_creation, i:2, j:2"
	Fired 1 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:0, j:0"
	Fired 113650 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:1, j:0"
	Fired 113650 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:2, j:0"
	Fired 1 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:0, j:1"
	Fired 0 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:1, j:1"
	Fired 0 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:2, j:1"
	Fired 462831 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:0, j:2"
	Fired 31050 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:1, j:2"
	Fired 0 times	- Rule "ROB rob_commit_based_on_inst ===> rob_commit_based_on_inst || rob_await_creation || rob_wait_store_completed, i:2, j:2"
	Fired 327074 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:0, j:0"
	Fired 0 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:1, j:0"
	Fired 0 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:2, j:0"
	Fired 330019 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:0, j:1"
	Fired 0 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:1, j:1"
	Fired 0 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:2, j:1"
	Fired 0 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:0, j:2"
	Fired 0 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:1, j:2"
	Fired 0 times	- Rule "ROB rob_complete_store ===> rob_await_creation, i:2, j:2"
	Fired 82798 times	- Rule "invalidation_listener squash_speculative_loads ===> await_invalidation, j:0"
	Fired 50650 times	- Rule "invalidation_listener squash_speculative_loads ===> await_invalidation, j:1"
	Fired 73344 times	- Rule "invalidation_listener squash_speculative_loads ===> await_invalidation, j:2"
	Fired 0 times	- Rule "invalidation_listener init_inval_listener ===> await_invalidation, j:0"
	Fired 0 times	- Rule "invalidation_listener init_inval_listener ===> await_invalidation, j:1"
	Fired 0 times	- Rule "invalidation_listener init_inval_listener ===> await_invalidation, j:2"
	Fired 628 times	- Rule "reset"
	Fired 298548 times	- Rule "core_sends_in_msg_ack_to_structures, j:0"
	Fired 339694 times	- Rule "core_sends_in_msg_ack_to_structures, j:1"
	Fired 345932 times	- Rule "core_sends_in_msg_ack_to_structures, j:2"
	Fired 78436 times	- Rule "acknowledge_ic_msg, i:0, j:0"
	Fired 23777 times	- Rule "acknowledge_ic_msg, i:1, j:0"
	Fired 37572 times	- Rule "acknowledge_ic_msg, i:0, j:1"
	Fired 69053 times	- Rule "acknowledge_ic_msg, i:1, j:1"
	Fired 115507 times	- Rule "acknowledge_ic_msg, i:0, j:2"
	Fired 106214 times	- Rule "acknowledge_ic_msg, i:1, j:2"
	Fired 627377 times	- Rule "perform_ic_msg, i:0"
	Fired 459920 times	- Rule "perform_ic_msg, i:1"
	Fired 56767 times	- Rule "move_msg_from_mem_interface_to_ic, j:0"
	Fired 9385 times	- Rule "move_msg_from_mem_interface_to_ic, j:1"
	Fired 218929 times	- Rule "move_msg_from_mem_interface_to_ic, j:2"
free(): double free detected in tcache 2
