// Seed: 3593758235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  logic id_7;
  wire  id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd11
) (
    output supply0 id_0,
    input wand _id_1,
    input supply1 id_2
);
  logic [7:0][1 'b0 : -1 'b0 <=  1] id_4;
  assign id_0 = id_4[id_1];
  logic id_5 = id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5
  );
endmodule
