static void F_1 ( T_1 clock , int * V_1 , int * V_2 , int V_3 )\r\n{\r\nint V_4 , V_5 ;\r\nunsigned long div , V_6 ;\r\nV_4 = 128 * V_3 ;\r\nV_5 = clock * 1000 ;\r\ndiv = F_2 ( V_4 , V_5 ) ;\r\nV_4 /= div ;\r\nV_5 /= div ;\r\nV_6 = ( ( 128 * V_3 / 1000 ) + ( V_4 - 1 ) ) / V_4 ;\r\nV_4 *= V_6 ;\r\nV_5 *= V_6 ;\r\nif ( V_4 < ( 128 * V_3 / 1500 ) )\r\nF_3 ( V_7 L_1 ) ;\r\nif ( V_4 > ( 128 * V_3 / 300 ) )\r\nF_3 ( V_7 L_2 ) ;\r\n* V_2 = V_4 ;\r\n* V_1 = V_5 ;\r\nF_4 ( L_3 ,\r\n* V_2 , * V_1 , V_3 ) ;\r\n}\r\nstruct V_8 F_5 ( T_1 clock )\r\n{\r\nstruct V_8 V_9 ;\r\nT_2 V_10 ;\r\nfor ( V_10 = 0 ; V_10 < F_6 ( V_11 ) ; V_10 ++ ) {\r\nif ( V_11 [ V_10 ] . clock == clock )\r\nreturn V_11 [ V_10 ] ;\r\n}\r\nF_1 ( clock , & V_9 . V_12 , & V_9 . V_13 , 32000 ) ;\r\nF_1 ( clock , & V_9 . V_14 , & V_9 . V_15 , 44100 ) ;\r\nF_1 ( clock , & V_9 . V_16 , & V_9 . V_17 , 48000 ) ;\r\nreturn V_9 ;\r\n}\r\nvoid F_7 ( struct V_18 * V_19 , T_1 clock )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_8 V_25 = F_5 ( clock ) ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nF_9 ( V_32 + V_30 ,\r\nF_10 ( V_25 . V_12 ) ,\r\n~ V_33 ) ;\r\nF_9 ( V_34 + V_30 ,\r\nF_11 ( V_25 . V_13 ) ,\r\n~ V_35 ) ;\r\nF_9 ( V_36 + V_30 ,\r\nF_12 ( V_25 . V_14 ) ,\r\n~ V_37 ) ;\r\nF_9 ( V_38 + V_30 ,\r\nF_13 ( V_25 . V_15 ) ,\r\n~ V_39 ) ;\r\nF_9 ( V_40 + V_30 ,\r\nF_14 ( V_25 . V_16 ) ,\r\n~ V_41 ) ;\r\nF_9 ( V_42 + V_30 ,\r\nF_15 ( V_25 . V_17 ) ,\r\n~ V_43 ) ;\r\n}\r\nvoid F_16 ( struct V_18 * V_19 , void * V_44 ,\r\nT_3 V_45 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nT_4 * V_46 = V_44 + 3 ;\r\nT_4 * V_47 = V_44 ;\r\nF_17 ( V_48 + V_30 ,\r\nV_46 [ 0x0 ] | ( V_46 [ 0x1 ] << 8 ) | ( V_46 [ 0x2 ] << 16 ) | ( V_46 [ 0x3 ] << 24 ) ) ;\r\nF_17 ( V_49 + V_30 ,\r\nV_46 [ 0x4 ] | ( V_46 [ 0x5 ] << 8 ) | ( V_46 [ 0x6 ] << 16 ) | ( V_46 [ 0x7 ] << 24 ) ) ;\r\nF_17 ( V_50 + V_30 ,\r\nV_46 [ 0x8 ] | ( V_46 [ 0x9 ] << 8 ) | ( V_46 [ 0xA ] << 16 ) | ( V_46 [ 0xB ] << 24 ) ) ;\r\nF_17 ( V_51 + V_30 ,\r\nV_46 [ 0xC ] | ( V_46 [ 0xD ] << 8 ) | ( V_47 [ 1 ] << 24 ) ) ;\r\n}\r\nstatic void F_18 ( struct V_18 * V_19 ,\r\nconst void * V_44 , T_3 V_45 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nconst T_2 * V_46 = V_44 + 3 ;\r\nF_17 ( V_52 + V_30 ,\r\nV_46 [ 0x0 ] | ( V_46 [ 0x1 ] << 8 ) | ( V_46 [ 0x2 ] << 16 ) | ( V_46 [ 0x3 ] << 24 ) ) ;\r\nF_17 ( V_53 + V_30 ,\r\nV_46 [ 0x4 ] | ( V_46 [ 0x5 ] << 8 ) | ( V_46 [ 0x6 ] << 16 ) | ( V_46 [ 0x8 ] << 24 ) ) ;\r\n}\r\nstatic bool F_19 ( struct V_18 * V_19 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nreturn ( F_20 ( V_54 + V_30 ) & 0x10 ) != 0 ;\r\n}\r\nint F_21 ( struct V_18 * V_19 )\r\n{\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nint V_55 , V_56 ;\r\nif ( ! V_28 -> V_31 || ! V_28 -> V_31 -> V_57 )\r\nreturn 0 ;\r\nV_55 = F_19 ( V_19 ) ;\r\nV_56 = V_28 -> V_31 -> V_58 != V_55 ;\r\nV_28 -> V_31 -> V_58 = V_55 ;\r\nreturn V_56 ;\r\n}\r\nvoid F_22 ( struct V_18 * V_19 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_1 V_30 = V_28 -> V_31 -> V_30 ;\r\nbool V_59 = false ;\r\nT_5 V_60 ;\r\nif ( ! V_59 ||\r\nF_19 ( V_19 ) )\r\nV_60 = 0 ;\r\nelse\r\nV_60 = V_61 ;\r\nF_9 ( V_62 + V_30 ,\r\nV_60 , ~ V_61 ) ;\r\n}\r\nvoid F_23 ( struct V_18 * V_19 , T_5 clock )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_5 V_63 = 24000 ;\r\nT_5 V_64 = clock / V_63 ;\r\nT_5 V_65 ;\r\nT_5 V_66 = clock ;\r\nT_5 V_67 ;\r\nT_5 V_68 ;\r\nif ( ! V_28 || ! V_28 -> V_31 )\r\nreturn;\r\nif ( V_64 >= 8 ) {\r\nV_65 = 192 * 1000 ;\r\nV_67 = 3 ;\r\n} else if ( V_64 >= 4 ) {\r\nV_65 = 96 * 1000 ;\r\nV_67 = 2 ;\r\n} else if ( V_64 >= 2 ) {\r\nV_65 = 48 * 1000 ;\r\nV_67 = 1 ;\r\n} else {\r\nV_65 = 24 * 1000 ;\r\nV_67 = 0 ;\r\n}\r\nif ( F_24 ( V_23 ) ) {\r\nif ( V_28 -> V_69 == 0 ) {\r\nV_68 = F_20 ( V_70 ) & ~ V_71 ;\r\nV_68 |= F_25 ( V_67 ) ;\r\nF_17 ( V_70 , V_68 ) ;\r\nF_17 ( V_72 , V_65 ) ;\r\nF_17 ( V_73 , V_66 ) ;\r\nF_17 ( V_74 , 0 ) ;\r\n} else {\r\nV_68 = F_20 ( V_75 ) & ~ V_71 ;\r\nV_68 |= F_25 ( V_67 ) ;\r\nF_17 ( V_75 , V_68 ) ;\r\nF_17 ( V_76 , V_65 ) ;\r\nF_17 ( V_77 , V_66 ) ;\r\nF_17 ( V_74 , 1 ) ;\r\n}\r\n} else {\r\nif ( V_28 -> V_69 == 0 ) {\r\nF_17 ( V_72 , V_63 * 100 ) ;\r\nF_17 ( V_73 , clock * 100 ) ;\r\nF_17 ( V_74 , 0 ) ;\r\n} else {\r\nF_17 ( V_76 , V_63 * 100 ) ;\r\nF_17 ( V_77 , clock * 100 ) ;\r\nF_17 ( V_74 , 1 ) ;\r\n}\r\n}\r\n}\r\nvoid F_26 ( struct V_18 * V_19 , struct V_78 * V_79 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_2 V_44 [ V_80 + V_81 ] ;\r\nstruct V_82 V_46 ;\r\nT_1 V_30 ;\r\nT_1 V_83 ;\r\nT_6 V_84 ;\r\nif ( ! V_28 || ! V_28 -> V_31 )\r\nreturn;\r\nif ( ! V_28 -> V_31 -> V_57 )\r\nreturn;\r\nV_30 = V_28 -> V_31 -> V_30 ;\r\nV_28 -> V_31 -> V_85 = F_27 ( V_23 ) ;\r\nF_28 ( V_23 , V_28 -> V_31 -> V_85 , false ) ;\r\nF_23 ( V_19 , V_79 -> clock ) ;\r\nF_9 ( V_62 + V_30 ,\r\nV_86 |\r\nF_29 ( 1 ) |\r\nF_30 ( 3 ) |\r\nV_87 ,\r\n~ ( V_86 |\r\nV_88 |\r\nV_89 |\r\nV_87 ) ) ;\r\nV_83 = F_31 ( V_23 ) ? V_90 :\r\nV_91 ;\r\nF_9 ( V_83 + V_30 ,\r\nV_92 |\r\nV_93 ,\r\n~ ( V_92 |\r\nV_93 ) ) ;\r\nF_32 ( V_94 + V_30 ,\r\nV_95 |\r\nV_96 |\r\nV_97 ) ;\r\nF_32 ( V_98 + V_30 ,\r\nV_99 |\r\nV_100 |\r\nV_101 |\r\nV_102 ) ;\r\nF_9 ( V_103 + V_30 ,\r\nF_33 ( 2 ) |\r\nF_34 ( 2 ) ,\r\n~ ( V_104 |\r\nV_105 ) ) ;\r\nF_35 ( V_106 + V_30 ,\r\n~ V_107 ) ;\r\nV_84 = F_36 ( & V_46 , V_79 ) ;\r\nif ( V_84 < 0 ) {\r\nF_37 ( L_4 , V_84 ) ;\r\nreturn;\r\n}\r\nV_84 = F_38 ( & V_46 , V_44 , sizeof( V_44 ) ) ;\r\nif ( V_84 < 0 ) {\r\nF_37 ( L_5 , V_84 ) ;\r\nreturn;\r\n}\r\nF_16 ( V_19 , V_44 , sizeof( V_44 ) ) ;\r\nF_35 ( V_108 + V_30 ,\r\n~ ( V_109 |\r\nV_110 |\r\nV_111 |\r\nV_112 |\r\nV_113 |\r\nV_114 |\r\nV_115 ) ) ;\r\nF_7 ( V_19 , V_79 -> clock ) ;\r\nF_9 ( V_116 + V_30 ,\r\nF_39 ( 1 ) ,\r\n~ ( V_117 |\r\nV_118 ) ) ;\r\nF_9 ( V_119 + V_30 ,\r\nF_40 ( 2 ) ,\r\n~ V_120 ) ;\r\nF_17 ( V_121 + V_30 , 0x00FFFFFF ) ;\r\nF_17 ( V_122 + V_30 , 0x007FFFFF ) ;\r\nF_17 ( V_123 + V_30 , 0x00000001 ) ;\r\nF_17 ( V_124 + V_30 , 0x00000001 ) ;\r\nF_28 ( V_23 , V_28 -> V_31 -> V_85 , true ) ;\r\n}\r\nvoid F_41 ( struct V_18 * V_19 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nstruct V_125 V_126 = F_42 ( V_23 ) ;\r\nT_4 V_44 [ V_80 + V_127 ] ;\r\nstruct V_128 V_46 ;\r\nT_1 V_30 ;\r\nT_1 V_60 ;\r\nT_6 V_84 ;\r\nif ( ! V_28 -> V_31 || ! V_28 -> V_31 -> V_57 )\r\nreturn;\r\nV_30 = V_28 -> V_31 -> V_30 ;\r\nF_4 ( L_6 ,\r\nF_19 ( V_19 ) ? L_7 : L_8 ,\r\nV_126 . V_129 , V_126 . V_130 , V_126 . V_131 ) ;\r\nF_4 ( L_9 ,\r\n( int ) V_126 . V_132 , ( int ) V_126 . V_133 ) ;\r\nV_84 = F_43 ( & V_46 ) ;\r\nif ( V_84 < 0 ) {\r\nF_37 ( L_10 ) ;\r\nreturn;\r\n}\r\nV_46 . V_129 = V_126 . V_129 ;\r\nV_84 = F_44 ( & V_46 , V_44 , sizeof( V_44 ) ) ;\r\nif ( V_84 < 0 ) {\r\nF_37 ( L_11 ) ;\r\nreturn;\r\n}\r\nV_60 = F_20 ( V_62 + V_30 ) ;\r\nif ( V_60 & V_61 )\r\nF_17 ( V_62 + V_30 ,\r\nV_60 & ~ V_61 ) ;\r\nF_32 ( V_134 + V_30 ,\r\nV_135 ) ;\r\nF_35 ( V_98 + V_30 ,\r\n~ V_136 ) ;\r\nF_18 ( V_19 , V_44 , sizeof( V_44 ) ) ;\r\nF_32 ( V_98 + V_30 ,\r\nV_137 |\r\nV_102 ) ;\r\n}\r\nvoid F_45 ( struct V_18 * V_19 , bool V_138 )\r\n{\r\nstruct V_20 * V_21 = V_19 -> V_21 ;\r\nstruct V_22 * V_23 = V_21 -> V_24 ;\r\nstruct V_26 * V_26 = F_8 ( V_19 ) ;\r\nstruct V_27 * V_28 = V_26 -> V_29 ;\r\nT_5 V_139 = V_135 ;\r\nif ( ! V_28 || ! V_28 -> V_31 )\r\nreturn;\r\nif ( V_138 && V_28 -> V_31 -> V_57 )\r\nreturn;\r\nif ( ! V_138 && ! V_28 -> V_31 -> V_57 )\r\nreturn;\r\nif ( ! F_31 ( V_23 ) ) {\r\nif ( V_138 )\r\nV_139 |= V_140 ;\r\nswitch ( V_26 -> V_141 ) {\r\ncase V_142 :\r\nif ( V_138 ) {\r\nF_32 ( V_143 , V_144 ) ;\r\nV_139 |= F_46 ( V_145 ) ;\r\n} else {\r\nF_35 ( V_143 , ~ V_144 ) ;\r\n}\r\nbreak;\r\ncase V_146 :\r\nif ( V_138 ) {\r\nF_32 ( V_147 , V_148 ) ;\r\nV_139 |= F_46 ( V_149 ) ;\r\n} else {\r\nF_35 ( V_147 , ~ V_148 ) ;\r\n}\r\nbreak;\r\ncase V_150 :\r\nif ( V_138 ) {\r\nF_32 ( V_151 , V_152 ) ;\r\nV_139 |= F_46 ( V_153 ) ;\r\n} else {\r\nF_35 ( V_151 , ~ V_152 ) ;\r\n}\r\nbreak;\r\ncase V_154 :\r\nif ( V_138 )\r\nV_139 |= F_46 ( V_155 ) ;\r\nbreak;\r\ndefault:\r\nF_47 ( V_23 -> V_21 , L_12 ,\r\nV_26 -> V_141 ) ;\r\nbreak;\r\n}\r\nF_17 ( V_134 + V_28 -> V_31 -> V_30 , V_139 ) ;\r\n}\r\nif ( V_23 -> V_156 . V_157 ) {\r\nif ( V_138 )\r\nF_48 ( V_23 , V_28 -> V_31 -> V_158 ) ;\r\nelse\r\nF_49 ( V_23 , V_28 -> V_31 -> V_158 ) ;\r\n}\r\nV_28 -> V_31 -> V_57 = V_138 ;\r\nF_4 ( L_13 ,\r\nV_138 ? L_14 : L_15 , V_28 -> V_31 -> V_30 , V_26 -> V_141 ) ;\r\n}
