{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758550229206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758550229215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 22 16:10:29 2025 " "Processing started: Mon Sep 22 16:10:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758550229215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758550229215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDL_TP2_EX4_chrono7s -c chrono7s " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDL_TP2_EX4_chrono7s -c chrono7s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758550229215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758550229564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758550229564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file diviseur_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 diviseur_freq " "Found entity 1: diviseur_freq" {  } { { "diviseur_freq.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/diviseur_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758550237089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758550237089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.v 1 1 " "Found 1 design units, including 1 entities, in source file compteur.v" { { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/compteur.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758550237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758550237091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur7s.v 1 1 " "Found 1 design units, including 1 entities, in source file afficheur7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 afficheur7s " "Found entity 1: afficheur7s" {  } { { "afficheur7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/afficheur7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758550237093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758550237093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chrono7s.v 1 1 " "Found 1 design units, including 1 entities, in source file chrono7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 chrono7s " "Found entity 1: chrono7s" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758550237096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "chrono7s.v(4) " "Verilog HDL error at chrono7s.v(4): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 4 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "chrono7s.v(5) " "Verilog HDL error at chrono7s.v(5): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 5 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "Nb chrono7s.v(18) " "Verilog HDL error at chrono7s.v(18): expression cannot reference entire array \"Nb\"" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 18 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "Nb chrono7s.v(18) " "Verilog HDL error at chrono7s.v(18): values cannot be assigned directly to all or part of array \"Nb\" - assignments must be made to individual elements only" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 18 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "Nb chrono7s.v(20) " "Verilog HDL Expression error at chrono7s.v(20): illegal part select of unpacked array \"Nb\"" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 20 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "Msb chrono7s.v(20) " "Verilog HDL error at chrono7s.v(20): expression cannot reference entire array \"Msb\"" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 20 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "Msb chrono7s.v(20) " "Verilog HDL error at chrono7s.v(20): values cannot be assigned directly to all or part of array \"Msb\" - assignments must be made to individual elements only" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 20 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PART_SELECT_OF_MEMORY" "Nb chrono7s.v(21) " "Verilog HDL Expression error at chrono7s.v(21): illegal part select of unpacked array \"Nb\"" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 21 0 0 } }  } 0 10133 "Verilog HDL Expression error at %2!s!: illegal part select of unpacked array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "Lsb chrono7s.v(21) " "Verilog HDL error at chrono7s.v(21): expression cannot reference entire array \"Lsb\"" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 21 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "Lsb chrono7s.v(21) " "Verilog HDL error at chrono7s.v(21): values cannot be assigned directly to all or part of array \"Lsb\" - assignments must be made to individual elements only" {  } { { "chrono7s.v" "" { Text "C:/quartus/HDL_TP2_EX4_bis/chrono7s.v" 21 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1758550237096 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758550237157 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 22 16:10:37 2025 " "Processing ended: Mon Sep 22 16:10:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758550237157 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758550237157 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758550237157 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758550237157 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758550237772 ""}
