.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS */
.set SS__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set SS__0__MASK, 0x10
.set SS__0__PC, CYREG_PRT6_PC4
.set SS__0__PORT, 6
.set SS__0__SHIFT, 4
.set SS__AG, CYREG_PRT6_AG
.set SS__AMUX, CYREG_PRT6_AMUX
.set SS__BIE, CYREG_PRT6_BIE
.set SS__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SS__BYP, CYREG_PRT6_BYP
.set SS__CTL, CYREG_PRT6_CTL
.set SS__DM0, CYREG_PRT6_DM0
.set SS__DM1, CYREG_PRT6_DM1
.set SS__DM2, CYREG_PRT6_DM2
.set SS__DR, CYREG_PRT6_DR
.set SS__INP_DIS, CYREG_PRT6_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SS__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT6_LCD_EN
.set SS__MASK, 0x10
.set SS__PORT, 6
.set SS__PRT, CYREG_PRT6_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SS__PS, CYREG_PRT6_PS
.set SS__SHIFT, 4
.set SS__SLW, CYREG_PRT6_SLW

/* SPI_BSPIS */
.set SPI_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPI_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPI_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPI_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPI_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPI_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPI_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPI_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPI_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set SPI_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPI_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set SPI_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPI_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set SPI_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPI_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set SPI_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set SPI_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set SPI_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set SPI_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SPI_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set SPI_BSPIS_RxStsReg__3__MASK, 0x08
.set SPI_BSPIS_RxStsReg__3__POS, 3
.set SPI_BSPIS_RxStsReg__4__MASK, 0x10
.set SPI_BSPIS_RxStsReg__4__POS, 4
.set SPI_BSPIS_RxStsReg__5__MASK, 0x20
.set SPI_BSPIS_RxStsReg__5__POS, 5
.set SPI_BSPIS_RxStsReg__6__MASK, 0x40
.set SPI_BSPIS_RxStsReg__6__POS, 6
.set SPI_BSPIS_RxStsReg__MASK, 0x78
.set SPI_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB14_MSK
.set SPI_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SPI_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB14_ST
.set SPI_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set SPI_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set SPI_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set SPI_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set SPI_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set SPI_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set SPI_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set SPI_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB13_A0
.set SPI_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB13_A1
.set SPI_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set SPI_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB13_D0
.set SPI_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB13_D1
.set SPI_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set SPI_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB13_F0
.set SPI_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB13_F1
.set SPI_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPI_BSPIS_TxStsReg__0__MASK, 0x01
.set SPI_BSPIS_TxStsReg__0__POS, 0
.set SPI_BSPIS_TxStsReg__1__MASK, 0x02
.set SPI_BSPIS_TxStsReg__1__POS, 1
.set SPI_BSPIS_TxStsReg__2__MASK, 0x04
.set SPI_BSPIS_TxStsReg__2__POS, 2
.set SPI_BSPIS_TxStsReg__6__MASK, 0x40
.set SPI_BSPIS_TxStsReg__6__POS, 6
.set SPI_BSPIS_TxStsReg__MASK, 0x47
.set SPI_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB15_MSK
.set SPI_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPI_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB15_ST

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set MISO__0__MASK, 0x80
.set MISO__0__PC, CYREG_PRT6_PC7
.set MISO__0__PORT, 6
.set MISO__0__SHIFT, 7
.set MISO__AG, CYREG_PRT6_AG
.set MISO__AMUX, CYREG_PRT6_AMUX
.set MISO__BIE, CYREG_PRT6_BIE
.set MISO__BIT_MASK, CYREG_PRT6_BIT_MASK
.set MISO__BYP, CYREG_PRT6_BYP
.set MISO__CTL, CYREG_PRT6_CTL
.set MISO__DM0, CYREG_PRT6_DM0
.set MISO__DM1, CYREG_PRT6_DM1
.set MISO__DM2, CYREG_PRT6_DM2
.set MISO__DR, CYREG_PRT6_DR
.set MISO__INP_DIS, CYREG_PRT6_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT6_LCD_EN
.set MISO__MASK, 0x80
.set MISO__PORT, 6
.set MISO__PRT, CYREG_PRT6_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set MISO__PS, CYREG_PRT6_PS
.set MISO__SHIFT, 7
.set MISO__SLW, CYREG_PRT6_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set MOSI__0__MASK, 0x40
.set MOSI__0__PC, CYREG_PRT6_PC6
.set MOSI__0__PORT, 6
.set MOSI__0__SHIFT, 6
.set MOSI__AG, CYREG_PRT6_AG
.set MOSI__AMUX, CYREG_PRT6_AMUX
.set MOSI__BIE, CYREG_PRT6_BIE
.set MOSI__BIT_MASK, CYREG_PRT6_BIT_MASK
.set MOSI__BYP, CYREG_PRT6_BYP
.set MOSI__CTL, CYREG_PRT6_CTL
.set MOSI__DM0, CYREG_PRT6_DM0
.set MOSI__DM1, CYREG_PRT6_DM1
.set MOSI__DM2, CYREG_PRT6_DM2
.set MOSI__DR, CYREG_PRT6_DR
.set MOSI__INP_DIS, CYREG_PRT6_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT6_LCD_EN
.set MOSI__MASK, 0x40
.set MOSI__PORT, 6
.set MOSI__PRT, CYREG_PRT6_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set MOSI__PS, CYREG_PRT6_PS
.set MOSI__SHIFT, 6
.set MOSI__SLW, CYREG_PRT6_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set SCLK__0__MASK, 0x20
.set SCLK__0__PC, CYREG_PRT6_PC5
.set SCLK__0__PORT, 6
.set SCLK__0__SHIFT, 5
.set SCLK__AG, CYREG_PRT6_AG
.set SCLK__AMUX, CYREG_PRT6_AMUX
.set SCLK__BIE, CYREG_PRT6_BIE
.set SCLK__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SCLK__BYP, CYREG_PRT6_BYP
.set SCLK__CTL, CYREG_PRT6_CTL
.set SCLK__DM0, CYREG_PRT6_DM0
.set SCLK__DM1, CYREG_PRT6_DM1
.set SCLK__DM2, CYREG_PRT6_DM2
.set SCLK__DR, CYREG_PRT6_DR
.set SCLK__INP_DIS, CYREG_PRT6_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT6_LCD_EN
.set SCLK__MASK, 0x20
.set SCLK__PORT, 6
.set SCLK__PRT, CYREG_PRT6_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SCLK__PS, CYREG_PRT6_PS
.set SCLK__SHIFT, 5
.set SCLK__SLW, CYREG_PRT6_SLW

/* I2C_1_I2C_FF */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT0_PC0
.set SCL_1__0__PORT, 0
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT0_AG
.set SCL_1__AMUX, CYREG_PRT0_AMUX
.set SCL_1__BIE, CYREG_PRT0_BIE
.set SCL_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCL_1__BYP, CYREG_PRT0_BYP
.set SCL_1__CTL, CYREG_PRT0_CTL
.set SCL_1__DM0, CYREG_PRT0_DM0
.set SCL_1__DM1, CYREG_PRT0_DM1
.set SCL_1__DM2, CYREG_PRT0_DM2
.set SCL_1__DR, CYREG_PRT0_DR
.set SCL_1__INP_DIS, CYREG_PRT0_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SCL_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT0_LCD_EN
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 0
.set SCL_1__PRT, CYREG_PRT0_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCL_1__PS, CYREG_PRT0_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SLW, CYREG_PRT0_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT0_PC1
.set SDA_1__0__PORT, 0
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT0_AG
.set SDA_1__AMUX, CYREG_PRT0_AMUX
.set SDA_1__BIE, CYREG_PRT0_BIE
.set SDA_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SDA_1__BYP, CYREG_PRT0_BYP
.set SDA_1__CTL, CYREG_PRT0_CTL
.set SDA_1__DM0, CYREG_PRT0_DM0
.set SDA_1__DM1, CYREG_PRT0_DM1
.set SDA_1__DM2, CYREG_PRT0_DM2
.set SDA_1__DR, CYREG_PRT0_DR
.set SDA_1__INP_DIS, CYREG_PRT0_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SDA_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT0_LCD_EN
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 0
.set SDA_1__PRT, CYREG_PRT0_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SDA_1__PS, CYREG_PRT0_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
