Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Mar 24 17:28:39 2023
| Host         : harmony running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file vi_sys_top_level_control_sets_placed.rpt
| Design       : vi_sys_top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            8 |
| Yes          | No                    | No                     |              24 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | processor/flag_enable            | processor/internal_reset   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                                  | processor/active_interrupt |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                  | processor/internal_reset   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                  | the_rom/instruction_sig[7] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | processor/read_strobe_flop_0[0]  |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | processor/write_strobe_flop_0[0] |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | processor/spm_enable             |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | processor/E[0]                   |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | processor/WE                     | processor/internal_reset   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | processor/WE                     |                            |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | processor/register_enable        |                            |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG |                                  |                            |               13 |             50 |         3.85 |
+----------------+----------------------------------+----------------------------+------------------+----------------+--------------+


