vhdl work "fulladder.vhf"
vhdl work "fulladder16bit.vhf"
verilog work "fulladderbit_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
