v 20130925 2
C 40400 54700 1 0 0 nor1and.sym
{
T 40950 55150 5 10 1 1 0 0 1
refdes=S3
}
C 42600 54700 1 0 1 nor1and.sym
{
T 42050 55150 5 10 1 1 0 6 1
refdes=S4
}
N 41000 54700 42000 54700 4
N 41000 55700 42000 55700 4
N 41400 55200 42000 54600 4
N 41600 55200 41000 54600 4
N 40600 55000 40600 54600 4
N 40600 54600 41000 54600 4
N 42400 55000 42400 54600 4
N 42400 54600 42000 54600 4
C 42400 54700 1 0 0 out-1.sym
{
T 42400 55000 5 10 0 0 0 0 1
device=OUTPUT
T 43000 54700 5 10 1 1 0 0 1
refdes=Q
}
C 40600 54900 1 180 0 out-1.sym
{
T 40600 54600 5 10 0 0 180 0 1
device=OUTPUT
T 40000 54900 5 10 1 1 180 0 1
refdes=Q#
}
C 40600 56600 1 0 0 not.sym
{
T 40850 56850 5 10 1 1 0 0 1
refdes=S1
}
C 42400 56600 1 0 1 not.sym
{
T 42150 56850 5 10 1 1 0 6 1
refdes=S2
}
N 41000 56600 42000 56600 4
N 42000 57200 41000 57200 4
N 41400 56900 41900 56300 4
N 41900 56300 42700 56300 4
N 42700 55300 42700 56900 4
N 41600 56900 41000 56300 4
N 41000 56300 40300 56300 4
N 40300 55300 40300 56900 4
N 40600 55300 40300 55300 4
N 42600 55300 42700 55300 4
C 39700 56500 1 180 1 in-1.sym
{
T 39700 56200 5 10 0 0 180 6 1
device=INPUT
T 39700 56300 5 10 1 1 0 6 1
refdes=S#
}
C 43300 56300 1 0 1 in-1.sym
{
T 43300 56600 5 10 0 0 0 6 1
device=INPUT
T 43300 56300 5 10 1 1 0 0 1
refdes=R#
}
C 41700 54100 1 90 0 in-1.sym
{
T 41400 54100 5 10 0 0 90 0 1
device=INPUT
T 42000 54400 5 10 1 1 180 0 1
refdes=GND
}
C 41100 57800 1 270 0 in-1.sym
{
T 41400 57800 5 10 0 0 270 0 1
device=INPUT
T 41200 57500 5 10 1 1 0 0 1
refdes=Vdd
}
C 41500 57200 1 0 0 vdd-1.sym
C 41300 55700 1 0 0 vdd-1.sym
C 41400 56300 1 0 0 gnd-1.sym
C 41300 54400 1 0 0 gnd-1.sym
N 40400 55500 40400 56100 4
N 40400 56100 42600 56100 4
N 42600 56100 42600 55500 4
C 42000 55800 1 0 0 in-1.sym
{
T 42000 56100 5 10 0 0 0 0 1
device=INPUT
T 41900 55850 5 10 1 1 0 0 1
refdes=C
}
N 40300 56900 40600 56900 4
N 42400 56900 42700 56900 4
