

================================================================
== Synthesis Summary Report of 'compute_matrices'
================================================================
+ General Information: 
    * Date:           Thu May 30 09:17:11 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        LSAL_HW
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |       Modules      |  Issue |       | Latency | Latency| Iteration|         | Trip |          |         |    |           |            |     |
    |       & Loops      |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ compute_matrices  |  Timing|   0.00|        -|       -|         -|        -|     -|        no|  2 (~0%)|   -|  8705 (8%)|  9034 (16%)|    -|
    | o VITIS_LOOP_58_1  |      II|  -7.30|        -|       -|       145|        3|     -|       yes|        -|   -|          -|           -|    -|
    | o VITIS_LOOP_91_2  |      II|  -7.30|        -|       -|       185|      147|     -|       yes|        -|   -|          -|           -|    -|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+-----------+------------+-----+

