  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.h' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=axil_mat_prod1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z010clg400-1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Linking hardware code
INFO: [HLS 211-200] Transforming hardware bitcode
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
unable to open file <mats.bin>
ERROR: [SIM 211-200] Simulation failed: Function 'main' returns nonzero value '1'.
ERROR: [SIM 211-200] Code Analyzer execution failed. Consider running the classic C simulation instead by disabling the hls.csim.code_analyzer option in the config file.
ERROR: Problem running csim: child process exited abnormally
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 4 seconds. Total elapsed time: 38.323 seconds; peak allocated memory: 619.754 MB.
