<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: A module testing casex statement
should_fail: 0
tags: 12.5.1
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-12/12.5.1--casex.sv.html" target="file-frame">tests/chapter-12/12.5.1--casex.sv</a>



-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-12/12.5.1--casex.sv.html" target="file-frame">tests/chapter-12/12.5.1--casex.sv</a>&#39; to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../tests/chapter-12/12.5.1--casex.sv.html#l-8" target="file-frame">tests/chapter-12/12.5.1--casex.sv:8</a>)
Generating RTLIL representation for module `\case_tb&#39;.
Successfully finished Verilog frontend.


</pre>