<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='157' type='bool llvm::ARMBaseRegisterInfo::getRegAllocationHints(llvm::Register VirtReg, ArrayRef&lt;llvm::MCPhysReg&gt; Order, SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp; Hints, const llvm::MachineFunction &amp; MF, const llvm::VirtRegMap * VRM, const llvm::LiveRegMatrix * Matrix) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='811' c='_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='318' ll='371' type='bool llvm::ARMBaseRegisterInfo::getRegAllocationHints(llvm::Register VirtReg, ArrayRef&lt;llvm::MCPhysReg&gt; Order, SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp; Hints, const llvm::MachineFunction &amp; MF, const llvm::VirtRegMap * VRM, const llvm::LiveRegMatrix * Matrix) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='317'>// Resolve the RegPairEven / RegPairOdd register allocator hints.</doc>
